Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Oct 26 18:24:05 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_Array_Tester
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                         3           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree       3           
TIMING-6   Critical Warning  No common primary clock between related clocks           3           
TIMING-7   Critical Warning  No common node between related clocks                    3           
TIMING-8   Critical Warning  No common period between related clocks                  3           
TIMING-14  Critical Warning  LUT on the clock tree                                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                              52          
LUTAR-1    Warning           LUT drives async reset alert                             769         
TIMING-16  Warning           Large setup violation                                    768         
TIMING-18  Warning           Missing input or output delay                            13          
TIMING-20  Warning           Non-clocked latch                                        394         
TIMING-50  Warning           Unrealistic path requirement between same-level latches  34          
ULMTCS-2   Warning           Control Sets use limits require reduction                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1272)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (460)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (17)

1. checking no_clock (1272)
---------------------------
 There are 388 register/latch pins with no clock driven by root clock pin: nReset (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: IIC_Module/count_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: IIC_Module/count_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: IIC_Module/count_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: IIC_Module/count_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: IIC_Module/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: IIC_Module/count_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: IIC_Module/count_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: IIC_Module/count_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: IIC_Module/state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: IIC_Module/state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: IIC_Module/state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: IIC_Module/state_reg[3]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: User_Controls/clkDiv/tmpCount_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (460)
--------------------------------------------------
 There are 460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (17)
-----------------------------
 There are 17 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.734    -6386.467                   1551                 8862        0.049        0.000                      0                 8862        2.000        0.000                       0                  7634  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)             Period(ns)      Frequency(MHz)
-----                 ------------             ----------      --------------
BCK                   {0.000 162.761}          325.521         3.072           
LRCK                  {0.000 10416.667}        20833.333       0.048           
MCK                   {0.000 40.690}           81.380          12.288          
SCK                   {0.000 4.000}            8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 40.690}           81.380          12.288          
  clkfbout_clk_wiz_0  {0.000 28.000}           56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BCK                       321.637        0.000                      0                  840        0.158        0.000                      0                  840      161.780        0.000                       0                   851  
LRCK                       -1.981      -12.269                      8                 6199        0.049        0.000                      0                 6199    10416.165        0.000                       0                  6224  
MCK                        34.093        0.000                      0                  933        0.215        0.000                      0                  933       39.710        0.000                       0                   553  
SCK                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   79.225        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MCK           BCK                -5.734    -3785.682                    744                  744       40.984        0.000                      0                  744  
MCK           LRCK               -2.269      -51.800                     24                   24        0.052        0.000                      0                   24  
LRCK          MCK                73.237        0.000                      0                  115        0.073        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  MCK                BCK                     -4.666    -2536.716                    775                  775       40.471        0.000                      0                  775  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BCK
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack      321.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      161.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             321.637ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[28]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.537ns  (logic 0.721ns (20.384%)  route 2.816ns (79.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 489.848 - 488.282 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 164.495 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.734   164.495    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X39Y84         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDPE (Prop_fdpe_C_Q)         0.422   164.917 r  PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P/Q
                         net (fo=1, routed)           1.682   166.599    PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P_n_0
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299   166.898 r  PCM_TX/inst/FIFO_D/Data_Out[28]_C_i_1__2/O
                         net (fo=2, routed)           1.134   168.032    PCM_TX/inst/FIFO_D/p_2_in[28]
    SLICE_X36Y50         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[28]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.566   489.848    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X36Y50         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[28]_P/C  (IS_INVERTED)
                         clock pessimism              0.114   489.962    
                         clock uncertainty           -0.228   489.734    
    SLICE_X36Y50         FDPE (Setup_fdpe_C_D)       -0.064   489.670    PCM_TX/inst/FIFO_D/Data_Out_reg[28]_P
  -------------------------------------------------------------------
                         required time                        489.670    
                         arrival time                        -168.032    
  -------------------------------------------------------------------
                         slack                                321.637    

Slack (MET) :             321.669ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[28]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.364ns  (logic 0.721ns (21.434%)  route 2.643ns (78.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 489.782 - 488.282 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 164.495 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.734   164.495    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X39Y84         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDPE (Prop_fdpe_C_Q)         0.422   164.917 r  PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P/Q
                         net (fo=1, routed)           1.682   166.599    PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P_n_0
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299   166.898 r  PCM_TX/inst/FIFO_D/Data_Out[28]_C_i_1__2/O
                         net (fo=2, routed)           0.961   167.859    PCM_TX/inst/FIFO_D/p_2_in[28]
    SLICE_X34Y45         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.500   489.782    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X34Y45         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[28]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.782    
                         clock uncertainty           -0.228   489.554    
    SLICE_X34Y45         FDCE (Setup_fdce_C_D)       -0.026   489.528    PCM_TX/inst/FIFO_D/Data_Out_reg[28]_C
  -------------------------------------------------------------------
                         required time                        489.528    
                         arrival time                        -167.859    
  -------------------------------------------------------------------
                         slack                                321.669    

Slack (MET) :             321.669ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_H/Data_Out_reg[62]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.310ns  (logic 0.779ns (23.536%)  route 2.531ns (76.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 489.766 - 488.282 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 164.514 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.753   164.514    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X42Y42         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[62]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.484   164.998 r  PCM_TX/inst/FIFO_H/Data_Out_reg[62]_C/Q
                         net (fo=1, routed)           1.368   166.366    PCM_TX/inst/FIFO_H/Data_Out_reg[62]_C_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I2_O)        0.295   166.661 r  PCM_TX/inst/FIFO_H/Data_Out[63]_C_i_1__6/O
                         net (fo=2, routed)           1.162   167.824    PCM_TX/inst/FIFO_H/p_2_in[63]
    SLICE_X21Y64         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.484   489.766    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X21Y64         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.766    
                         clock uncertainty           -0.228   489.537    
    SLICE_X21Y64         FDCE (Setup_fdce_C_D)       -0.044   489.493    PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C
  -------------------------------------------------------------------
                         required time                        489.493    
                         arrival time                        -167.824    
  -------------------------------------------------------------------
                         slack                                321.669    

Slack (MET) :             321.766ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.277ns  (logic 0.583ns (17.791%)  route 2.694ns (82.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 489.782 - 488.282 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 164.485 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.724   164.485    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X39Y72         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_fdpe_C_Q)         0.459   164.944 r  PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/Q
                         net (fo=1, routed)           1.596   166.540    PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P_n_0
    SLICE_X27Y63         LUT3 (Prop_lut3_I0_O)        0.124   166.664 r  PCM_TX/inst/FIFO_A/Data_Out[58]_C_i_1/O
                         net (fo=2, routed)           1.098   167.762    PCM_TX/inst/FIFO_A/p_2_in[58]
    SLICE_X32Y46         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.500   489.782    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y46         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.782    
                         clock uncertainty           -0.228   489.554    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)       -0.026   489.528    PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C
  -------------------------------------------------------------------
                         required time                        489.528    
                         arrival time                        -167.762    
  -------------------------------------------------------------------
                         slack                                321.766    

Slack (MET) :             321.777ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[52]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.327ns  (logic 0.780ns (23.445%)  route 2.547ns (76.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 489.767 - 488.282 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 164.422 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.661   164.422    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X20Y91         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDPE (Prop_fdpe_C_Q)         0.484   164.906 r  PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/Q
                         net (fo=1, routed)           1.647   166.553    PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P_n_0
    SLICE_X27Y75         LUT3 (Prop_lut3_I0_O)        0.296   166.849 r  PCM_TX/inst/FIFO_G/Data_Out[52]_C_i_1__5/O
                         net (fo=2, routed)           0.900   167.749    PCM_TX/inst/FIFO_G/p_2_in[52]
    SLICE_X32Y86         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[52]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.485   489.767    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X32Y86         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[52]_P/C  (IS_INVERTED)
                         clock pessimism              0.014   489.781    
                         clock uncertainty           -0.228   489.552    
    SLICE_X32Y86         FDPE (Setup_fdpe_C_D)       -0.026   489.526    PCM_TX/inst/FIFO_G/Data_Out_reg[52]_P
  -------------------------------------------------------------------
                         required time                        489.526    
                         arrival time                        -167.749    
  -------------------------------------------------------------------
                         slack                                321.777    

Slack (MET) :             321.792ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.235ns  (logic 0.721ns (22.286%)  route 2.514ns (77.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 489.777 - 488.282 ) 
    Source Clock Delay      (SCD):    1.738ns = ( 164.499 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.738   164.499    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X37Y61         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.422   164.921 r  PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/Q
                         net (fo=1, routed)           1.834   166.755    PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.299   167.054 r  PCM_TX/inst/FIFO_E/Data_Out[26]_C_i_1__3/O
                         net (fo=2, routed)           0.680   167.734    PCM_TX/inst/FIFO_E/p_2_in[26]
    SLICE_X30Y37         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.495   489.777    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X30Y37         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.777    
                         clock uncertainty           -0.228   489.549    
    SLICE_X30Y37         FDCE (Setup_fdce_C_D)       -0.023   489.526    PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C
  -------------------------------------------------------------------
                         required time                        489.526    
                         arrival time                        -167.734    
  -------------------------------------------------------------------
                         slack                                321.792    

Slack (MET) :             321.824ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.275ns  (logic 0.780ns (23.817%)  route 2.495ns (76.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 489.762 - 488.282 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 164.422 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.661   164.422    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X20Y91         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDPE (Prop_fdpe_C_Q)         0.484   164.906 r  PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/Q
                         net (fo=1, routed)           1.647   166.553    PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P_n_0
    SLICE_X27Y75         LUT3 (Prop_lut3_I0_O)        0.296   166.849 r  PCM_TX/inst/FIFO_G/Data_Out[52]_C_i_1__5/O
                         net (fo=2, routed)           0.848   167.697    PCM_TX/inst/FIFO_G/p_2_in[52]
    SLICE_X34Y81         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.480   489.762    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X34Y81         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C/C  (IS_INVERTED)
                         clock pessimism              0.014   489.776    
                         clock uncertainty           -0.228   489.547    
    SLICE_X34Y81         FDCE (Setup_fdce_C_D)       -0.026   489.521    PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C
  -------------------------------------------------------------------
                         required time                        489.521    
                         arrival time                        -167.697    
  -------------------------------------------------------------------
                         slack                                321.824    

Slack (MET) :             321.836ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_H/Data_Out_reg[62]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.293ns  (logic 0.779ns (23.654%)  route 2.514ns (76.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 489.780 - 488.282 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 164.514 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.753   164.514    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X42Y42         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[62]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.484   164.998 r  PCM_TX/inst/FIFO_H/Data_Out_reg[62]_C/Q
                         net (fo=1, routed)           1.368   166.366    PCM_TX/inst/FIFO_H/Data_Out_reg[62]_C_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I2_O)        0.295   166.661 r  PCM_TX/inst/FIFO_H/Data_Out[63]_C_i_1__6/O
                         net (fo=2, routed)           1.146   167.807    PCM_TX/inst/FIFO_H/p_2_in[63]
    SLICE_X34Y40         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.498   489.780    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X34Y40         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.895    
                         clock uncertainty           -0.228   489.667    
    SLICE_X34Y40         FDPE (Setup_fdpe_C_D)       -0.023   489.644    PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P
  -------------------------------------------------------------------
                         required time                        489.644    
                         arrival time                        -167.807    
  -------------------------------------------------------------------
                         slack                                321.836    

Slack (MET) :             321.863ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[9]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[10]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.211ns  (logic 0.648ns (20.182%)  route 2.563ns (79.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 489.783 - 488.282 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 164.431 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.670   164.431    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X28Y37         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[9]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDCE (Prop_fdce_C_Q)         0.524   164.955 r  PCM_TX/inst/FIFO_E/Data_Out_reg[9]_C/Q
                         net (fo=1, routed)           1.696   166.651    PCM_TX/inst/FIFO_E/Data_Out_reg[9]_C_n_0
    SLICE_X21Y57         LUT3 (Prop_lut3_I2_O)        0.124   166.775 r  PCM_TX/inst/FIFO_E/Data_Out[10]_C_i_1__3/O
                         net (fo=2, routed)           0.867   167.642    PCM_TX/inst/FIFO_E/p_2_in[10]
    SLICE_X18Y47         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.501   489.783    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X18Y47         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[10]_C/C  (IS_INVERTED)
                         clock pessimism              0.014   489.797    
                         clock uncertainty           -0.228   489.569    
    SLICE_X18Y47         FDCE (Setup_fdce_C_D)       -0.064   489.505    PCM_TX/inst/FIFO_E/Data_Out_reg[10]_C
  -------------------------------------------------------------------
                         required time                        489.505    
                         arrival time                        -167.642    
  -------------------------------------------------------------------
                         slack                                321.863    

Slack (MET) :             321.878ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[63]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.122ns  (logic 0.721ns (23.095%)  route 2.401ns (76.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 489.769 - 488.282 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 164.514 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.753   164.514    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X36Y49         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.422   164.936 r  PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/Q
                         net (fo=1, routed)           1.221   166.157    PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.299   166.456 r  PCM_TX/inst/FIFO_D/Data_Out[63]_C_i_1__2/O
                         net (fo=2, routed)           1.180   167.636    PCM_TX/inst/FIFO_D/p_2_in[63]
    SLICE_X20Y60         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.487   489.769    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X20Y60         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[63]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.769    
                         clock uncertainty           -0.228   489.540    
    SLICE_X20Y60         FDCE (Setup_fdce_C_D)       -0.026   489.514    PCM_TX/inst/FIFO_D/Data_Out_reg[63]_C
  -------------------------------------------------------------------
                         required time                        489.514    
                         arrival time                        -167.636    
  -------------------------------------------------------------------
                         slack                                321.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[12]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.488ns  (logic 0.191ns (39.119%)  route 0.297ns (60.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 163.590 - 162.761 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 163.323 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.562   163.323    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X18Y52         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDCE (Prop_fdce_C_Q)         0.146   163.469 r  PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/Q
                         net (fo=1, routed)           0.086   163.554    PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C_n_0
    SLICE_X19Y52         LUT3 (Prop_lut3_I2_O)        0.045   163.599 r  PCM_TX/inst/FIFO_F/Data_Out[12]_C_i_1__4/O
                         net (fo=2, routed)           0.212   163.811    PCM_TX/inst/FIFO_F/p_2_in[12]
    SLICE_X24Y48         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.829   163.590    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X24Y48         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.590    
    SLICE_X24Y48         FDCE (Hold_fdce_C_D)         0.063   163.653    PCM_TX/inst/FIFO_F/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                       -163.653    
                         arrival time                         163.811    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CODEC_Reciever/Shift_Reg_reg_r_3/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            CODEC_Reciever/Shift_Reg_reg_r_4/D
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.557     0.557    CODEC_Reciever/BCK
    SLICE_X33Y32         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg_r_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  CODEC_Reciever/Shift_Reg_reg_r_3/Q
                         net (fo=1, routed)           0.116     0.814    CODEC_Reciever/Shift_Reg_reg_r_3_n_0
    SLICE_X33Y32         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.823     0.823    CODEC_Reciever/BCK
    SLICE_X33Y32         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg_r_4/C
                         clock pessimism             -0.266     0.557    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.071     0.628    CODEC_Reciever/Shift_Reg_reg_r_4
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[49]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[50]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.302ns  (logic 0.191ns (63.341%)  route 0.111ns (36.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 163.583 - 162.761 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 163.316 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.555   163.316    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X17Y82         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[49]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDCE (Prop_fdce_C_Q)         0.146   163.462 r  PCM_TX/inst/FIFO_C/Data_Out_reg[49]_C/Q
                         net (fo=2, routed)           0.111   163.572    PCM_TX/inst/FIFO_C/Data_Out_reg[49]_C_n_0
    SLICE_X19Y82         LUT3 (Prop_lut3_I2_O)        0.045   163.617 r  PCM_TX/inst/FIFO_C/Data_Out[50]_C_i_1__1/O
                         net (fo=1, routed)           0.000   163.617    PCM_TX/inst/FIFO_C/p_2_in[50]
    SLICE_X19Y82         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[50]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.822   163.583    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X19Y82         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[50]_P/C  (IS_INVERTED)
                         clock pessimism             -0.253   163.330    
    SLICE_X19Y82         FDPE (Hold_fdpe_C_D)         0.098   163.428    PCM_TX/inst/FIFO_C/Data_Out_reg[50]_P
  -------------------------------------------------------------------
                         required time                       -163.428    
                         arrival time                         163.617    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[17]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.060%)  route 0.354ns (64.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 163.584 - 162.761 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 163.313 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.552   163.313    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X22Y67         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDPE (Prop_fdpe_C_Q)         0.146   163.459 r  PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P/Q
                         net (fo=1, routed)           0.223   163.682    PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P_n_0
    SLICE_X20Y66         LUT3 (Prop_lut3_I0_O)        0.045   163.727 r  PCM_TX/inst/FIFO_F/Data_Out[17]_C_i_1__4/O
                         net (fo=2, routed)           0.131   163.857    PCM_TX/inst/FIFO_F/p_2_in[17]
    SLICE_X19Y66         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.823   163.584    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X19Y66         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[17]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.579    
    SLICE_X19Y66         FDPE (Hold_fdpe_C_D)         0.085   163.664    PCM_TX/inst/FIFO_F/Data_Out_reg[17]_P
  -------------------------------------------------------------------
                         required time                       -163.664    
                         arrival time                         163.857    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CODEC_Reciever/Shift_Reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            CODEC_Reciever/Shift_Reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.921%)  route 0.131ns (48.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.555     0.555    CODEC_Reciever/BCK
    SLICE_X26Y30         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  CODEC_Reciever/Shift_Reg_reg[47]/Q
                         net (fo=2, routed)           0.131     0.826    CODEC_Reciever/Shift_Reg[47]
    SLICE_X26Y30         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.821     0.821    CODEC_Reciever/BCK
    SLICE_X26Y30         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg[48]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X26Y30         FDRE (Hold_fdre_C_D)         0.075     0.630    CODEC_Reciever/Shift_Reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.543ns  (logic 0.191ns (35.152%)  route 0.352ns (64.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 163.591 - 162.761 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 163.325 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.564   163.325    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X35Y49         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.146   163.471 r  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C/Q
                         net (fo=1, routed)           0.158   163.629    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I2_O)        0.045   163.674 r  PCM_TX/inst/FIFO_E/Data_Out[63]_C_i_1__3/O
                         net (fo=2, routed)           0.194   163.868    PCM_TX/inst/FIFO_E/p_2_in[63]
    SLICE_X33Y53         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.830   163.591    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X33Y53         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.591    
    SLICE_X33Y53         FDPE (Hold_fdpe_C_D)         0.077   163.668    PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P
  -------------------------------------------------------------------
                         required time                       -163.668    
                         arrival time                         163.868    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CODEC_Reciever/Shift_Reg_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            CODEC_Reciever/Shift_Reg_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.557     0.557    CODEC_Reciever/BCK
    SLICE_X33Y32         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  CODEC_Reciever/Shift_Reg_reg_r_2/Q
                         net (fo=1, routed)           0.112     0.810    CODEC_Reciever/Shift_Reg_reg_r_2_n_0
    SLICE_X33Y32         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.823     0.823    CODEC_Reciever/BCK
    SLICE_X33Y32         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg_r_3/C
                         clock pessimism             -0.266     0.557    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.047     0.604    CODEC_Reciever/Shift_Reg_reg_r_3
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.762%)  route 0.349ns (62.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 163.621 - 162.761 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 163.349 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.588   163.349    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X38Y55         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.167   163.516 r  PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P/Q
                         net (fo=1, routed)           0.232   163.748    PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P_n_0
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.045   163.793 r  PCM_TX/inst/FIFO_D/Data_Out[62]_C_i_1__2/O
                         net (fo=2, routed)           0.117   163.910    PCM_TX/inst/FIFO_D/p_2_in[62]
    SLICE_X36Y49         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.860   163.621    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X36Y49         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.621    
    SLICE_X36Y49         FDPE (Hold_fdpe_C_D)         0.082   163.703    PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P
  -------------------------------------------------------------------
                         required time                       -163.703    
                         arrival time                         163.910    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CODEC_Reciever/Shift_Reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            CODEC_Reciever/Shift_Reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.284%)  route 0.114ns (44.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.558     0.558    CODEC_Reciever/BCK
    SLICE_X27Y33         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  CODEC_Reciever/Shift_Reg_reg[14]/Q
                         net (fo=2, routed)           0.114     0.813    CODEC_Reciever/Shift_Reg[14]
    SLICE_X27Y33         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.824     0.824    CODEC_Reciever/BCK
    SLICE_X27Y33         FDRE                                         r  CODEC_Reciever/Shift_Reg_reg[15]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X27Y33         FDRE (Hold_fdre_C_D)         0.047     0.605    CODEC_Reciever/Shift_Reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[17]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.538ns  (logic 0.191ns (35.487%)  route 0.347ns (64.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 163.583 - 162.761 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 163.313 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.552   163.313    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X22Y67         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDPE (Prop_fdpe_C_Q)         0.146   163.459 r  PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P/Q
                         net (fo=1, routed)           0.223   163.682    PCM_TX/inst/FIFO_F/Data_Out_reg[16]_P_n_0
    SLICE_X20Y66         LUT3 (Prop_lut3_I0_O)        0.045   163.727 r  PCM_TX/inst/FIFO_F/Data_Out[17]_C_i_1__4/O
                         net (fo=2, routed)           0.124   163.851    PCM_TX/inst/FIFO_F/p_2_in[17]
    SLICE_X20Y66         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[17]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.822   163.583    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X20Y66         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[17]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.578    
    SLICE_X20Y66         FDCE (Hold_fdce_C_D)         0.063   163.641    PCM_TX/inst/FIFO_F/Data_Out_reg[17]_C
  -------------------------------------------------------------------
                         required time                       -163.641    
                         arrival time                         163.851    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCK
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { PCM_TX/inst/Clock_Divider/BCK_BUFF/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X28Y28  CODEC_Reciever/Shift_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X30Y27  CODEC_Reciever/Shift_Reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X28Y28  CODEC_Reciever/Shift_Reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X28Y28  CODEC_Reciever/Shift_Reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X27Y33  CODEC_Reciever/Shift_Reg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X27Y33  CODEC_Reciever/Shift_Reg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X27Y33  CODEC_Reciever/Shift_Reg_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X27Y33  CODEC_Reciever/Shift_Reg_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X27Y33  CODEC_Reciever/Shift_Reg_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         325.521     324.521    SLICE_X27Y33  CODEC_Reciever/Shift_Reg_reg[19]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y56  CODEC_Reciever/Shift_Reg_reg[38]_srl7___CODEC_Reciever_Shift_Reg_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y56  CODEC_Reciever/Shift_Reg_reg[38]_srl7___CODEC_Reciever_Shift_Reg_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y53  CODEC_Reciever/Shift_Reg_reg[6]_srl7___CODEC_Reciever_Shift_Reg_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y53  CODEC_Reciever/Shift_Reg_reg[6]_srl7___CODEC_Reciever_Shift_Reg_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y58  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y58  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y58  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y58  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y63  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y63  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y56  CODEC_Reciever/Shift_Reg_reg[38]_srl7___CODEC_Reciever_Shift_Reg_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y56  CODEC_Reciever/Shift_Reg_reg[38]_srl7___CODEC_Reciever_Shift_Reg_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y53  CODEC_Reciever/Shift_Reg_reg[6]_srl7___CODEC_Reciever_Shift_Reg_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y53  CODEC_Reciever/Shift_Reg_reg[6]_srl7___CODEC_Reciever_Shift_Reg_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y58  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y58  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y58  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y58  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  LRCK

Setup :            8  Failing Endpoints,  Worst Slack       -1.981ns,  Total Violation      -12.269ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    10416.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 IIC_Module/count_reg[2]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/count_reg[6]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.906ns  (logic 0.620ns (32.524%)  route 1.287ns (67.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10419.457 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.160ns = ( 10419.826 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.210ns
    Computed max time borrow:         10416.877ns
    Time borrowed from endpoint:      10416.877ns
    Time given to startpoint:         10416.877ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.152 10419.232 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.595 10419.827    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint 10416.918 20836.746    
    SLICE_X38Y14                                      0.000 20836.746 f  IIC_Module/count_reg[2]/D
    SLICE_X38Y14         LDCE (DToQ_ldce_D_Q)         0.372 20837.117 f  IIC_Module/count_reg[2]/Q
                         net (fo=10, routed)          0.859 20837.977    IIC_Module/count[2]
    SLICE_X37Y14         LUT5 (Prop_lut5_I3_O)        0.124 20838.100 r  IIC_Module/count_reg[7]_i_3_comp/O
                         net (fo=1, routed)           0.428 20838.527    IIC_Module/count_reg[7]_i_3_n_0_repN
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124 20838.650 r  IIC_Module/count_reg[6]_i_1_comp/O
                         net (fo=1, routed)           0.000 20838.650    IIC_Module/count_reg[6]_i_1_n_0
    SLICE_X40Y14         LDCE                                         r  IIC_Module/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.122 10418.896 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.562 10419.458    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X40Y14         LDCE                                         r  IIC_Module/count_reg[6]/G
                         clock pessimism              0.337 10419.795    
                         time borrowed            10416.877 20836.672    
  -------------------------------------------------------------------
                         required time                      20836.670    
                         arrival time                       -20838.650    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.952ns  (required time - arrival time)
  Source:                 IIC_Module/count_reg[4]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/count_reg[5]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.779ns  (logic 0.620ns (34.852%)  route 1.158ns (65.076%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10419.457 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.160ns = ( 10419.826 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.112ns
    Computed max time borrow:         10416.779ns
    Time borrowed from endpoint:      10416.778ns
    Time given to startpoint:         10416.778ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.152 10419.232 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.595 10419.827    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[4]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint 10416.918 20836.746    
    SLICE_X38Y14                                      0.000 20836.746 f  IIC_Module/count_reg[4]/D
    SLICE_X38Y14         LDCE (DToQ_ldce_D_Q)         0.372 20837.117 f  IIC_Module/count_reg[4]/Q
                         net (fo=8, routed)           0.678 20837.795    IIC_Module/count[4]
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124 20837.918 r  IIC_Module/count_reg[5]_i_2_comp/O
                         net (fo=1, routed)           0.151 20838.068    IIC_Module/count_reg[5]_i_2_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I4_O)        0.124 20838.191 r  IIC_Module/count_reg[5]_i_1_comp/O
                         net (fo=1, routed)           0.329 20838.520    IIC_Module/count_reg[5]_i_1_n_0
    SLICE_X40Y14         LDCE                                         r  IIC_Module/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.122 10418.896 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.562 10419.458    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X40Y14         LDCE                                         r  IIC_Module/count_reg[5]/G
                         clock pessimism              0.337 10419.795    
                         time borrowed            10416.778 20836.574    
  -------------------------------------------------------------------
                         required time                      20836.570    
                         arrival time                       -20838.523    
  -------------------------------------------------------------------
                         slack                                 -1.952    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 IIC_Module/count_reg[3]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/count_reg[7]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.669ns  (logic 0.621ns (37.210%)  route 1.047ns (62.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10419.457 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.160ns = ( 10419.826 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.210ns
    Computed max time borrow:         10416.877ns
    Time borrowed from endpoint:      10416.877ns
    Time given to startpoint:         10416.877ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.152 10419.232 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.595 10419.827    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X39Y14         LDCE                                         r  IIC_Module/count_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint 10416.875 20836.703    
    SLICE_X39Y14                                      0.000 20836.703 r  IIC_Module/count_reg[3]/D
    SLICE_X39Y14         LDCE (DToQ_ldce_D_Q)         0.373 20837.076 r  IIC_Module/count_reg[3]/Q
                         net (fo=9, routed)           0.748 20837.824    IIC_Module/count[3]
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124 20837.947 r  IIC_Module/count_reg[7]_i_3_comp_2/O
                         net (fo=1, routed)           0.299 20838.246    IIC_Module/count_reg[7]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I3_O)        0.124 20838.369 r  IIC_Module/count_reg[7]_i_1_comp/O
                         net (fo=1, routed)           0.000 20838.369    IIC_Module/count_reg[7]_i_1_n_0
    SLICE_X40Y14         LDCE                                         r  IIC_Module/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.122 10418.896 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.562 10419.458    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X40Y14         LDCE                                         r  IIC_Module/count_reg[7]/G
                         clock pessimism              0.337 10419.795    
                         time borrowed            10416.877 20836.672    
  -------------------------------------------------------------------
                         required time                      20836.670    
                         arrival time                       -20838.369    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.666ns  (required time - arrival time)
  Source:                 IIC_Module/count_reg[1]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/count_reg[4]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.790ns  (logic 0.744ns (41.567%)  route 1.046ns (58.449%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 10419.413 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.160ns = ( 10419.826 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.251ns
    Computed max time borrow:         10416.918ns
    Time borrowed from endpoint:      10416.918ns
    Time given to startpoint:         10416.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.152 10419.232 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.595 10419.827    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint 10416.794 20836.621    
    SLICE_X38Y14                                      0.000 20836.621 f  IIC_Module/count_reg[1]/D
    SLICE_X38Y14         LDCE (DToQ_ldce_D_Q)         0.496 20837.117 f  IIC_Module/count_reg[1]/Q
                         net (fo=14, routed)          0.628 20837.744    IIC_Module/count[1]
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.124 20837.867 r  IIC_Module/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.418 20838.285    IIC_Module/count_reg[4]_i_2_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I3_O)        0.124 20838.408 r  IIC_Module/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000 20838.408    IIC_Module/count_reg[4]_i_1_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.122 10418.896 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.518 10419.413    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[4]/G
                         clock pessimism              0.414 10419.826    
                         time borrowed            10416.918 20836.744    
  -------------------------------------------------------------------
                         required time                      20836.744    
                         arrival time                       -20838.410    
  -------------------------------------------------------------------
                         slack                                 -1.666    

Slack (VIOLATED) :        -1.610ns  (required time - arrival time)
  Source:                 IIC_Module/count_reg[0]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/count_reg[1]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.488ns  (logic 0.498ns (33.469%)  route 0.989ns (66.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 10419.413 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.160ns = ( 10419.826 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.127ns
    Computed max time borrow:         10416.794ns
    Time borrowed from endpoint:      10416.794ns
    Time given to startpoint:         10416.794ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.152 10419.232 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.595 10419.827    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint 10416.916 20836.742    
    SLICE_X38Y14                                      0.000 20836.742 r  IIC_Module/count_reg[0]/D
    SLICE_X38Y14         LDCE (DToQ_ldce_D_Q)         0.374 20837.115 r  IIC_Module/count_reg[0]/Q
                         net (fo=15, routed)          0.666 20837.781    IIC_Module/count[0]
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.124 20837.904 r  IIC_Module/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.323 20838.227    IIC_Module/count_reg[1]_i_1_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.122 10418.896 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.518 10419.413    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[1]/G
                         clock pessimism              0.414 10419.826    
                         time borrowed            10416.794 20836.621    
  -------------------------------------------------------------------
                         required time                      20836.619    
                         arrival time                       -20838.230    
  -------------------------------------------------------------------
                         slack                                 -1.610    

Slack (VIOLATED) :        -1.222ns  (required time - arrival time)
  Source:                 IIC_Module/count_reg[2]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/count_reg[2]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.222ns  (logic 0.496ns (40.577%)  route 0.726ns (59.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 10419.413 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.160ns = ( 10419.826 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.251ns
    Computed max time borrow:         10416.918ns
    Time borrowed from endpoint:      10416.918ns
    Time given to startpoint:         10416.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.152 10419.232 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.595 10419.827    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint 10416.918 20836.746    
    SLICE_X38Y14                                      0.000 20836.746 r  IIC_Module/count_reg[2]/D
    SLICE_X38Y14         LDCE (DToQ_ldce_D_Q)         0.372 20837.117 r  IIC_Module/count_reg[2]/Q
                         net (fo=10, routed)          0.726 20837.844    IIC_Module/count[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.124 20837.967 r  IIC_Module/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000 20837.967    IIC_Module/count_reg[2]_i_1_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.122 10418.896 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.518 10419.413    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[2]/G
                         clock pessimism              0.414 10419.826    
                         time borrowed            10416.918 20836.744    
  -------------------------------------------------------------------
                         required time                      20836.744    
                         arrival time                       -20837.967    
  -------------------------------------------------------------------
                         slack                                 -1.222    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 IIC_Module/count_reg[0]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/count_reg[0]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.090ns  (logic 0.498ns (45.706%)  route 0.592ns (54.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 10419.413 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.160ns = ( 10419.826 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.249ns
    Computed max time borrow:         10416.916ns
    Time borrowed from endpoint:      10416.916ns
    Time given to startpoint:         10416.916ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.152 10419.232 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.595 10419.827    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint 10416.916 20836.742    
    SLICE_X38Y14                                      0.000 20836.742 f  IIC_Module/count_reg[0]/D
    SLICE_X38Y14         LDCE (DToQ_ldce_D_Q)         0.374 20837.115 f  IIC_Module/count_reg[0]/Q
                         net (fo=15, routed)          0.592 20837.707    IIC_Module/count[0]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124 20837.830 r  IIC_Module/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000 20837.830    IIC_Module/count_reg[0]_i_1_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.122 10418.896 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.518 10419.413    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X38Y14         LDCE                                         r  IIC_Module/count_reg[0]/G
                         clock pessimism              0.414 10419.826    
                         time borrowed            10416.916 20836.742    
  -------------------------------------------------------------------
                         required time                      20836.742    
                         arrival time                       -20837.832    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 IIC_Module/count_reg[3]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/count_reg[3]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.049ns  (logic 0.497ns (47.394%)  route 0.552ns (52.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 10419.413 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.160ns = ( 10419.826 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.208ns
    Computed max time borrow:         10416.875ns
    Time borrowed from endpoint:      10416.875ns
    Time given to startpoint:         10416.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.152 10419.232 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.595 10419.827    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X39Y14         LDCE                                         r  IIC_Module/count_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint 10416.875 20836.703    
    SLICE_X39Y14                                      0.000 20836.703 r  IIC_Module/count_reg[3]/D
    SLICE_X39Y14         LDCE (DToQ_ldce_D_Q)         0.373 20837.076 r  IIC_Module/count_reg[3]/Q
                         net (fo=9, routed)           0.552 20837.627    IIC_Module/count[3]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124 20837.750 r  IIC_Module/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000 20837.750    IIC_Module/count_reg[3]_i_1_n_0
    SLICE_X39Y14         LDCE                                         r  IIC_Module/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I1_O)        0.122 10418.896 r  IIC_Module/count_reg[7]_i_2/O
                         net (fo=8, routed)           0.518 10419.413    IIC_Module/count_reg[7]_i_2_n_0
    SLICE_X39Y14         LDCE                                         r  IIC_Module/count_reg[3]/G
                         clock pessimism              0.414 10419.826    
                         time borrowed            10416.875 20836.701    
  -------------------------------------------------------------------
                         required time                      20836.701    
                         arrival time                       -20837.750    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 IIC_Module/TxData_reg[23]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/TxData_reg[24]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.247ns  (logic 0.607ns (48.680%)  route 0.640ns (51.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 10419.467 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.220ns = ( 10419.887 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:               0.042ns
    Computed max time borrow:         10416.709ns
    Time borrowed from endpoint:      38.639ns
    Time given to startpoint:         38.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124 10419.204 r  IIC_Module/TxData_reg[24]_i_2/O
                         net (fo=25, routed)          0.683 10419.887    IIC_Module/TxData_reg[24]_i_2_n_0
    SLICE_X41Y11         LDPE                                         r  IIC_Module/TxData_reg[23]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    37.392 10457.278    
    SLICE_X41Y11                                      0.000 10457.278 r  IIC_Module/TxData_reg[23]/D
    SLICE_X41Y11         LDPE (DToQ_ldpe_D_Q)         0.483 10457.762 r  IIC_Module/TxData_reg[23]/Q
                         net (fo=1, routed)           0.640 10458.402    IIC_Module/TxData[23]
    SLICE_X41Y11         LUT4 (Prop_lut4_I1_O)        0.124 10458.526 r  IIC_Module/TxData_reg[24]_i_1/O
                         net (fo=1, routed)           0.000 10458.526    IIC_Module/TxData_reg[24]_i_1_n_0
    SLICE_X41Y11         LDPE                                         r  IIC_Module/TxData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.100 10418.873 r  IIC_Module/TxData_reg[24]_i_2/O
                         net (fo=25, routed)          0.593 10419.466    IIC_Module/TxData_reg[24]_i_2_n_0
    SLICE_X41Y11         LDPE                                         r  IIC_Module/TxData_reg[24]/G
                         clock pessimism              0.420 10419.886    
                         time borrowed               38.639 10458.524    
  -------------------------------------------------------------------
                         required time                      10458.525    
                         arrival time                       -10458.525    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 IIC_Module/TxData_reg[22]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            IIC_Module/TxData_reg[23]/D
                            (positive level-sensitive latch clocked by LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (LRCK fall@10416.667ns - LRCK fall@10416.667ns)
  Data Path Delay:        1.807ns  (logic 0.795ns (43.992%)  route 1.013ns (56.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 10419.467 - 10416.667 ) 
    Source Clock Delay      (SCD):    3.220ns = ( 10419.887 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Time Borrowing:         
    Nominal pulse width:              10416.667ns
    Library setup time:              -0.070ns
    Computed max time borrow:         10416.597ns
    Time borrowed from endpoint:      37.392ns
    Time given to startpoint:         37.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.413 10419.080    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.124 10419.204 r  IIC_Module/TxData_reg[24]_i_2/O
                         net (fo=25, routed)          0.683 10419.887    IIC_Module/TxData_reg[24]_i_2_n_0
    SLICE_X41Y11         LDPE                                         r  IIC_Module/TxData_reg[22]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    35.585 10455.472    
    SLICE_X41Y11                                      0.000 10455.472 r  IIC_Module/TxData_reg[22]/D
    SLICE_X41Y11         LDPE (DToQ_ldpe_D_Q)         0.671 10456.143 r  IIC_Module/TxData_reg[22]/Q
                         net (fo=1, routed)           0.493 10456.636    IIC_Module/TxData[22]
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124 10456.760 r  IIC_Module/TxData_reg[23]_i_1/O
                         net (fo=1, routed)           0.519 10457.279    IIC_Module/TxData_reg[23]_i_1_n_0
    SLICE_X41Y11         LDPE                                         r  IIC_Module/TxData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.107 10418.773    IIC_Module/LRCK
    SLICE_X41Y13         LUT5 (Prop_lut5_I4_O)        0.100 10418.873 r  IIC_Module/TxData_reg[24]_i_2/O
                         net (fo=25, routed)          0.593 10419.466    IIC_Module/TxData_reg[24]_i_2_n_0
    SLICE_X41Y11         LDPE                                         r  IIC_Module/TxData_reg[23]/G
                         clock pessimism              0.420 10419.886    
                         time borrowed               37.392 10457.277    
  -------------------------------------------------------------------
                         required time                      10457.278    
                         arrival time                       -10457.278    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[60][17]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[61][17]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.615%)  route 0.184ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.558     0.558    SigBuff/LRCK
    SLICE_X24Y38         FDRE                                         r  SigBuff/BUFFER_D_reg[60][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  SigBuff/BUFFER_D_reg[60][17]/Q
                         net (fo=2, routed)           0.184     0.889    SigBuff/BUFFER_D_reg[60]_60[17]
    SLICE_X21Y38         FDRE                                         r  SigBuff/BUFFER_D_reg[61][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.828     0.828    SigBuff/LRCK
    SLICE_X21Y38         FDRE                                         r  SigBuff/BUFFER_D_reg[61][17]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.017     0.840    SigBuff/BUFFER_D_reg[61][17]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[120][16]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[121][16]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.269%)  route 0.190ns (59.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.591     0.591    SigBuff/LRCK
    SLICE_X41Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[120][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  SigBuff/BUFFER_D_reg[120][16]/Q
                         net (fo=2, routed)           0.190     0.909    SigBuff/BUFFER_D_reg[120]_120[16]
    SLICE_X41Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[121][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.862     0.862    SigBuff/LRCK
    SLICE_X41Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[121][16]/C
                         clock pessimism              0.000     0.862    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)        -0.007     0.855    SigBuff/BUFFER_D_reg[121][16]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[191][2]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[192][2]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.452%)  route 0.222ns (57.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.558     0.558    SigBuff/LRCK
    SLICE_X20Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[191][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  SigBuff/BUFFER_D_reg[191][2]/Q
                         net (fo=2, routed)           0.222     0.944    SigBuff/BUFFER_D_reg[191]_191[2]
    SLICE_X23Y35         FDRE                                         r  SigBuff/BUFFER_D_reg[192][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.823     0.823    SigBuff/LRCK
    SLICE_X23Y35         FDRE                                         r  SigBuff/BUFFER_D_reg[192][2]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.072     0.890    SigBuff/BUFFER_D_reg[192][2]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[78][0]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[79][0]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.235%)  route 0.187ns (55.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.564     0.564    SigBuff/LRCK
    SLICE_X16Y48         FDRE                                         r  SigBuff/BUFFER_D_reg[78][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.148     0.712 r  SigBuff/BUFFER_D_reg[78][0]/Q
                         net (fo=2, routed)           0.187     0.898    SigBuff/BUFFER_D_reg[78]_78[0]
    SLICE_X16Y51         FDRE                                         r  SigBuff/BUFFER_D_reg[79][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.831     0.831    SigBuff/LRCK
    SLICE_X16Y51         FDRE                                         r  SigBuff/BUFFER_D_reg[79][0]/C
                         clock pessimism              0.000     0.831    
    SLICE_X16Y51         FDRE (Hold_fdre_C_D)         0.010     0.841    SigBuff/BUFFER_D_reg[79][0]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[149][17]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[150][17]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.959%)  route 0.262ns (65.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.556     0.556    SigBuff/LRCK
    SLICE_X22Y36         FDRE                                         r  SigBuff/BUFFER_D_reg[149][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  SigBuff/BUFFER_D_reg[149][17]/Q
                         net (fo=2, routed)           0.262     0.959    SigBuff/BUFFER_D_reg[149]_149[17]
    SLICE_X19Y41         FDRE                                         r  SigBuff/BUFFER_D_reg[150][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.830     0.830    SigBuff/LRCK
    SLICE_X19Y41         FDRE                                         r  SigBuff/BUFFER_D_reg[150][17]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.072     0.897    SigBuff/BUFFER_D_reg[150][17]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[47][13]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[48][13]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.585%)  route 0.267ns (65.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.559     0.559    SigBuff/LRCK
    SLICE_X23Y99         FDRE                                         r  SigBuff/BUFFER_D_reg[47][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SigBuff/BUFFER_D_reg[47][13]/Q
                         net (fo=2, routed)           0.267     0.966    SigBuff/BUFFER_D_reg[47]_47[13]
    SLICE_X19Y93         FDRE                                         r  SigBuff/BUFFER_D_reg[48][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.830     0.830    SigBuff/LRCK
    SLICE_X19Y93         FDRE                                         r  SigBuff/BUFFER_D_reg[48][13]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X19Y93         FDRE (Hold_fdre_C_D)         0.072     0.897    SigBuff/BUFFER_D_reg[48][13]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[239][0]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[240][0]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.743%)  route 0.220ns (63.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.565     0.565    SigBuff/LRCK
    SLICE_X9Y50          FDRE                                         r  SigBuff/BUFFER_D_reg[239][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.128     0.693 r  SigBuff/BUFFER_D_reg[239][0]/Q
                         net (fo=2, routed)           0.220     0.913    SigBuff/BUFFER_D_reg[239]_239[0]
    SLICE_X6Y48          FDRE                                         r  SigBuff/BUFFER_D_reg[240][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.835     0.835    SigBuff/LRCK
    SLICE_X6Y48          FDRE                                         r  SigBuff/BUFFER_D_reg[240][0]/C
                         clock pessimism              0.000     0.835    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.006     0.841    SigBuff/BUFFER_D_reg[240][0]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[207][2]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[208][2]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.182%)  route 0.180ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.554     0.554    SigBuff/LRCK
    SLICE_X24Y32         FDRE                                         r  SigBuff/BUFFER_D_reg[207][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.148     0.702 r  SigBuff/BUFFER_D_reg[207][2]/Q
                         net (fo=2, routed)           0.180     0.881    SigBuff/BUFFER_D_reg[207]_207[2]
    SLICE_X21Y32         FDRE                                         r  SigBuff/BUFFER_D_reg[208][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.822     0.822    SigBuff/LRCK
    SLICE_X21Y32         FDRE                                         r  SigBuff/BUFFER_D_reg[208][2]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)        -0.008     0.809    SigBuff/BUFFER_D_reg[208][2]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.563%)  route 0.226ns (60.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.562     0.562    SigBuff/LRCK
    SLICE_X16Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  SigBuff/BUFFER_D_reg[15][0]/Q
                         net (fo=2, routed)           0.226     0.936    SigBuff/BUFFER_D_reg[15]_15[0]
    SLICE_X16Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.832     0.832    SigBuff/LRCK
    SLICE_X16Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[16][0]/C
                         clock pessimism              0.000     0.832    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.021     0.853    SigBuff/BUFFER_D_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[73][0]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[74][0]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.284%)  route 0.253ns (60.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.564     0.564    SigBuff/LRCK
    SLICE_X16Y48         FDRE                                         r  SigBuff/BUFFER_D_reg[73][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  SigBuff/BUFFER_D_reg[73][0]/Q
                         net (fo=2, routed)           0.253     0.981    SigBuff/BUFFER_D_reg[73]_73[0]
    SLICE_X12Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[74][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.834     0.834    SigBuff/LRCK
    SLICE_X12Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[74][0]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.064     0.898    SigBuff/BUFFER_D_reg[74][0]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LRCK
Waveform(ns):       { 0.000 10416.667 }
Period(ns):         20833.334
Sources:            { PCM_TX/inst/Clock_Divider/LRCK_BUFF/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X24Y39  Address_Logic/Addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X22Y44  Address_Logic/Addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X22Y44  Address_Logic/Addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X22Y44  Address_Logic/Addr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X20Y47  Address_Logic/Addr_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X23Y42  Address_Logic/Addr_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X20Y47  Address_Logic/Addr_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X23Y42  Address_Logic/Addr_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X23Y42  Address_Logic/Addr_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X23Y38  Address_Logic/Addr_reg[18]/C
Low Pulse Width   Slow    LDPE/G   n/a            0.500         10416.666   10416.165  SLICE_X38Y12  IIC_Module/TxData_reg[0]/G
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X12Y74  SigBuff/BUFFER_D_reg[206][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X14Y46  SigBuff/BUFFER_D_reg[20][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X34Y39  SigBuff/BUFFER_D_reg[214][18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X16Y46  SigBuff/BUFFER_D_reg[42][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y39  Address_Logic/Addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y39  Address_Logic/Addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y44  Address_Logic/Addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y44  Address_Logic/Addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y44  Address_Logic/Addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y39  Address_Logic/Addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X23Y38  Address_Logic/Addr_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X20Y47  Address_Logic/Addr_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X24Y39  Address_Logic/Addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y44  Address_Logic/Addr_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X22Y44  Address_Logic/Addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y44  Address_Logic/Addr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X22Y44  Address_Logic/Addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y44  Address_Logic/Addr_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X22Y44  Address_Logic/Addr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       34.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.093ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][0]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.746ns (12.788%)  route 5.087ns (87.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 42.187 - 40.690 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.666     1.666    nolabel_line157/Tapper/clk_out1
    SLICE_X13Y57         FDRE                                         r  nolabel_line157/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.419     2.085 r  nolabel_line157/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.292     3.377    nolabel_line157/Tapper/Write_En
    SLICE_X17Y59         LUT5 (Prop_lut5_I0_O)        0.327     3.704 r  nolabel_line157/Tapper/DATA_Buff[3][23]_i_1/O
                         net (fo=24, routed)          3.795     7.499    nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][23]_1[0]
    SLICE_X30Y35         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.497    42.187    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X30Y35         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    42.187    
                         clock uncertainty           -0.228    41.959    
    SLICE_X30Y35         FDRE (Setup_fdre_C_CE)      -0.366    41.593    nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][0]
  -------------------------------------------------------------------
                         required time                         41.593    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 34.093    

Slack (MET) :             34.093ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][1]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.746ns (12.788%)  route 5.087ns (87.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 42.187 - 40.690 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.666     1.666    nolabel_line157/Tapper/clk_out1
    SLICE_X13Y57         FDRE                                         r  nolabel_line157/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.419     2.085 r  nolabel_line157/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.292     3.377    nolabel_line157/Tapper/Write_En
    SLICE_X17Y59         LUT5 (Prop_lut5_I0_O)        0.327     3.704 r  nolabel_line157/Tapper/DATA_Buff[3][23]_i_1/O
                         net (fo=24, routed)          3.795     7.499    nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][23]_1[0]
    SLICE_X30Y35         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.497    42.187    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X30Y35         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    42.187    
                         clock uncertainty           -0.228    41.959    
    SLICE_X30Y35         FDRE (Setup_fdre_C_CE)      -0.366    41.593    nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][1]
  -------------------------------------------------------------------
                         required time                         41.593    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 34.093    

Slack (MET) :             34.093ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][2]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.746ns (12.788%)  route 5.087ns (87.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 42.187 - 40.690 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.666     1.666    nolabel_line157/Tapper/clk_out1
    SLICE_X13Y57         FDRE                                         r  nolabel_line157/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.419     2.085 r  nolabel_line157/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.292     3.377    nolabel_line157/Tapper/Write_En
    SLICE_X17Y59         LUT5 (Prop_lut5_I0_O)        0.327     3.704 r  nolabel_line157/Tapper/DATA_Buff[3][23]_i_1/O
                         net (fo=24, routed)          3.795     7.499    nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][23]_1[0]
    SLICE_X30Y35         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.497    42.187    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X30Y35         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    42.187    
                         clock uncertainty           -0.228    41.959    
    SLICE_X30Y35         FDRE (Setup_fdre_C_CE)      -0.366    41.593    nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][2]
  -------------------------------------------------------------------
                         required time                         41.593    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 34.093    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][3]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 0.746ns (13.977%)  route 4.591ns (86.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 42.192 - 40.690 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.666     1.666    nolabel_line157/Tapper/clk_out1
    SLICE_X13Y57         FDRE                                         r  nolabel_line157/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.419     2.085 r  nolabel_line157/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.292     3.377    nolabel_line157/Tapper/Write_En
    SLICE_X17Y59         LUT5 (Prop_lut5_I0_O)        0.327     3.704 r  nolabel_line157/Tapper/DATA_Buff[3][23]_i_1/O
                         net (fo=24, routed)          3.299     7.003    nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][23]_1[0]
    SLICE_X34Y41         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.502    42.192    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X34Y41         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    42.192    
                         clock uncertainty           -0.228    41.964    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.366    41.598    nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][3]
  -------------------------------------------------------------------
                         required time                         41.598    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.791ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][10]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.610ns (11.698%)  route 4.604ns (88.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.248 - 40.690 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.661     1.661    nolabel_line157/Tapper/clk_out1
    SLICE_X15Y57         FDRE                                         r  nolabel_line157/Tapper/Write_Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  nolabel_line157/Tapper/Write_Channel_reg[0]/Q
                         net (fo=16, routed)          0.846     2.963    nolabel_line157/Tapper/Write_Channel[0]
    SLICE_X19Y57         LUT5 (Prop_lut5_I2_O)        0.154     3.117 r  nolabel_line157/Tapper/DATA_Buff[9][23]_i_1/O
                         net (fo=24, routed)          3.758     6.875    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][23]_1[0]
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.558    42.248    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][10]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.262    
                         clock uncertainty           -0.228    42.033    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.367    41.666    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][10]
  -------------------------------------------------------------------
                         required time                         41.666    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 34.791    

Slack (MET) :             34.791ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][11]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.610ns (11.698%)  route 4.604ns (88.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.248 - 40.690 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.661     1.661    nolabel_line157/Tapper/clk_out1
    SLICE_X15Y57         FDRE                                         r  nolabel_line157/Tapper/Write_Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  nolabel_line157/Tapper/Write_Channel_reg[0]/Q
                         net (fo=16, routed)          0.846     2.963    nolabel_line157/Tapper/Write_Channel[0]
    SLICE_X19Y57         LUT5 (Prop_lut5_I2_O)        0.154     3.117 r  nolabel_line157/Tapper/DATA_Buff[9][23]_i_1/O
                         net (fo=24, routed)          3.758     6.875    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][23]_1[0]
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.558    42.248    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][11]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.262    
                         clock uncertainty           -0.228    42.033    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.367    41.666    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][11]
  -------------------------------------------------------------------
                         required time                         41.666    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 34.791    

Slack (MET) :             34.791ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][12]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.610ns (11.698%)  route 4.604ns (88.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.248 - 40.690 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.661     1.661    nolabel_line157/Tapper/clk_out1
    SLICE_X15Y57         FDRE                                         r  nolabel_line157/Tapper/Write_Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  nolabel_line157/Tapper/Write_Channel_reg[0]/Q
                         net (fo=16, routed)          0.846     2.963    nolabel_line157/Tapper/Write_Channel[0]
    SLICE_X19Y57         LUT5 (Prop_lut5_I2_O)        0.154     3.117 r  nolabel_line157/Tapper/DATA_Buff[9][23]_i_1/O
                         net (fo=24, routed)          3.758     6.875    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][23]_1[0]
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.558    42.248    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][12]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.262    
                         clock uncertainty           -0.228    42.033    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.367    41.666    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][12]
  -------------------------------------------------------------------
                         required time                         41.666    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 34.791    

Slack (MET) :             34.791ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][13]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.610ns (11.698%)  route 4.604ns (88.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.248 - 40.690 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.661     1.661    nolabel_line157/Tapper/clk_out1
    SLICE_X15Y57         FDRE                                         r  nolabel_line157/Tapper/Write_Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  nolabel_line157/Tapper/Write_Channel_reg[0]/Q
                         net (fo=16, routed)          0.846     2.963    nolabel_line157/Tapper/Write_Channel[0]
    SLICE_X19Y57         LUT5 (Prop_lut5_I2_O)        0.154     3.117 r  nolabel_line157/Tapper/DATA_Buff[9][23]_i_1/O
                         net (fo=24, routed)          3.758     6.875    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][23]_1[0]
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.558    42.248    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][13]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.262    
                         clock uncertainty           -0.228    42.033    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.367    41.666    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][13]
  -------------------------------------------------------------------
                         required time                         41.666    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 34.791    

Slack (MET) :             34.791ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][14]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.610ns (11.698%)  route 4.604ns (88.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.248 - 40.690 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.661     1.661    nolabel_line157/Tapper/clk_out1
    SLICE_X15Y57         FDRE                                         r  nolabel_line157/Tapper/Write_Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  nolabel_line157/Tapper/Write_Channel_reg[0]/Q
                         net (fo=16, routed)          0.846     2.963    nolabel_line157/Tapper/Write_Channel[0]
    SLICE_X19Y57         LUT5 (Prop_lut5_I2_O)        0.154     3.117 r  nolabel_line157/Tapper/DATA_Buff[9][23]_i_1/O
                         net (fo=24, routed)          3.758     6.875    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][23]_1[0]
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.558    42.248    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][14]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.262    
                         clock uncertainty           -0.228    42.033    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.367    41.666    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][14]
  -------------------------------------------------------------------
                         required time                         41.666    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 34.791    

Slack (MET) :             34.791ns  (required time - arrival time)
  Source:                 nolabel_line157/Tapper/Write_Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][16]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.610ns (11.698%)  route 4.604ns (88.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.248 - 40.690 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.661     1.661    nolabel_line157/Tapper/clk_out1
    SLICE_X15Y57         FDRE                                         r  nolabel_line157/Tapper/Write_Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  nolabel_line157/Tapper/Write_Channel_reg[0]/Q
                         net (fo=16, routed)          0.846     2.963    nolabel_line157/Tapper/Write_Channel[0]
    SLICE_X19Y57         LUT5 (Prop_lut5_I2_O)        0.154     3.117 r  nolabel_line157/Tapper/DATA_Buff[9][23]_i_1/O
                         net (fo=24, routed)          3.758     6.875    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][23]_1[0]
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.558    42.248    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X38Y87         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][16]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.262    
                         clock uncertainty           -0.228    42.033    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.367    41.666    nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][16]
  -------------------------------------------------------------------
                         required time                         41.666    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 34.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.562     0.562    CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X20Y46         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    CODEC_Reciever/nolabel_line40/xlnx_opt__42
    SLICE_X20Y46         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.832     0.832    CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X20Y46         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.679    CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.562     0.562    CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X20Y45         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    CODEC_Reciever/nolabel_line40/xlnx_opt__44
    SLICE_X20Y45         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.832     0.832    CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X20Y45         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.679    CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y44         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__22
    SLICE_X20Y44         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.832     0.832    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y44         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.679    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.555     0.555    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.887 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.887    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__42
    SLICE_X28Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.822     0.822    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                         clock pessimism             -0.267     0.555    
    SLICE_X28Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.672    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.555     0.555    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.887 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.887    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__45
    SLICE_X30Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.822     0.822    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.267     0.555    
    SLICE_X30Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.672    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.562     0.562    CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X20Y46         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.893 r  CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.893    CODEC_Reciever/nolabel_line40/xlnx_opt__41
    SLICE_X20Y46         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.832     0.832    CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X20Y46         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.677    CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.562     0.562    CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X20Y45         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.893 r  CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.893    CODEC_Reciever/nolabel_line40/xlnx_opt__43
    SLICE_X20Y45         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.832     0.832    CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X20Y45         SRLC32E                                      r  CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.677    CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y44         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.893 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.893    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__21
    SLICE_X20Y44         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.832     0.832    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y44         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.677    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.555     0.555    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.886 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.886    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__41
    SLICE_X28Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.822     0.822    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                         clock pessimism             -0.267     0.555    
    SLICE_X28Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.670    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.555     0.555    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.886 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.886    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__44
    SLICE_X30Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.822     0.822    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.267     0.555    
    SLICE_X30Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.670    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCK
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Clock_Wizard/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y20  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y20  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y21  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y21  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y21  CODEC_Reciever/BUFFER_D[0][0]_i_1_psbram/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y21  CODEC_Reciever/BUFFER_D[0][0]_i_1_psbram_1/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X25Y46  CODEC_Reciever/BUFFER_D[0][10]_i_1_psbram/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X25Y46  CODEC_Reciever/BUFFER_D[0][10]_i_1_psbram_1/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X27Y28  CODEC_Reciever/BUFFER_D[0][11]_i_1_psbram/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X27Y28  CODEC_Reciever/BUFFER_D[0][11]_i_1_psbram_1/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y45  CODEC_Reciever/nolabel_line40/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y45  CODEC_Reciever/nolabel_line40/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y45  CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y45  CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y45  CODEC_Reciever/nolabel_line40/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y45  CODEC_Reciever/nolabel_line40/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y45  CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y45  CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SCK
  To Clock:  SCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   Clock_Wizard/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  BCK

Setup :          744  Failing Endpoints,  Worst Slack       -5.734ns,  Total Violation    -3785.682ns
Hold  :            0  Failing Endpoints,  Worst Slack       40.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.734ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[54]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.263ns  (logic 1.651ns (31.370%)  route 3.612ns (68.630%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 164.235 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.446   166.377    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y89         LUT3 (Prop_lut3_I1_O)        0.124   166.501 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2__4/O
                         net (fo=2, routed)           1.118   167.619    PCM_TX/inst/FIFO_F/Data_Out_reg[53]_C_0
    SLICE_X29Y74         LDCE (SetClr_ldce_CLR_Q)     0.885   168.504 f  PCM_TX/inst/FIFO_F/Data_Out_reg[53]_LDC/Q
                         net (fo=1, routed)           0.405   168.910    PCM_TX/inst/FIFO_F/Data_Out_reg[53]_LDC_n_0
    SLICE_X29Y72         LUT3 (Prop_lut3_I1_O)        0.124   169.034 r  PCM_TX/inst/FIFO_F/Data_Out[54]_C_i_1__4/O
                         net (fo=2, routed)           0.642   169.676    PCM_TX/inst/FIFO_F/p_2_in[54]
    SLICE_X31Y73         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[54]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.474   164.235    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X31Y73         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[54]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.235    
                         clock uncertainty           -0.228   164.006    
    SLICE_X31Y73         FDPE (Setup_fdpe_C_D)       -0.064   163.942    PCM_TX/inst/FIFO_F/Data_Out_reg[54]_P
  -------------------------------------------------------------------
                         required time                        163.942    
                         arrival time                        -169.676    
  -------------------------------------------------------------------
                         slack                                 -5.734    

Slack (VIOLATED) :        -5.733ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.288ns  (logic 1.651ns (31.219%)  route 3.637ns (68.781%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 164.241 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.582   166.513    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X26Y82         LUT3 (Prop_lut3_I1_O)        0.124   166.637 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2/O
                         net (fo=2, routed)           0.635   167.272    PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_0
    SLICE_X29Y83         LDCE (SetClr_ldce_CLR_Q)     0.885   168.157 f  PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC/Q
                         net (fo=1, routed)           0.446   168.603    PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC_n_0
    SLICE_X29Y81         LUT3 (Prop_lut3_I1_O)        0.124   168.727 r  PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1/O
                         net (fo=2, routed)           0.975   169.701    PCM_TX/inst/FIFO_A/p_2_in[56]
    SLICE_X35Y68         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.480   164.241    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X35Y68         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.241    
                         clock uncertainty           -0.228   164.012    
    SLICE_X35Y68         FDPE (Setup_fdpe_C_D)       -0.044   163.968    PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
  -------------------------------------------------------------------
                         required time                        163.968    
                         arrival time                        -169.701    
  -------------------------------------------------------------------
                         slack                                 -5.733    

Slack (VIOLATED) :        -5.715ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.297ns  (logic 1.651ns (31.171%)  route 3.646ns (68.829%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 164.260 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.271   166.202    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y52         LUT3 (Prop_lut3_I1_O)        0.124   166.326 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__0/O
                         net (fo=2, routed)           1.055   167.381    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C_0
    SLICE_X29Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   168.266 f  PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC/Q
                         net (fo=1, routed)           0.553   168.819    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124   168.943 r  PCM_TX/inst/FIFO_B/Data_Out[12]_C_i_1__0/O
                         net (fo=2, routed)           0.767   169.710    PCM_TX/inst/FIFO_B/p_2_in[12]
    SLICE_X27Y44         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.499   164.260    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X27Y44         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.260    
                         clock uncertainty           -0.228   164.032    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)       -0.037   163.995    PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                        163.995    
                         arrival time                        -169.710    
  -------------------------------------------------------------------
                         slack                                 -5.715    

Slack (VIOLATED) :        -5.691ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.282ns  (logic 1.651ns (31.255%)  route 3.631ns (68.745%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 164.258 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.245   166.176    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X32Y58         LUT3 (Prop_lut3_I1_O)        0.124   166.300 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2/O
                         net (fo=2, routed)           0.987   167.287    PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C_0
    SLICE_X31Y53         LDCE (SetClr_ldce_CLR_Q)     0.885   168.172 f  PCM_TX/inst/FIFO_A/Data_Out_reg[61]_LDC/Q
                         net (fo=1, routed)           0.491   168.662    PCM_TX/inst/FIFO_A/Data_Out_reg[61]_LDC_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124   168.786 r  PCM_TX/inst/FIFO_A/Data_Out[62]_C_i_1/O
                         net (fo=2, routed)           0.909   169.695    PCM_TX/inst/FIFO_A/p_2_in[62]
    SLICE_X28Y39         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.497   164.258    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y39         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.258    
                         clock uncertainty           -0.228   164.030    
    SLICE_X28Y39         FDCE (Setup_fdce_C_D)       -0.026   164.004    PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C
  -------------------------------------------------------------------
                         required time                        164.004    
                         arrival time                        -169.695    
  -------------------------------------------------------------------
                         slack                                 -5.691    

Slack (VIOLATED) :        -5.690ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.225ns  (logic 1.651ns (31.600%)  route 3.574ns (68.400%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 164.240 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.392   166.323    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.124   166.447 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2__3/O
                         net (fo=2, routed)           0.926   167.373    PCM_TX/inst/FIFO_E/Data_Out_reg[20]_C_0
    SLICE_X19Y77         LDCE (SetClr_ldce_CLR_Q)     0.885   168.258 f  PCM_TX/inst/FIFO_E/Data_Out_reg[20]_LDC/Q
                         net (fo=1, routed)           0.488   168.746    PCM_TX/inst/FIFO_E/Data_Out_reg[20]_LDC_n_0
    SLICE_X17Y77         LUT3 (Prop_lut3_I1_O)        0.124   168.870 r  PCM_TX/inst/FIFO_E/Data_Out[21]_C_i_1__3/O
                         net (fo=2, routed)           0.768   169.638    PCM_TX/inst/FIFO_E/p_2_in[21]
    SLICE_X18Y70         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.479   164.240    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X18Y70         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.240    
                         clock uncertainty           -0.228   164.011    
    SLICE_X18Y70         FDCE (Setup_fdce_C_D)       -0.064   163.947    PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C
  -------------------------------------------------------------------
                         required time                        163.947    
                         arrival time                        -169.638    
  -------------------------------------------------------------------
                         slack                                 -5.690    

Slack (VIOLATED) :        -5.672ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.275ns  (logic 1.651ns (31.300%)  route 3.624ns (68.700%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 164.309 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.582   166.513    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X26Y82         LUT3 (Prop_lut3_I1_O)        0.124   166.637 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2/O
                         net (fo=2, routed)           0.635   167.272    PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_0
    SLICE_X29Y83         LDCE (SetClr_ldce_CLR_Q)     0.885   168.157 f  PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC/Q
                         net (fo=1, routed)           0.446   168.603    PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC_n_0
    SLICE_X29Y81         LUT3 (Prop_lut3_I1_O)        0.124   168.727 r  PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1/O
                         net (fo=2, routed)           0.961   169.688    PCM_TX/inst/FIFO_A/p_2_in[56]
    SLICE_X39Y75         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.548   164.309    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X39Y75         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.309    
                         clock uncertainty           -0.228   164.080    
    SLICE_X39Y75         FDCE (Setup_fdce_C_D)       -0.064   164.016    PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C
  -------------------------------------------------------------------
                         required time                        164.016    
                         arrival time                        -169.688    
  -------------------------------------------------------------------
                         slack                                 -5.672    

Slack (VIOLATED) :        -5.652ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[21]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.176ns  (logic 1.651ns (31.900%)  route 3.525ns (68.100%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 164.229 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.392   166.323    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.124   166.447 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2__3/O
                         net (fo=2, routed)           0.926   167.373    PCM_TX/inst/FIFO_E/Data_Out_reg[20]_C_0
    SLICE_X19Y77         LDCE (SetClr_ldce_CLR_Q)     0.885   168.258 f  PCM_TX/inst/FIFO_E/Data_Out_reg[20]_LDC/Q
                         net (fo=1, routed)           0.488   168.746    PCM_TX/inst/FIFO_E/Data_Out_reg[20]_LDC_n_0
    SLICE_X17Y77         LUT3 (Prop_lut3_I1_O)        0.124   168.870 r  PCM_TX/inst/FIFO_E/Data_Out[21]_C_i_1__3/O
                         net (fo=2, routed)           0.719   169.589    PCM_TX/inst/FIFO_E/p_2_in[21]
    SLICE_X23Y75         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[21]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.468   164.229    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X23Y75         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[21]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.229    
                         clock uncertainty           -0.228   164.000    
    SLICE_X23Y75         FDPE (Setup_fdpe_C_D)       -0.064   163.936    PCM_TX/inst/FIFO_E/Data_Out_reg[21]_P
  -------------------------------------------------------------------
                         required time                        163.936    
                         arrival time                        -169.589    
  -------------------------------------------------------------------
                         slack                                 -5.652    

Slack (VIOLATED) :        -5.642ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[23]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.200ns  (logic 1.664ns (32.002%)  route 3.536ns (67.998%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 164.239 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.151   166.082    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X26Y70         LUT3 (Prop_lut3_I1_O)        0.124   166.206 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2__1/O
                         net (fo=2, routed)           1.061   167.266    PCM_TX/inst/FIFO_C/Data_Out_reg[22]_C_0
    SLICE_X30Y83         LDCE (SetClr_ldce_CLR_Q)     0.898   168.164 f  PCM_TX/inst/FIFO_C/Data_Out_reg[22]_LDC/Q
                         net (fo=1, routed)           0.840   169.005    PCM_TX/inst/FIFO_C/Data_Out_reg[22]_LDC_n_0
    SLICE_X31Y70         LUT3 (Prop_lut3_I1_O)        0.124   169.129 r  PCM_TX/inst/FIFO_C/Data_Out[23]_C_i_1__1/O
                         net (fo=2, routed)           0.484   169.613    PCM_TX/inst/FIFO_C/p_2_in[23]
    SLICE_X27Y69         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[23]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.478   164.239    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X27Y69         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[23]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.239    
                         clock uncertainty           -0.228   164.010    
    SLICE_X27Y69         FDCE (Setup_fdce_C_D)       -0.040   163.970    PCM_TX/inst/FIFO_C/Data_Out_reg[23]_C
  -------------------------------------------------------------------
                         required time                        163.970    
                         arrival time                        -169.613    
  -------------------------------------------------------------------
                         slack                                 -5.642    

Slack (VIOLATED) :        -5.637ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[51]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.215ns  (logic 1.651ns (31.661%)  route 3.564ns (68.339%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.247   166.178    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X24Y69         LUT3 (Prop_lut3_I1_O)        0.124   166.302 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__1/O
                         net (fo=2, routed)           0.499   166.801    PCM_TX/inst/FIFO_C/Data_Out_reg[50]_C_0
    SLICE_X21Y69         LDCE (SetClr_ldce_CLR_Q)     0.885   167.686 f  PCM_TX/inst/FIFO_C/Data_Out_reg[50]_LDC/Q
                         net (fo=1, routed)           0.441   168.127    PCM_TX/inst/FIFO_C/Data_Out_reg[50]_LDC_n_0
    SLICE_X18Y70         LUT3 (Prop_lut3_I1_O)        0.124   168.251 r  PCM_TX/inst/FIFO_C/Data_Out[51]_C_i_1__1/O
                         net (fo=2, routed)           1.376   169.628    PCM_TX/inst/FIFO_C/p_2_in[51]
    SLICE_X34Y84         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[51]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.484   164.245    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X34Y84         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[51]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.228   164.016    
    SLICE_X34Y84         FDCE (Setup_fdce_C_D)       -0.026   163.990    PCM_TX/inst/FIFO_C/Data_Out_reg[51]_C
  -------------------------------------------------------------------
                         required time                        163.990    
                         arrival time                        -169.628    
  -------------------------------------------------------------------
                         slack                                 -5.637    

Slack (VIOLATED) :        -5.632ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[29]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.263ns  (logic 1.651ns (31.372%)  route 3.612ns (68.628%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 164.336 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.422   166.353    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.124   166.477 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__2/O
                         net (fo=2, routed)           0.704   167.181    PCM_TX/inst/FIFO_D/Data_Out_reg[28]_C_0
    SLICE_X35Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   168.066 f  PCM_TX/inst/FIFO_D/Data_Out_reg[28]_LDC/Q
                         net (fo=1, routed)           0.688   168.754    PCM_TX/inst/FIFO_D/Data_Out_reg[28]_LDC_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.124   168.878 r  PCM_TX/inst/FIFO_D/Data_Out[29]_C_i_1__2/O
                         net (fo=2, routed)           0.798   169.676    PCM_TX/inst/FIFO_D/p_2_in[29]
    SLICE_X36Y46         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[29]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.575   164.336    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X36Y46         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[29]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.336    
                         clock uncertainty           -0.228   164.108    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)       -0.064   164.044    PCM_TX/inst/FIFO_D/Data_Out_reg[29]_C
  -------------------------------------------------------------------
                         required time                        164.044    
                         arrival time                        -169.676    
  -------------------------------------------------------------------
                         slack                                 -5.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.984ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][2]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.133ns  (logic 0.486ns (42.891%)  route 0.647ns (57.110%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.554 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X24Y60         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.167 80607.594 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][2]/Q
                         net (fo=2, routed)           0.104 80607.695    PCM_TX/inst/Clock_Divider/Tx_D_R[2]
    SLICE_X23Y60         LUT3 (Prop_lut3_I2_O)        0.045 80607.742 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__2/O
                         net (fo=2, routed)           0.258 80608.000    PCM_TX/inst/FIFO_D/Data_Out_reg[10]_C_0
    SLICE_X20Y58         LDCE (SetClr_ldce_CLR_Q)     0.229 80608.227 f  PCM_TX/inst/FIFO_D/Data_Out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.163 80608.391    PCM_TX/inst/FIFO_D/Data_Out_reg[10]_LDC_n_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.045 80608.438 r  PCM_TX/inst/FIFO_D/Data_Out[11]_C_i_1__2/O
                         net (fo=2, routed)           0.122 80608.562    PCM_TX/inst/FIFO_D/p_2_in[11]
    SLICE_X21Y59         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.828 80567.281    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X21Y59         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X21Y59         FDPE (Hold_fdpe_C_D)         0.077 80567.586    PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P
  -------------------------------------------------------------------
                         required time                      -80567.578    
                         arrival time                       80608.562    
  -------------------------------------------------------------------
                         slack                                 40.984    

Slack (MET) :             40.987ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][8]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[17]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.134ns  (logic 0.504ns (44.455%)  route 0.630ns (55.545%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 80607.422 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.549 80607.422    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X14Y72         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.133 80607.555 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][8]/Q
                         net (fo=2, routed)           0.208 80607.766    PCM_TX/inst/Clock_Divider/Tx_D_R[8]
    SLICE_X17Y71         LUT3 (Prop_lut3_I2_O)        0.099 80607.867 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__2/O
                         net (fo=2, routed)           0.190 80608.055    PCM_TX/inst/FIFO_D/Data_Out_reg[16]_C_0
    SLICE_X15Y71         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.281 f  PCM_TX/inst/FIFO_D/Data_Out_reg[16]_LDC/Q
                         net (fo=1, routed)           0.105 80608.383    PCM_TX/inst/FIFO_D/Data_Out_reg[16]_LDC_n_0
    SLICE_X15Y71         LUT3 (Prop_lut3_I1_O)        0.045 80608.430 r  PCM_TX/inst/FIFO_D/Data_Out[17]_C_i_1__2/O
                         net (fo=2, routed)           0.127 80608.555    PCM_TX/inst/FIFO_D/p_2_in[17]
    SLICE_X15Y69         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[17]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.820 80567.273    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X15Y69         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[17]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X15Y69         FDCE (Hold_fdce_C_D)         0.077 80567.578    PCM_TX/inst/FIFO_D/Data_Out_reg[17]_C
  -------------------------------------------------------------------
                         required time                      -80567.570    
                         arrival time                       80608.562    
  -------------------------------------------------------------------
                         slack                                 40.987    

Slack (MET) :             41.005ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][4]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.153ns  (logic 0.463ns (40.167%)  route 0.690ns (59.834%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 80607.438 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.563 80607.438    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X22Y47         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.146 80607.586 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][4]/Q
                         net (fo=2, routed)           0.283 80607.867    PCM_TX/inst/Clock_Divider/Tx_F_L[4]
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.045 80607.914 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__4/O
                         net (fo=2, routed)           0.131 80608.047    PCM_TX/inst/FIFO_F/Data_Out_reg[44]_C_0
    SLICE_X23Y44         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.273 f  PCM_TX/inst/FIFO_F/Data_Out_reg[44]_LDC/Q
                         net (fo=1, routed)           0.111 80608.383    PCM_TX/inst/FIFO_F/Data_Out_reg[44]_LDC_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.045 80608.430 r  PCM_TX/inst/FIFO_F/Data_Out[45]_C_i_1__4/O
                         net (fo=2, routed)           0.164 80608.594    PCM_TX/inst/FIFO_F/p_2_in[45]
    SLICE_X21Y46         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.830 80567.281    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X21Y46         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)         0.082 80567.586    PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C
  -------------------------------------------------------------------
                         required time                      -80567.586    
                         arrival time                       80608.594    
  -------------------------------------------------------------------
                         slack                                 41.005    

Slack (MET) :             41.010ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][19]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[60]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.159ns  (logic 0.463ns (39.938%)  route 0.696ns (60.063%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 80567.312 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80607.453 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.582 80607.453    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X39Y65         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.146 80607.602 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][19]/Q
                         net (fo=2, routed)           0.201 80607.805    PCM_TX/inst/Clock_Divider/Tx_B_L[19]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.045 80607.852 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__0/O
                         net (fo=2, routed)           0.136 80607.984    PCM_TX/inst/FIFO_B/Data_Out_reg[59]_C_0
    SLICE_X40Y65         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.211 f  PCM_TX/inst/FIFO_B/Data_Out_reg[59]_LDC/Q
                         net (fo=1, routed)           0.173 80608.383    PCM_TX/inst/FIFO_B/Data_Out_reg[59]_LDC_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.045 80608.430 r  PCM_TX/inst/FIFO_B/Data_Out[60]_C_i_1__0/O
                         net (fo=2, routed)           0.186 80608.617    PCM_TX/inst/FIFO_B/p_2_in[60]
    SLICE_X40Y62         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[60]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.856 80567.312    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X40Y62         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[60]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.312    
                         clock uncertainty            0.228 80567.539    
    SLICE_X40Y62         FDCE (Hold_fdce_C_D)         0.077 80567.617    PCM_TX/inst/FIFO_B/Data_Out_reg[60]_C
  -------------------------------------------------------------------
                         required time                      -80567.609    
                         arrival time                       80608.625    
  -------------------------------------------------------------------
                         slack                                 41.010    

Slack (MET) :             41.024ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][17]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.168ns  (logic 0.463ns (39.633%)  route 0.705ns (60.367%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 80607.461 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.584 80607.461    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X41Y63         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.146 80607.609 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][17]/Q
                         net (fo=2, routed)           0.232 80607.844    PCM_TX/inst/Clock_Divider/Tx_C_L[17]
    SLICE_X36Y63         LUT3 (Prop_lut3_I2_O)        0.045 80607.891 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__1/O
                         net (fo=2, routed)           0.189 80608.078    PCM_TX/inst/FIFO_C/Data_Out_reg[57]_C_0
    SLICE_X36Y62         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.305 f  PCM_TX/inst/FIFO_C/Data_Out_reg[57]_LDC/Q
                         net (fo=1, routed)           0.173 80608.477    PCM_TX/inst/FIFO_C/Data_Out_reg[57]_LDC_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.045 80608.523 r  PCM_TX/inst/FIFO_C/Data_Out[58]_C_i_1__1/O
                         net (fo=2, routed)           0.111 80608.633    PCM_TX/inst/FIFO_C/p_2_in[58]
    SLICE_X39Y63         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.853 80567.305    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X39Y63         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.228 80567.531    
    SLICE_X39Y63         FDPE (Hold_fdpe_C_D)         0.077 80567.609    PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P
  -------------------------------------------------------------------
                         required time                      -80567.609    
                         arrival time                       80608.633    
  -------------------------------------------------------------------
                         slack                                 41.024    

Slack (MET) :             41.026ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][16]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.209ns  (logic 0.484ns (40.024%)  route 0.725ns (59.976%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 80567.312 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.556 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X32Y62         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.167 80607.594 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[8][16]/Q
                         net (fo=2, routed)           0.175 80607.766    PCM_TX/inst/Clock_Divider/Tx_E_R[16]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.045 80607.812 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2__3/O
                         net (fo=2, routed)           0.128 80607.938    PCM_TX/inst/FIFO_E/Data_Out_reg[24]_C_0
    SLICE_X33Y61         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.164 f  PCM_TX/inst/FIFO_E/Data_Out_reg[24]_LDC/Q
                         net (fo=1, routed)           0.105 80608.266    PCM_TX/inst/FIFO_E/Data_Out_reg[24]_LDC_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.045 80608.312 r  PCM_TX/inst/FIFO_E/Data_Out[25]_C_i_1__3/O
                         net (fo=2, routed)           0.316 80608.625    PCM_TX/inst/FIFO_E/p_2_in[25]
    SLICE_X37Y61         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.856 80567.312    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X37Y61         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.312    
                         clock uncertainty            0.228 80567.539    
    SLICE_X37Y61         FDCE (Hold_fdce_C_D)         0.085 80567.625    PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C
  -------------------------------------------------------------------
                         required time                      -80567.617    
                         arrival time                       80608.648    
  -------------------------------------------------------------------
                         slack                                 41.026    

Slack (MET) :             41.038ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][8]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[17]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.184ns  (logic 0.504ns (42.552%)  route 0.680ns (57.448%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 80607.422 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.549 80607.422    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X14Y72         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.133 80607.555 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][8]/Q
                         net (fo=2, routed)           0.208 80607.766    PCM_TX/inst/Clock_Divider/Tx_D_R[8]
    SLICE_X17Y71         LUT3 (Prop_lut3_I2_O)        0.099 80607.867 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__2/O
                         net (fo=2, routed)           0.190 80608.055    PCM_TX/inst/FIFO_D/Data_Out_reg[16]_C_0
    SLICE_X15Y71         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.281 f  PCM_TX/inst/FIFO_D/Data_Out_reg[16]_LDC/Q
                         net (fo=1, routed)           0.105 80608.383    PCM_TX/inst/FIFO_D/Data_Out_reg[16]_LDC_n_0
    SLICE_X15Y71         LUT3 (Prop_lut3_I1_O)        0.045 80608.430 r  PCM_TX/inst/FIFO_D/Data_Out[17]_C_i_1__2/O
                         net (fo=2, routed)           0.177 80608.609    PCM_TX/inst/FIFO_D/p_2_in[17]
    SLICE_X17Y69         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.820 80567.273    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X17Y69         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[17]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X17Y69         FDPE (Hold_fdpe_C_D)         0.077 80567.578    PCM_TX/inst/FIFO_D/Data_Out_reg[17]_P
  -------------------------------------------------------------------
                         required time                      -80567.570    
                         arrival time                       80608.617    
  -------------------------------------------------------------------
                         slack                                 41.038    

Slack (MET) :             41.041ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][23]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.197ns  (logic 0.463ns (38.690%)  route 0.734ns (61.310%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 80607.461 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.586 80607.461    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X41Y61         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.146 80607.609 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[6][23]/Q
                         net (fo=2, routed)           0.297 80607.906    PCM_TX/inst/Clock_Divider/Tx_D_R[23]
    SLICE_X35Y62         LUT3 (Prop_lut3_I2_O)        0.045 80607.953 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__2/O
                         net (fo=2, routed)           0.128 80608.078    PCM_TX/inst/FIFO_D/Data_Out_reg[31]_C_0
    SLICE_X35Y61         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.305 f  PCM_TX/inst/FIFO_D/Data_Out_reg[31]_LDC/Q
                         net (fo=1, routed)           0.105 80608.406    PCM_TX/inst/FIFO_D/Data_Out_reg[31]_LDC_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I1_O)        0.045 80608.453 r  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__2/O
                         net (fo=1, routed)           0.203 80608.656    PCM_TX/inst/FIFO_D/p_2_in[32]
    SLICE_X34Y58         SRL16E                                       r  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.830 80567.281    PCM_TX/inst/FIFO_D/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X34Y58         SRL16E                                       r  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X34Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.113 80567.617    PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                      -80567.625    
                         arrival time                       80608.664    
  -------------------------------------------------------------------
                         slack                                 41.041    

Slack (MET) :             41.041ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][20]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.173ns  (logic 0.465ns (39.646%)  route 0.708ns (60.353%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.556 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X31Y62         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.146 80607.578 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][20]/Q
                         net (fo=2, routed)           0.294 80607.875    PCM_TX/inst/Clock_Divider/Tx_B_R[20]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.045 80607.922 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.128 80608.047    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_C_0
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.229 80608.273 f  PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC/Q
                         net (fo=1, routed)           0.163 80608.438    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC_n_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.045 80608.484 r  PCM_TX/inst/FIFO_B/Data_Out[29]_C_i_1__0/O
                         net (fo=2, routed)           0.123 80608.609    PCM_TX/inst/FIFO_B/p_2_in[29]
    SLICE_X30Y62         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.826 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X30Y62         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X30Y62         FDCE (Hold_fdce_C_D)         0.063 80567.570    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C
  -------------------------------------------------------------------
                         required time                      -80567.562    
                         arrival time                       80608.609    
  -------------------------------------------------------------------
                         slack                                 41.041    

Slack (MET) :             41.046ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][20]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.179ns  (logic 0.465ns (39.439%)  route 0.714ns (60.561%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.556 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X31Y62         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.146 80607.578 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][20]/Q
                         net (fo=2, routed)           0.294 80607.875    PCM_TX/inst/Clock_Divider/Tx_B_R[20]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.045 80607.922 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.128 80608.047    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_C_0
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.229 80608.273 f  PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC/Q
                         net (fo=1, routed)           0.163 80608.438    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC_n_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.045 80608.484 r  PCM_TX/inst/FIFO_B/Data_Out[29]_C_i_1__0/O
                         net (fo=2, routed)           0.129 80608.617    PCM_TX/inst/FIFO_B/p_2_in[29]
    SLICE_X30Y61         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.828 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X30Y61         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X30Y61         FDPE (Hold_fdpe_C_D)         0.063 80567.570    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P
  -------------------------------------------------------------------
                         required time                      -80567.570    
                         arrival time                       80608.617    
  -------------------------------------------------------------------
                         slack                                 41.046    





---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  LRCK

Setup :           24  Failing Endpoints,  Worst Slack       -2.269ns,  Total Violation      -51.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][3]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.952ns  (logic 0.716ns (36.687%)  route 1.236ns (63.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 20834.822 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 20834.941 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.663 20834.941    CODEC_Reciever/clk_out1
    SLICE_X26Y29         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][3]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.419 20835.361 r  CODEC_Reciever/BUFFER_D[0][3]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.236 20836.598    CODEC_Reciever/BUFFER_D_reg[0][23][3]
    SLICE_X27Y29         LUT6 (Prop_lut6_I1_O)        0.297 20836.895 r  CODEC_Reciever/BUFFER_D[0][3]_i_1/O
                         net (fo=1, routed)           0.000 20836.895    SigBuff/D[3]
    SLICE_X27Y29         FDRE                                         r  SigBuff/BUFFER_D_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.488 20834.822    SigBuff/LRCK
    SLICE_X27Y29         FDRE                                         r  SigBuff/BUFFER_D_reg[0][3]/C
                         clock pessimism              0.000 20834.822    
                         clock uncertainty           -0.228 20834.594    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.031 20834.625    SigBuff/BUFFER_D_reg[0][3]
  -------------------------------------------------------------------
                         required time                      20834.625    
                         arrival time                       -20836.893    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.251ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][16]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.934ns  (logic 0.715ns (36.974%)  route 1.219ns (63.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 20834.820 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 20834.938 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.658 20834.938    CODEC_Reciever/clk_out1
    SLICE_X27Y26         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][16]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.419 20835.357 r  CODEC_Reciever/BUFFER_D[0][16]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.219 20836.576    CODEC_Reciever/BUFFER_D_reg[0][23][16]
    SLICE_X27Y27         LUT6 (Prop_lut6_I1_O)        0.296 20836.873 r  CODEC_Reciever/BUFFER_D[0][16]_i_1/O
                         net (fo=1, routed)           0.000 20836.873    SigBuff/D[16]
    SLICE_X27Y27         FDRE                                         r  SigBuff/BUFFER_D_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.485 20834.820    SigBuff/LRCK
    SLICE_X27Y27         FDRE                                         r  SigBuff/BUFFER_D_reg[0][16]/C
                         clock pessimism              0.000 20834.820    
                         clock uncertainty           -0.228 20834.592    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.029 20834.621    SigBuff/BUFFER_D_reg[0][16]
  -------------------------------------------------------------------
                         required time                      20834.619    
                         arrival time                       -20836.871    
  -------------------------------------------------------------------
                         slack                                 -2.251    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][14]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.931ns  (logic 0.716ns (37.087%)  route 1.215ns (62.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 20834.816 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 20834.938 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.658 20834.938    CODEC_Reciever/clk_out1
    SLICE_X27Y26         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][14]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.419 20835.357 r  CODEC_Reciever/BUFFER_D[0][14]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.215 20836.572    CODEC_Reciever/BUFFER_D_reg[0][23][14]
    SLICE_X26Y25         LUT6 (Prop_lut6_I1_O)        0.297 20836.869 r  CODEC_Reciever/BUFFER_D[0][14]_i_1/O
                         net (fo=1, routed)           0.000 20836.869    SigBuff/D[14]
    SLICE_X26Y25         FDRE                                         r  SigBuff/BUFFER_D_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.482 20834.816    SigBuff/LRCK
    SLICE_X26Y25         FDRE                                         r  SigBuff/BUFFER_D_reg[0][14]/C
                         clock pessimism              0.000 20834.816    
                         clock uncertainty           -0.228 20834.588    
    SLICE_X26Y25         FDRE (Setup_fdre_C_D)        0.031 20834.619    SigBuff/BUFFER_D_reg[0][14]
  -------------------------------------------------------------------
                         required time                      20834.617    
                         arrival time                       -20836.867    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][20]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.930ns  (logic 0.642ns (33.273%)  route 1.288ns (66.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 20834.832 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 20834.953 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.674 20834.953    CODEC_Reciever/clk_out1
    SLICE_X28Y38         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][20]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518 20835.471 r  CODEC_Reciever/BUFFER_D[0][20]_i_1_psbram/Q
                         net (fo=1, routed)           1.288 20836.758    CODEC_Reciever/douta[20]
    SLICE_X29Y39         LUT6 (Prop_lut6_I0_O)        0.124 20836.881 r  CODEC_Reciever/BUFFER_D[0][20]_i_1/O
                         net (fo=1, routed)           0.000 20836.881    SigBuff/D[20]
    SLICE_X29Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.497 20834.832    SigBuff/LRCK
    SLICE_X29Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/C
                         clock pessimism              0.000 20834.832    
                         clock uncertainty           -0.228 20834.604    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.031 20834.635    SigBuff/BUFFER_D_reg[0][20]
  -------------------------------------------------------------------
                         required time                      20834.633    
                         arrival time                       -20836.883    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][12]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.916ns  (logic 0.779ns (40.652%)  route 1.137ns (59.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 20834.832 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 20834.953 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.674 20834.953    CODEC_Reciever/clk_out1
    SLICE_X28Y38         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][12]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478 20835.432 r  CODEC_Reciever/BUFFER_D[0][12]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.137 20836.568    CODEC_Reciever/BUFFER_D_reg[0][23][12]
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.301 20836.869 r  CODEC_Reciever/BUFFER_D[0][12]_i_1/O
                         net (fo=1, routed)           0.000 20836.869    SigBuff/D[12]
    SLICE_X29Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.497 20834.832    SigBuff/LRCK
    SLICE_X29Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/C
                         clock pessimism              0.000 20834.832    
                         clock uncertainty           -0.228 20834.604    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.029 20834.633    SigBuff/BUFFER_D_reg[0][12]
  -------------------------------------------------------------------
                         required time                      20834.633    
                         arrival time                       -20836.869    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][13]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.952ns  (logic 0.715ns (36.628%)  route 1.237ns (63.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 20834.830 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 20834.951 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.672 20834.951    CODEC_Reciever/clk_out1
    SLICE_X25Y46         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][13]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.419 20835.371 r  CODEC_Reciever/BUFFER_D[0][13]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.237 20836.607    CODEC_Reciever/BUFFER_D_reg[0][23][13]
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.296 20836.904 r  CODEC_Reciever/BUFFER_D[0][13]_i_1/O
                         net (fo=1, routed)           0.000 20836.904    SigBuff/D[13]
    SLICE_X24Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.495 20834.830    SigBuff/LRCK
    SLICE_X24Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/C
                         clock pessimism              0.000 20834.830    
                         clock uncertainty           -0.228 20834.602    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.077 20834.678    SigBuff/BUFFER_D_reg[0][13]
  -------------------------------------------------------------------
                         required time                      20834.678    
                         arrival time                       -20836.902    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][1]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.958ns  (logic 0.718ns (36.676%)  route 1.240ns (63.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 20834.818 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 20834.938 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.659 20834.938    CODEC_Reciever/clk_out1
    SLICE_X29Y26         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][1]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.419 20835.357 r  CODEC_Reciever/BUFFER_D[0][1]_i_1_psbram/Q
                         net (fo=1, routed)           1.240 20836.598    CODEC_Reciever/douta[1]
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.299 20836.896 r  CODEC_Reciever/BUFFER_D[0][1]_i_1/O
                         net (fo=1, routed)           0.000 20836.896    SigBuff/D[1]
    SLICE_X30Y26         FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.484 20834.818    SigBuff/LRCK
    SLICE_X30Y26         FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/C
                         clock pessimism              0.000 20834.818    
                         clock uncertainty           -0.228 20834.590    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)        0.081 20834.670    SigBuff/BUFFER_D_reg[0][1]
  -------------------------------------------------------------------
                         required time                      20834.670    
                         arrival time                       -20836.895    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][15]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.953ns  (logic 0.718ns (36.760%)  route 1.235ns (63.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 20834.822 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 20834.941 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.663 20834.941    CODEC_Reciever/clk_out1
    SLICE_X26Y29         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][15]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.419 20835.361 r  CODEC_Reciever/BUFFER_D[0][15]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.235 20836.596    CODEC_Reciever/BUFFER_D_reg[0][23][15]
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.299 20836.895 r  CODEC_Reciever/BUFFER_D[0][15]_i_1/O
                         net (fo=1, routed)           0.000 20836.895    SigBuff/D[15]
    SLICE_X28Y29         FDRE                                         r  SigBuff/BUFFER_D_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.488 20834.822    SigBuff/LRCK
    SLICE_X28Y29         FDRE                                         r  SigBuff/BUFFER_D_reg[0][15]/C
                         clock pessimism              0.000 20834.822    
                         clock uncertainty           -0.228 20834.594    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.081 20834.674    SigBuff/BUFFER_D_reg[0][15]
  -------------------------------------------------------------------
                         required time                      20834.674    
                         arrival time                       -20836.895    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.209ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][6]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.889ns  (logic 0.642ns (33.986%)  route 1.247ns (66.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 20834.822 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 20834.943 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.665 20834.943    CODEC_Reciever/clk_out1
    SLICE_X30Y30         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][6]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.518 20835.461 r  CODEC_Reciever/BUFFER_D[0][6]_i_1_psbram/Q
                         net (fo=1, routed)           1.247 20836.707    CODEC_Reciever/douta[6]
    SLICE_X29Y30         LUT6 (Prop_lut6_I0_O)        0.124 20836.830 r  CODEC_Reciever/BUFFER_D[0][6]_i_1/O
                         net (fo=1, routed)           0.000 20836.830    SigBuff/D[6]
    SLICE_X29Y30         FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.488 20834.822    SigBuff/LRCK
    SLICE_X29Y30         FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/C
                         clock pessimism              0.000 20834.822    
                         clock uncertainty           -0.228 20834.594    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031 20834.625    SigBuff/BUFFER_D_reg[0][6]
  -------------------------------------------------------------------
                         required time                      20834.625    
                         arrival time                       -20836.832    
  -------------------------------------------------------------------
                         slack                                 -2.209    

Slack (VIOLATED) :        -2.179ns  (required time - arrival time)
  Source:                 CODEC_Reciever/BUFFER_D[0][17]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.461%)  route 1.221ns (65.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 20834.820 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 20834.938 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.659 20834.938    CODEC_Reciever/clk_out1
    SLICE_X30Y23         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][17]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518 20835.455 r  CODEC_Reciever/BUFFER_D[0][17]_i_1_psbram/Q
                         net (fo=1, routed)           1.221 20836.676    CODEC_Reciever/douta[17]
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124 20836.799 r  CODEC_Reciever/BUFFER_D[0][17]_i_1/O
                         net (fo=1, routed)           0.000 20836.799    SigBuff/D[17]
    SLICE_X29Y22         FDRE                                         r  SigBuff/BUFFER_D_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        1.485 20834.820    SigBuff/LRCK
    SLICE_X29Y22         FDRE                                         r  SigBuff/BUFFER_D_reg[0][17]/C
                         clock pessimism              0.000 20834.820    
                         clock uncertainty           -0.228 20834.592    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.031 20834.623    SigBuff/BUFFER_D_reg[0][17]
  -------------------------------------------------------------------
                         required time                      20834.621    
                         arrival time                       -20836.801    
  -------------------------------------------------------------------
                         slack                                 -2.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][0]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.826%)  route 0.428ns (67.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.555     0.555    CODEC_Reciever/clk_out1
    SLICE_X28Y21         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][0]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  CODEC_Reciever/BUFFER_D[0][0]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.428     1.146    CODEC_Reciever/BUFFER_D_reg[0][23][0]
    SLICE_X27Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.191 r  CODEC_Reciever/BUFFER_D[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.191    SigBuff/D[0]
    SLICE_X27Y21         FDRE                                         r  SigBuff/BUFFER_D_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.819     0.819    SigBuff/LRCK
    SLICE_X27Y21         FDRE                                         r  SigBuff/BUFFER_D_reg[0][0]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.228     1.047    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.092     1.139    SigBuff/BUFFER_D_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][8]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.226ns (35.387%)  route 0.413ns (64.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.553     0.553    CODEC_Reciever/clk_out1
    SLICE_X29Y26         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][8]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  CODEC_Reciever/BUFFER_D[0][8]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.413     1.093    CODEC_Reciever/BUFFER_D_reg[0][23][8]
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.098     1.191 r  CODEC_Reciever/BUFFER_D[0][8]_i_1/O
                         net (fo=1, routed)           0.000     1.191    SigBuff/D[8]
    SLICE_X31Y27         FDRE                                         r  SigBuff/BUFFER_D_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.818     0.818    SigBuff/LRCK
    SLICE_X31Y27         FDRE                                         r  SigBuff/BUFFER_D_reg[0][8]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.228     1.046    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.092     1.138    SigBuff/BUFFER_D_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][14]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.064%)  route 0.454ns (70.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.553     0.553    CODEC_Reciever/clk_out1
    SLICE_X27Y26         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][14]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  CODEC_Reciever/BUFFER_D[0][14]_i_1_psbram/Q
                         net (fo=1, routed)           0.454     1.148    CODEC_Reciever/douta[14]
    SLICE_X26Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.193 r  CODEC_Reciever/BUFFER_D[0][14]_i_1/O
                         net (fo=1, routed)           0.000     1.193    SigBuff/D[14]
    SLICE_X26Y25         FDRE                                         r  SigBuff/BUFFER_D_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.815     0.815    SigBuff/LRCK
    SLICE_X26Y25         FDRE                                         r  SigBuff/BUFFER_D_reg[0][14]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.228     1.043    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.092     1.135    SigBuff/BUFFER_D_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][13]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.226ns (33.628%)  route 0.446ns (66.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.562     0.562    CODEC_Reciever/clk_out1
    SLICE_X25Y46         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][13]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  CODEC_Reciever/BUFFER_D[0][13]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.446     1.136    CODEC_Reciever/BUFFER_D_reg[0][23][13]
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.098     1.234 r  CODEC_Reciever/BUFFER_D[0][13]_i_1/O
                         net (fo=1, routed)           0.000     1.234    SigBuff/D[13]
    SLICE_X24Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.828     0.828    SigBuff/LRCK
    SLICE_X24Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.228     1.056    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.120     1.176    SigBuff/BUFFER_D_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][23]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.785%)  route 0.483ns (72.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.553     0.553    CODEC_Reciever/clk_out1
    SLICE_X29Y26         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][23]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  CODEC_Reciever/BUFFER_D[0][23]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.483     1.177    CODEC_Reciever/BUFFER_D_reg[0][23][23]
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.222 r  CODEC_Reciever/BUFFER_D[0][23]_i_1/O
                         net (fo=1, routed)           0.000     1.222    SigBuff/D[23]
    SLICE_X28Y25         FDRE                                         r  SigBuff/BUFFER_D_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.815     0.815    SigBuff/LRCK
    SLICE_X28Y25         FDRE                                         r  SigBuff/BUFFER_D_reg[0][23]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.228     1.043    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.121     1.164    SigBuff/BUFFER_D_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][12]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.247ns (38.337%)  route 0.397ns (61.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.563     0.563    CODEC_Reciever/clk_out1
    SLICE_X28Y38         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][12]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  CODEC_Reciever/BUFFER_D[0][12]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.397     1.108    CODEC_Reciever/BUFFER_D_reg[0][23][12]
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.099     1.207 r  CODEC_Reciever/BUFFER_D[0][12]_i_1/O
                         net (fo=1, routed)           0.000     1.207    SigBuff/D[12]
    SLICE_X29Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.829     0.829    SigBuff/LRCK
    SLICE_X29Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.228     1.057    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.091     1.148    SigBuff/BUFFER_D_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][1]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.227ns (33.795%)  route 0.445ns (66.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.553     0.553    CODEC_Reciever/clk_out1
    SLICE_X29Y26         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][1]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  CODEC_Reciever/BUFFER_D[0][1]_i_1_psbram/Q
                         net (fo=1, routed)           0.445     1.125    CODEC_Reciever/douta[1]
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.099     1.224 r  CODEC_Reciever/BUFFER_D[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.224    SigBuff/D[1]
    SLICE_X30Y26         FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.816     0.816    SigBuff/LRCK
    SLICE_X30Y26         FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.228     1.044    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.121     1.165    SigBuff/BUFFER_D_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][20]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.246ns (38.088%)  route 0.400ns (61.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.563     0.563    CODEC_Reciever/clk_out1
    SLICE_X28Y38         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][20]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  CODEC_Reciever/BUFFER_D[0][20]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.400     1.110    CODEC_Reciever/BUFFER_D_reg[0][23][20]
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.098     1.208 r  CODEC_Reciever/BUFFER_D[0][20]_i_1/O
                         net (fo=1, routed)           0.000     1.208    SigBuff/D[20]
    SLICE_X29Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.829     0.829    SigBuff/LRCK
    SLICE_X29Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.228     1.057    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.092     1.149    SigBuff/BUFFER_D_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][4]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.562     0.562    CODEC_Reciever/clk_out1
    SLICE_X25Y46         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][4]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  CODEC_Reciever/BUFFER_D[0][4]_i_1_psbram/Q
                         net (fo=1, routed)           0.490     1.193    CODEC_Reciever/douta[4]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.238 r  CODEC_Reciever/BUFFER_D[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.238    SigBuff/D[4]
    SLICE_X24Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.828     0.828    SigBuff/LRCK
    SLICE_X24Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.228     1.056    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.121     1.177    SigBuff/BUFFER_D_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CODEC_Reciever/BUFFER_D[0][2]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.631%)  route 0.487ns (72.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.553     0.553    CODEC_Reciever/clk_out1
    SLICE_X31Y26         FDRE                                         r  CODEC_Reciever/BUFFER_D[0][2]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  CODEC_Reciever/BUFFER_D[0][2]_i_1_psbram/Q
                         net (fo=1, routed)           0.487     1.181    CODEC_Reciever/douta[2]
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.226 r  CODEC_Reciever/BUFFER_D[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.226    SigBuff/D[2]
    SLICE_X30Y26         FDRE                                         r  SigBuff/BUFFER_D_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.816     0.816    SigBuff/LRCK
    SLICE_X30Y26         FDRE                                         r  SigBuff/BUFFER_D_reg[0][2]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.228     1.044    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.120     1.164    SigBuff/BUFFER_D_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       73.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.237ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        8.858ns  (logic 0.124ns (1.400%)  route 8.735ns (98.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 72999.422 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          6.578 72925.523    nolabel_line157/Tapper/Reset_Flag
    SLICE_X39Y88         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.559 72999.422    nolabel_line157/Tapper/clk_out1
    SLICE_X39Y88         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[1]/C
                         clock pessimism              0.000 72999.422    
                         clock uncertainty           -0.228 72999.195    
    SLICE_X39Y88         FDRE (Setup_fdre_C_R)       -0.429 72998.766    nolabel_line157/Tapper/Read_Addr_reg[1]
  -------------------------------------------------------------------
                         required time                      72998.758    
                         arrival time                       -72925.516    
  -------------------------------------------------------------------
                         slack                                 73.237    

Slack (MET) :             73.424ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        8.578ns  (logic 0.124ns (1.445%)  route 8.455ns (98.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 72999.422 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          6.299 72925.242    nolabel_line157/Tapper/Reset_Flag
    SLICE_X38Y89         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.560 72999.422    nolabel_line157/Tapper/clk_out1
    SLICE_X38Y89         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[0]/C
                         clock pessimism              0.000 72999.422    
                         clock uncertainty           -0.228 72999.195    
    SLICE_X38Y89         FDRE (Setup_fdre_C_R)       -0.524 72998.672    nolabel_line157/Tapper/Read_Addr_reg[0]
  -------------------------------------------------------------------
                         required time                      72998.664    
                         arrival time                       -72925.242    
  -------------------------------------------------------------------
                         slack                                 73.424    

Slack (MET) :             73.424ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        8.578ns  (logic 0.124ns (1.445%)  route 8.455ns (98.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 72999.422 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          6.299 72925.242    nolabel_line157/Tapper/Reset_Flag
    SLICE_X38Y89         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.560 72999.422    nolabel_line157/Tapper/clk_out1
    SLICE_X38Y89         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[0]_rep/C
                         clock pessimism              0.000 72999.422    
                         clock uncertainty           -0.228 72999.195    
    SLICE_X38Y89         FDRE (Setup_fdre_C_R)       -0.524 72998.672    nolabel_line157/Tapper/Read_Addr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                      72998.664    
                         arrival time                       -72925.242    
  -------------------------------------------------------------------
                         slack                                 73.424    

Slack (MET) :             73.424ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        8.578ns  (logic 0.124ns (1.445%)  route 8.455ns (98.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 72999.422 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          6.299 72925.242    nolabel_line157/Tapper/Reset_Flag
    SLICE_X38Y89         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.560 72999.422    nolabel_line157/Tapper/clk_out1
    SLICE_X38Y89         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[1]_rep/C
                         clock pessimism              0.000 72999.422    
                         clock uncertainty           -0.228 72999.195    
    SLICE_X38Y89         FDRE (Setup_fdre_C_R)       -0.524 72998.672    nolabel_line157/Tapper/Read_Addr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                      72998.664    
                         arrival time                       -72925.242    
  -------------------------------------------------------------------
                         slack                                 73.424    

Slack (MET) :             73.949ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[0]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        8.148ns  (logic 0.124ns (1.522%)  route 8.024ns (98.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 72999.422 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          5.868 72924.812    nolabel_line157/Tapper/Reset_Flag
    SLICE_X36Y92         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[0]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.561 72999.422    nolabel_line157/Tapper/clk_out1
    SLICE_X36Y92         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[0]_rep__14/C
                         clock pessimism              0.000 72999.422    
                         clock uncertainty           -0.228 72999.195    
    SLICE_X36Y92         FDRE (Setup_fdre_C_R)       -0.429 72998.766    nolabel_line157/Tapper/Read_Addr_reg[0]_rep__14
  -------------------------------------------------------------------
                         required time                      72998.758    
                         arrival time                       -72924.812    
  -------------------------------------------------------------------
                         slack                                 73.949    

Slack (MET) :             73.949ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[1]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        8.148ns  (logic 0.124ns (1.522%)  route 8.024ns (98.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 72999.422 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          5.868 72924.812    nolabel_line157/Tapper/Reset_Flag
    SLICE_X36Y92         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[1]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.561 72999.422    nolabel_line157/Tapper/clk_out1
    SLICE_X36Y92         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[1]_rep__14/C
                         clock pessimism              0.000 72999.422    
                         clock uncertainty           -0.228 72999.195    
    SLICE_X36Y92         FDRE (Setup_fdre_C_R)       -0.429 72998.766    nolabel_line157/Tapper/Read_Addr_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                      72998.758    
                         arrival time                       -72924.812    
  -------------------------------------------------------------------
                         slack                                 73.949    

Slack (MET) :             73.949ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[1]_rep__6/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        8.148ns  (logic 0.124ns (1.522%)  route 8.024ns (98.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 72999.422 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          5.868 72924.812    nolabel_line157/Tapper/Reset_Flag
    SLICE_X36Y92         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[1]_rep__6/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.561 72999.422    nolabel_line157/Tapper/clk_out1
    SLICE_X36Y92         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[1]_rep__6/C
                         clock pessimism              0.000 72999.422    
                         clock uncertainty           -0.228 72999.195    
    SLICE_X36Y92         FDRE (Setup_fdre_C_R)       -0.429 72998.766    nolabel_line157/Tapper/Read_Addr_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                      72998.758    
                         arrival time                       -72924.812    
  -------------------------------------------------------------------
                         slack                                 73.949    

Slack (MET) :             74.027ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        7.994ns  (logic 0.124ns (1.551%)  route 7.870ns (98.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 72999.344 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          5.713 72924.656    nolabel_line157/Tapper/Reset_Flag
    SLICE_X31Y92         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.485 72999.344    nolabel_line157/Tapper/clk_out1
    SLICE_X31Y92         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[1]_rep__0/C
                         clock pessimism              0.000 72999.344    
                         clock uncertainty           -0.228 72999.117    
    SLICE_X31Y92         FDRE (Setup_fdre_C_R)       -0.429 72998.688    nolabel_line157/Tapper/Read_Addr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                      72998.688    
                         arrival time                       -72924.656    
  -------------------------------------------------------------------
                         slack                                 74.027    

Slack (MET) :             74.408ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[0]_rep__15/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        7.515ns  (logic 0.124ns (1.650%)  route 7.392ns (98.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 72999.344 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          5.235 72924.180    nolabel_line157/Tapper/Reset_Flag
    SLICE_X24Y95         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[0]_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.482 72999.344    nolabel_line157/Tapper/clk_out1
    SLICE_X24Y95         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[0]_rep__15/C
                         clock pessimism              0.000 72999.344    
                         clock uncertainty           -0.228 72999.117    
    SLICE_X24Y95         FDRE (Setup_fdre_C_R)       -0.524 72998.594    nolabel_line157/Tapper/Read_Addr_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                      72998.586    
                         arrival time                       -72924.180    
  -------------------------------------------------------------------
                         slack                                 74.408    

Slack (MET) :             74.408ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line157/Tapper/Read_Addr_reg[0]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        7.515ns  (logic 0.124ns (1.650%)  route 7.392ns (98.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 72999.344 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        2.157 72918.820    nolabel_line157/Tapper/LRCK
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124 72918.945 f  nolabel_line157/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          5.235 72924.180    nolabel_line157/Tapper/Reset_Flag
    SLICE_X24Y95         FDRE                                         f  nolabel_line157/Tapper/Read_Addr_reg[0]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.482 72999.344    nolabel_line157/Tapper/clk_out1
    SLICE_X24Y95         FDRE                                         r  nolabel_line157/Tapper/Read_Addr_reg[0]_rep__8/C
                         clock pessimism              0.000 72999.344    
                         clock uncertainty           -0.228 72999.117    
    SLICE_X24Y95         FDRE (Setup_fdre_C_R)       -0.524 72998.594    nolabel_line157/Tapper/Read_Addr_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                      72998.586    
                         arrival time                       -72924.180    
  -------------------------------------------------------------------
                         slack                                 74.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[177][9]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.496ns (73.624%)  route 0.178ns (26.376%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.562     0.562    SigBuff/LRCK
    SLICE_X8Y60          FDRE                                         r  SigBuff/BUFFER_D_reg[177][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  SigBuff/BUFFER_D_reg[177][9]/Q
                         net (fo=2, routed)           0.064     0.790    SigBuff/BUFFER_D_reg[177]_177[9]
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.045     0.835 r  SigBuff/DATA_out[9]_i_88/O
                         net (fo=1, routed)           0.000     0.835    SigBuff/DATA_out[9]_i_88_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I0_O)      0.071     0.906 r  SigBuff/DATA_out_reg[9]_i_40/O
                         net (fo=1, routed)           0.000     0.906    SigBuff/DATA_out_reg[9]_i_40_n_0
    SLICE_X9Y60          MUXF8 (Prop_muxf8_I0_O)      0.023     0.929 r  SigBuff/DATA_out_reg[9]_i_16/O
                         net (fo=1, routed)           0.113     1.042    SigBuff/DATA_out_reg[9]_i_16_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.112     1.154 r  SigBuff/DATA_out[9]_i_6/O
                         net (fo=1, routed)           0.000     1.154    SigBuff/DATA_out[9]_i_6_n_0
    SLICE_X7Y60          MUXF7 (Prop_muxf7_I0_O)      0.062     1.216 r  SigBuff/DATA_out_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     1.216    SigBuff/DATA_out_reg[9]_i_3_n_0
    SLICE_X7Y60          MUXF8 (Prop_muxf8_I1_O)      0.019     1.235 r  SigBuff/DATA_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.235    SigBuff/BUFFER_D[9]
    SLICE_X7Y60          FDRE                                         r  SigBuff/DATA_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.829     0.829    SigBuff/clk_out1
    SLICE_X7Y60          FDRE                                         r  SigBuff/DATA_out_reg[9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.228     1.057    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105     1.162    SigBuff/DATA_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[73][5]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.499ns (69.592%)  route 0.218ns (30.408%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.564     0.564    SigBuff/LRCK
    SLICE_X12Y93         FDRE                                         r  SigBuff/BUFFER_D_reg[73][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  SigBuff/BUFFER_D_reg[73][5]/Q
                         net (fo=2, routed)           0.061     0.789    SigBuff/BUFFER_D_reg[73]_73[5]
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.834 r  SigBuff/DATA_out[5]_i_86/O
                         net (fo=1, routed)           0.000     0.834    SigBuff/DATA_out[5]_i_86_n_0
    SLICE_X13Y93         MUXF7 (Prop_muxf7_I0_O)      0.062     0.896 r  SigBuff/DATA_out_reg[5]_i_39/O
                         net (fo=1, routed)           0.000     0.896    SigBuff/DATA_out_reg[5]_i_39_n_0
    SLICE_X13Y93         MUXF8 (Prop_muxf8_I1_O)      0.019     0.915 r  SigBuff/DATA_out_reg[5]_i_15/O
                         net (fo=1, routed)           0.157     1.072    SigBuff/DATA_out_reg[5]_i_15_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I5_O)        0.112     1.184 r  SigBuff/DATA_out[5]_i_5/O
                         net (fo=1, routed)           0.000     1.184    SigBuff/DATA_out[5]_i_5_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.075     1.259 r  SigBuff/DATA_out_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.259    SigBuff/DATA_out_reg[5]_i_2_n_0
    SLICE_X10Y95         MUXF8 (Prop_muxf8_I0_O)      0.022     1.281 r  SigBuff/DATA_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.281    SigBuff/BUFFER_D[5]
    SLICE_X10Y95         FDRE                                         r  SigBuff/DATA_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.831     0.831    SigBuff/clk_out1
    SLICE_X10Y95         FDRE                                         r  SigBuff/DATA_out_reg[5]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.228     1.059    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.134     1.193    SigBuff/DATA_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[243][12]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.476ns (69.216%)  route 0.212ns (30.784%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.576     0.576    SigBuff/LRCK
    SLICE_X3Y81          FDRE                                         r  SigBuff/BUFFER_D_reg[243][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.717 r  SigBuff/BUFFER_D_reg[243][12]/Q
                         net (fo=2, routed)           0.107     0.824    SigBuff/BUFFER_D_reg[243]_243[12]
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.045     0.869 r  SigBuff/DATA_out[12]_i_104/O
                         net (fo=1, routed)           0.000     0.869    SigBuff/DATA_out[12]_i_104_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I0_O)      0.071     0.940 r  SigBuff/DATA_out_reg[12]_i_48/O
                         net (fo=1, routed)           0.000     0.940    SigBuff/DATA_out_reg[12]_i_48_n_0
    SLICE_X2Y81          MUXF8 (Prop_muxf8_I0_O)      0.023     0.963 r  SigBuff/DATA_out_reg[12]_i_20/O
                         net (fo=1, routed)           0.104     1.067    SigBuff/DATA_out_reg[12]_i_20_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.112     1.179 r  SigBuff/DATA_out[12]_i_7/O
                         net (fo=1, routed)           0.000     1.179    SigBuff/DATA_out[12]_i_7_n_0
    SLICE_X5Y81          MUXF7 (Prop_muxf7_I1_O)      0.065     1.244 r  SigBuff/DATA_out_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     1.244    SigBuff/DATA_out_reg[12]_i_3_n_0
    SLICE_X5Y81          MUXF8 (Prop_muxf8_I1_O)      0.019     1.263 r  SigBuff/DATA_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.263    SigBuff/BUFFER_D[12]
    SLICE_X5Y81          FDRE                                         r  SigBuff/DATA_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.841     0.841    SigBuff/clk_out1
    SLICE_X5Y81          FDRE                                         r  SigBuff/DATA_out_reg[12]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.228     1.069    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.174    SigBuff/DATA_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[131][11]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.475ns (67.870%)  route 0.225ns (32.130%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.551     0.551    SigBuff/LRCK
    SLICE_X11Y74         FDRE                                         r  SigBuff/BUFFER_D_reg[131][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  SigBuff/BUFFER_D_reg[131][11]/Q
                         net (fo=2, routed)           0.064     0.756    SigBuff/BUFFER_D_reg[131]_131[11]
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.801 r  SigBuff/DATA_out[11]_i_100/O
                         net (fo=1, routed)           0.000     0.801    SigBuff/DATA_out[11]_i_100_n_0
    SLICE_X10Y74         MUXF7 (Prop_muxf7_I0_O)      0.073     0.874 r  SigBuff/DATA_out_reg[11]_i_46/O
                         net (fo=1, routed)           0.000     0.874    SigBuff/DATA_out_reg[11]_i_46_n_0
    SLICE_X10Y74         MUXF8 (Prop_muxf8_I0_O)      0.022     0.896 r  SigBuff/DATA_out_reg[11]_i_19/O
                         net (fo=1, routed)           0.161     1.057    SigBuff/DATA_out_reg[11]_i_19_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I5_O)        0.113     1.170 r  SigBuff/DATA_out[11]_i_6/O
                         net (fo=1, routed)           0.000     1.170    SigBuff/DATA_out[11]_i_6_n_0
    SLICE_X13Y75         MUXF7 (Prop_muxf7_I0_O)      0.062     1.232 r  SigBuff/DATA_out_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     1.232    SigBuff/DATA_out_reg[11]_i_3_n_0
    SLICE_X13Y75         MUXF8 (Prop_muxf8_I1_O)      0.019     1.251 r  SigBuff/DATA_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.251    SigBuff/BUFFER_D[11]
    SLICE_X13Y75         FDRE                                         r  SigBuff/DATA_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.815     0.815    SigBuff/clk_out1
    SLICE_X13Y75         FDRE                                         r  SigBuff/DATA_out_reg[11]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.228     1.043    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.105     1.148    SigBuff/DATA_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[228][15]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.480ns (68.029%)  route 0.226ns (31.971%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.561     0.561    SigBuff/LRCK
    SLICE_X29Y96         FDRE                                         r  SigBuff/BUFFER_D_reg[228][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SigBuff/BUFFER_D_reg[228][15]/Q
                         net (fo=2, routed)           0.066     0.768    SigBuff/BUFFER_D_reg[228]_228[15]
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.813 r  SigBuff/DATA_out[15]_i_109/O
                         net (fo=1, routed)           0.000     0.813    SigBuff/DATA_out[15]_i_109_n_0
    SLICE_X28Y96         MUXF7 (Prop_muxf7_I1_O)      0.075     0.888 r  SigBuff/DATA_out_reg[15]_i_50/O
                         net (fo=1, routed)           0.000     0.888    SigBuff/DATA_out_reg[15]_i_50_n_0
    SLICE_X28Y96         MUXF8 (Prop_muxf8_I0_O)      0.022     0.910 r  SigBuff/DATA_out_reg[15]_i_21/O
                         net (fo=1, routed)           0.159     1.069    SigBuff/DATA_out_reg[15]_i_21_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.113     1.182 r  SigBuff/DATA_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.182    SigBuff/DATA_out[15]_i_7_n_0
    SLICE_X31Y94         MUXF7 (Prop_muxf7_I1_O)      0.065     1.247 r  SigBuff/DATA_out_reg[15]_i_3/O
                         net (fo=1, routed)           0.000     1.247    SigBuff/DATA_out_reg[15]_i_3_n_0
    SLICE_X31Y94         MUXF8 (Prop_muxf8_I1_O)      0.019     1.266 r  SigBuff/DATA_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.266    SigBuff/BUFFER_D[15]
    SLICE_X31Y94         FDRE                                         r  SigBuff/DATA_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.828     0.828    SigBuff/clk_out1
    SLICE_X31Y94         FDRE                                         r  SigBuff/DATA_out_reg[15]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.228     1.056    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.105     1.161    SigBuff/DATA_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[253][7]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.465ns (63.033%)  route 0.273ns (36.967%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.589     0.589    SigBuff/LRCK
    SLICE_X40Y90         FDRE                                         r  SigBuff/BUFFER_D_reg[253][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  SigBuff/BUFFER_D_reg[253][7]/Q
                         net (fo=2, routed)           0.098     0.828    SigBuff/BUFFER_D_reg[253]_253[7]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  SigBuff/DATA_out[7]_i_107/O
                         net (fo=1, routed)           0.000     0.873    SigBuff/DATA_out[7]_i_107_n_0
    SLICE_X41Y90         MUXF7 (Prop_muxf7_I1_O)      0.065     0.938 r  SigBuff/DATA_out_reg[7]_i_49/O
                         net (fo=1, routed)           0.000     0.938    SigBuff/DATA_out_reg[7]_i_49_n_0
    SLICE_X41Y90         MUXF8 (Prop_muxf8_I1_O)      0.019     0.957 r  SigBuff/DATA_out_reg[7]_i_20/O
                         net (fo=1, routed)           0.175     1.131    SigBuff/DATA_out_reg[7]_i_20_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.112     1.243 r  SigBuff/DATA_out[7]_i_7/O
                         net (fo=1, routed)           0.000     1.243    SigBuff/DATA_out[7]_i_7_n_0
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.064     1.307 r  SigBuff/DATA_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     1.307    SigBuff/DATA_out_reg[7]_i_3_n_0
    SLICE_X38Y92         MUXF8 (Prop_muxf8_I1_O)      0.019     1.326 r  SigBuff/DATA_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.326    SigBuff/BUFFER_D[7]
    SLICE_X38Y92         FDRE                                         r  SigBuff/DATA_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.855     0.855    SigBuff/clk_out1
    SLICE_X38Y92         FDRE                                         r  SigBuff/DATA_out_reg[7]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.228     1.083    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.134     1.217    SigBuff/DATA_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[178][6]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.475ns (64.236%)  route 0.264ns (35.764%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.561     0.561    SigBuff/LRCK
    SLICE_X17Y95         FDRE                                         r  SigBuff/BUFFER_D_reg[178][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SigBuff/BUFFER_D_reg[178][6]/Q
                         net (fo=2, routed)           0.064     0.766    SigBuff/BUFFER_D_reg[178]_178[6]
    SLICE_X16Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.811 r  SigBuff/DATA_out[6]_i_88/O
                         net (fo=1, routed)           0.000     0.811    SigBuff/DATA_out[6]_i_88_n_0
    SLICE_X16Y95         MUXF7 (Prop_muxf7_I0_O)      0.073     0.884 r  SigBuff/DATA_out_reg[6]_i_40/O
                         net (fo=1, routed)           0.000     0.884    SigBuff/DATA_out_reg[6]_i_40_n_0
    SLICE_X16Y95         MUXF8 (Prop_muxf8_I0_O)      0.022     0.906 r  SigBuff/DATA_out_reg[6]_i_16/O
                         net (fo=1, routed)           0.200     1.106    SigBuff/DATA_out_reg[6]_i_16_n_0
    SLICE_X20Y95         LUT6 (Prop_lut6_I0_O)        0.113     1.219 r  SigBuff/DATA_out[6]_i_6/O
                         net (fo=1, routed)           0.000     1.219    SigBuff/DATA_out[6]_i_6_n_0
    SLICE_X20Y95         MUXF7 (Prop_muxf7_I0_O)      0.062     1.281 r  SigBuff/DATA_out_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     1.281    SigBuff/DATA_out_reg[6]_i_3_n_0
    SLICE_X20Y95         MUXF8 (Prop_muxf8_I1_O)      0.019     1.300 r  SigBuff/DATA_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.300    SigBuff/BUFFER_D[6]
    SLICE_X20Y95         FDRE                                         r  SigBuff/DATA_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.827     0.827    SigBuff/clk_out1
    SLICE_X20Y95         FDRE                                         r  SigBuff/DATA_out_reg[6]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.228     1.055    
    SLICE_X20Y95         FDRE (Hold_fdre_C_D)         0.134     1.189    SigBuff/DATA_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[28][0]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.477ns (63.605%)  route 0.273ns (36.395%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.562     0.562    SigBuff/LRCK
    SLICE_X15Y52         FDRE                                         r  SigBuff/BUFFER_D_reg[28][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  SigBuff/BUFFER_D_reg[28][0]/Q
                         net (fo=2, routed)           0.117     0.820    SigBuff/BUFFER_D_reg[28]_28[0]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.865 r  SigBuff/DATA_out[0]_i_67/O
                         net (fo=1, routed)           0.000     0.865    SigBuff/DATA_out[0]_i_67_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I1_O)      0.065     0.930 r  SigBuff/DATA_out_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     0.930    SigBuff/DATA_out_reg[0]_i_29_n_0
    SLICE_X15Y51         MUXF8 (Prop_muxf8_I1_O)      0.019     0.949 r  SigBuff/DATA_out_reg[0]_i_10/O
                         net (fo=1, routed)           0.156     1.105    SigBuff/DATA_out_reg[0]_i_10_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I3_O)        0.112     1.217 r  SigBuff/DATA_out[0]_i_4/O
                         net (fo=1, routed)           0.000     1.217    SigBuff/DATA_out[0]_i_4_n_0
    SLICE_X12Y51         MUXF7 (Prop_muxf7_I0_O)      0.073     1.290 r  SigBuff/DATA_out_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.290    SigBuff/DATA_out_reg[0]_i_2_n_0
    SLICE_X12Y51         MUXF8 (Prop_muxf8_I0_O)      0.022     1.312 r  SigBuff/DATA_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    SigBuff/BUFFER_D[0]
    SLICE_X12Y51         FDRE                                         r  SigBuff/DATA_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.832     0.832    SigBuff/clk_out1
    SLICE_X12Y51         FDRE                                         r  SigBuff/DATA_out_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.228     1.060    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.134     1.194    SigBuff/DATA_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[175][4]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.486ns (68.080%)  route 0.228ns (31.920%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.559     0.559    SigBuff/LRCK
    SLICE_X12Y83         FDRE                                         r  SigBuff/BUFFER_D_reg[175][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  SigBuff/BUFFER_D_reg[175][4]/Q
                         net (fo=2, routed)           0.062     0.785    SigBuff/BUFFER_D_reg[175]_175[4]
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.830 r  SigBuff/DATA_out[4]_i_95/O
                         net (fo=1, routed)           0.000     0.830    SigBuff/DATA_out[4]_i_95_n_0
    SLICE_X13Y83         MUXF7 (Prop_muxf7_I1_O)      0.065     0.895 r  SigBuff/DATA_out_reg[4]_i_43/O
                         net (fo=1, routed)           0.000     0.895    SigBuff/DATA_out_reg[4]_i_43_n_0
    SLICE_X13Y83         MUXF8 (Prop_muxf8_I1_O)      0.019     0.914 r  SigBuff/DATA_out_reg[4]_i_17/O
                         net (fo=1, routed)           0.166     1.080    SigBuff/DATA_out_reg[4]_i_17_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I1_O)        0.112     1.192 r  SigBuff/DATA_out[4]_i_6/O
                         net (fo=1, routed)           0.000     1.192    SigBuff/DATA_out[4]_i_6_n_0
    SLICE_X14Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.254 r  SigBuff/DATA_out_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.254    SigBuff/DATA_out_reg[4]_i_3_n_0
    SLICE_X14Y82         MUXF8 (Prop_muxf8_I1_O)      0.019     1.273 r  SigBuff/DATA_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.273    SigBuff/BUFFER_D[4]
    SLICE_X14Y82         FDRE                                         r  SigBuff/DATA_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.820     0.820    SigBuff/clk_out1
    SLICE_X14Y82         FDRE                                         r  SigBuff/DATA_out_reg[4]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.228     1.048    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.105     1.153    SigBuff/DATA_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[185][10]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.461ns (61.043%)  route 0.294ns (38.957%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6198, routed)        0.551     0.551    SigBuff/LRCK
    SLICE_X7Y74          FDRE                                         r  SigBuff/BUFFER_D_reg[185][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.692 r  SigBuff/BUFFER_D_reg[185][10]/Q
                         net (fo=2, routed)           0.065     0.757    SigBuff/BUFFER_D_reg[185]_185[10]
    SLICE_X6Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.802 r  SigBuff/DATA_out[10]_i_90/O
                         net (fo=1, routed)           0.000     0.802    SigBuff/DATA_out[10]_i_90_n_0
    SLICE_X6Y74          MUXF7 (Prop_muxf7_I0_O)      0.062     0.864 r  SigBuff/DATA_out_reg[10]_i_41/O
                         net (fo=1, routed)           0.000     0.864    SigBuff/DATA_out_reg[10]_i_41_n_0
    SLICE_X6Y74          MUXF8 (Prop_muxf8_I1_O)      0.019     0.883 r  SigBuff/DATA_out_reg[10]_i_16/O
                         net (fo=1, routed)           0.229     1.112    SigBuff/DATA_out_reg[10]_i_16_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.113     1.225 r  SigBuff/DATA_out[10]_i_6/O
                         net (fo=1, routed)           0.000     1.225    SigBuff/DATA_out[10]_i_6_n_0
    SLICE_X6Y71          MUXF7 (Prop_muxf7_I0_O)      0.062     1.287 r  SigBuff/DATA_out_reg[10]_i_3/O
                         net (fo=1, routed)           0.000     1.287    SigBuff/DATA_out_reg[10]_i_3_n_0
    SLICE_X6Y71          MUXF8 (Prop_muxf8_I1_O)      0.019     1.306 r  SigBuff/DATA_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.306    SigBuff/BUFFER_D[10]
    SLICE_X6Y71          FDRE                                         r  SigBuff/DATA_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.819     0.819    SigBuff/clk_out1
    SLICE_X6Y71          FDRE                                         r  SigBuff/DATA_out_reg[10]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.228     1.047    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.134     1.181    SigBuff/DATA_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MCK
  To Clock:  BCK

Setup :          775  Failing Endpoints,  Worst Slack       -4.666ns,  Total Violation    -2536.716ns
Hold  :            0  Failing Endpoints,  Worst Slack       40.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.666ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[12]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.926ns  (logic 0.642ns (16.353%)  route 3.284ns (83.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 164.258 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.668   166.599    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.124   166.723 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__6/O
                         net (fo=2, routed)           1.616   168.339    PCM_TX/inst/FIFO_H/Data_Out_reg[12]_P_0
    SLICE_X9Y55          FDPE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.497   164.258    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X9Y55          FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[12]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.258    
                         clock uncertainty           -0.228   164.029    
    SLICE_X9Y55          FDPE (Recov_fdpe_C_PRE)     -0.356   163.673    PCM_TX/inst/FIFO_H/Data_Out_reg[12]_P
  -------------------------------------------------------------------
                         required time                        163.673    
                         arrival time                        -168.339    
  -------------------------------------------------------------------
                         slack                                 -4.666    

Slack (VIOLATED) :        -4.401ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[43]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.660ns  (logic 0.642ns (17.539%)  route 3.018ns (82.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.661   166.592    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X25Y58         LUT3 (Prop_lut3_I1_O)        0.124   166.716 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1__2/O
                         net (fo=2, routed)           1.357   168.073    PCM_TX/inst/FIFO_D/Data_Out_reg[43]_P_0
    SLICE_X26Y37         FDPE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[43]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.495   164.256    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X26Y37         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[43]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.228   164.028    
    SLICE_X26Y37         FDPE (Recov_fdpe_C_PRE)     -0.356   163.672    PCM_TX/inst/FIFO_D/Data_Out_reg[43]_P
  -------------------------------------------------------------------
                         required time                        163.672    
                         arrival time                        -168.073    
  -------------------------------------------------------------------
                         slack                                 -4.401    

Slack (VIOLATED) :        -4.162ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[31]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.369ns  (logic 0.642ns (19.053%)  route 2.727ns (80.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 164.251 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.746   166.677    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X39Y46         LUT3 (Prop_lut3_I1_O)        0.124   166.801 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__6/O
                         net (fo=2, routed)           0.981   167.782    PCM_TX/inst/FIFO_H/Data_Out_reg[31]_C_0
    SLICE_X33Y56         FDCE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.490   164.251    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X33Y56         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[31]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.251    
                         clock uncertainty           -0.228   164.022    
    SLICE_X33Y56         FDCE (Recov_fdce_C_CLR)     -0.402   163.620    PCM_TX/inst/FIFO_H/Data_Out_reg[31]_C
  -------------------------------------------------------------------
                         required time                        163.620    
                         arrival time                        -167.782    
  -------------------------------------------------------------------
                         slack                                 -4.162    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.376ns  (logic 0.642ns (19.017%)  route 2.734ns (80.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 164.238 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.548   166.479    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X35Y80         LUT3 (Prop_lut3_I1_O)        0.124   166.603 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2/O
                         net (fo=2, routed)           1.186   167.789    PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C_0
    SLICE_X24Y67         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.477   164.238    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X24Y67         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.238    
                         clock uncertainty           -0.228   164.009    
    SLICE_X24Y67         FDCE (Recov_fdce_C_CLR)     -0.356   163.653    PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C
  -------------------------------------------------------------------
                         required time                        163.653    
                         arrival time                        -167.789    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.127ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.325ns  (logic 0.642ns (19.310%)  route 2.683ns (80.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 164.241 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.569   166.500    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X24Y82         LUT3 (Prop_lut3_I1_O)        0.124   166.624 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2__0/O
                         net (fo=2, routed)           1.113   167.738    PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C_0
    SLICE_X15Y70         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.480   164.241    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X15Y70         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.241    
                         clock uncertainty           -0.228   164.012    
    SLICE_X15Y70         FDCE (Recov_fdce_C_CLR)     -0.402   163.610    PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C
  -------------------------------------------------------------------
                         required time                        163.610    
                         arrival time                        -167.738    
  -------------------------------------------------------------------
                         slack                                 -4.127    

Slack (VIOLATED) :        -4.024ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.236ns  (logic 0.642ns (19.840%)  route 2.594ns (80.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.654   166.585    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X25Y44         LUT3 (Prop_lut3_I1_O)        0.124   166.709 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2/O
                         net (fo=2, routed)           0.940   167.649    PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_0
    SLICE_X27Y35         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.494   164.255    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y35         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.228   164.027    
    SLICE_X27Y35         FDCE (Recov_fdce_C_CLR)     -0.402   163.625    PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C
  -------------------------------------------------------------------
                         required time                        163.625    
                         arrival time                        -167.649    
  -------------------------------------------------------------------
                         slack                                 -4.024    

Slack (VIOLATED) :        -4.024ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[59]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.342ns  (logic 0.642ns (19.211%)  route 2.700ns (80.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 164.316 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.670   166.601    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.124   166.725 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__5/O
                         net (fo=2, routed)           1.029   167.755    PCM_TX/inst/FIFO_G/Data_Out_reg[59]_P_0
    SLICE_X36Y68         FDPE                                         f  PCM_TX/inst/FIFO_G/Data_Out_reg[59]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.555   164.316    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X36Y68         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[59]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.316    
                         clock uncertainty           -0.228   164.087    
    SLICE_X36Y68         FDPE (Recov_fdpe_C_PRE)     -0.356   163.731    PCM_TX/inst/FIFO_G/Data_Out_reg[59]_P
  -------------------------------------------------------------------
                         required time                        163.731    
                         arrival time                        -167.755    
  -------------------------------------------------------------------
                         slack                                 -4.024    

Slack (VIOLATED) :        -4.020ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.229ns  (logic 0.642ns (19.880%)  route 2.587ns (80.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 164.252 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.716   166.647    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X26Y39         LUT3 (Prop_lut3_I1_O)        0.124   166.771 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2__0/O
                         net (fo=2, routed)           0.871   167.642    PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C_0
    SLICE_X22Y37         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.491   164.252    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y37         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.252    
                         clock uncertainty           -0.228   164.024    
    SLICE_X22Y37         FDCE (Recov_fdce_C_CLR)     -0.402   163.622    PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C
  -------------------------------------------------------------------
                         required time                        163.622    
                         arrival time                        -167.642    
  -------------------------------------------------------------------
                         slack                                 -4.020    

Slack (VIOLATED) :        -4.015ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.224ns  (logic 0.642ns (19.915%)  route 2.582ns (80.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 164.252 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.235   166.166    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.124   166.290 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           1.346   167.637    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_0
    SLICE_X23Y37         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.491   164.252    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X23Y37         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.252    
                         clock uncertainty           -0.228   164.024    
    SLICE_X23Y37         FDCE (Recov_fdce_C_CLR)     -0.402   163.622    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
  -------------------------------------------------------------------
                         required time                        163.622    
                         arrival time                        -167.637    
  -------------------------------------------------------------------
                         slack                                 -4.015    

Slack (VIOLATED) :        -3.993ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.253ns  (logic 0.642ns (19.733%)  route 2.611ns (80.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 164.257 - 162.761 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 164.413 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         1.653   164.413    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y65         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518   164.931 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.585   166.516    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X23Y50         LUT3 (Prop_lut3_I1_O)        0.124   166.640 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__1/O
                         net (fo=2, routed)           1.027   167.666    PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P_0
    SLICE_X27Y38         FDPE                                         f  PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         1.496   164.257    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X27Y38         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.257    
                         clock uncertainty           -0.228   164.029    
    SLICE_X27Y38         FDPE (Recov_fdpe_C_PRE)     -0.356   163.673    PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P
  -------------------------------------------------------------------
                         required time                        163.673    
                         arrival time                        -167.666    
  -------------------------------------------------------------------
                         slack                                 -3.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.471ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][16]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.573%)  route 0.280ns (59.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.553 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X31Y67         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.146 80607.578 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[4][16]/Q
                         net (fo=2, routed)           0.152 80607.734    PCM_TX/inst/Clock_Divider/Tx_C_R[16]
    SLICE_X30Y67         LUT3 (Prop_lut3_I2_O)        0.045 80607.781 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__1/O
                         net (fo=2, routed)           0.127 80607.906    PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P_0
    SLICE_X30Y68         FDPE                                         f  PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.821 80567.273    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X30Y68         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X30Y68         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.430    PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P
  -------------------------------------------------------------------
                         required time                      -80567.438    
                         arrival time                       80607.906    
  -------------------------------------------------------------------
                         slack                                 40.471    

Slack (MET) :             40.488ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][12]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[20]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.468ns  (logic 0.212ns (45.316%)  route 0.256ns (54.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 80607.422 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.549 80607.422    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X20Y68         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.167 80607.586 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[10][12]/Q
                         net (fo=2, routed)           0.062 80607.648    PCM_TX/inst/Clock_Divider/Tx_F_R[12]
    SLICE_X21Y68         LUT3 (Prop_lut3_I2_O)        0.045 80607.695 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1__4/O
                         net (fo=2, routed)           0.194 80607.891    PCM_TX/inst/FIFO_F/Data_Out_reg[20]_P_0
    SLICE_X21Y70         FDPE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.818 80567.273    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X21Y70         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[20]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X21Y70         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.414    PCM_TX/inst/FIFO_F/Data_Out_reg[20]_P
  -------------------------------------------------------------------
                         required time                      -80567.406    
                         arrival time                       80607.898    
  -------------------------------------------------------------------
                         slack                                 40.488    

Slack (MET) :             40.540ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][7]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[15]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.542ns  (logic 0.191ns (35.241%)  route 0.351ns (64.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.556 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X18Y62         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_fdre_C_Q)         0.146 80607.578 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[14][7]/Q
                         net (fo=2, routed)           0.237 80607.812    PCM_TX/inst/Clock_Divider/Tx_H_R[7]
    SLICE_X18Y62         LUT3 (Prop_lut3_I2_O)        0.045 80607.859 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__6/O
                         net (fo=2, routed)           0.114 80607.977    PCM_TX/inst/FIFO_H/Data_Out_reg[15]_P_0
    SLICE_X16Y62         FDPE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.826 80567.281    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X16Y62         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[15]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X16Y62         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.438    PCM_TX/inst/FIFO_H/Data_Out_reg[15]_P
  -------------------------------------------------------------------
                         required time                      -80567.438    
                         arrival time                       80607.977    
  -------------------------------------------------------------------
                         slack                                 40.540    

Slack (MET) :             40.551ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][16]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.532ns  (logic 0.191ns (35.928%)  route 0.341ns (64.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.554 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X26Y66         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.146 80607.578 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[11][16]/Q
                         net (fo=2, routed)           0.212 80607.789    PCM_TX/inst/Clock_Divider/Tx_F_L[16]
    SLICE_X26Y66         LUT3 (Prop_lut3_I2_O)        0.045 80607.836 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1__4/O
                         net (fo=2, routed)           0.128 80607.961    PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P_0
    SLICE_X27Y65         FDPE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.824 80567.273    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X27Y65         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X27Y65         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.414    PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P
  -------------------------------------------------------------------
                         required time                      -80567.414    
                         arrival time                       80607.969    
  -------------------------------------------------------------------
                         slack                                 40.551    

Slack (MET) :             40.565ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][6]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.570ns  (logic 0.212ns (37.224%)  route 0.358ns (62.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.556 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X6Y67          FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.167 80607.594 r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[3][6]/Q
                         net (fo=2, routed)           0.226 80607.820    PCM_TX/inst/Clock_Divider/Tx_B_L[6]
    SLICE_X11Y67         LUT3 (Prop_lut3_I2_O)        0.045 80607.867 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2__0/O
                         net (fo=2, routed)           0.131 80608.000    PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C_0
    SLICE_X10Y67         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.825 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X10Y67         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X10Y67         FDCE (Remov_fdce_C_CLR)     -0.063 80567.445    PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80608.008    
  -------------------------------------------------------------------
                         slack                                 40.565    

Slack (MET) :             40.565ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][21]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.571ns  (logic 0.191ns (33.455%)  route 0.380ns (66.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.556 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X31Y62         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.146 80607.578 r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][21]/Q
                         net (fo=2, routed)           0.164 80607.742    PCM_TX/inst/Clock_Divider/Tx_B_R[21]
    SLICE_X30Y62         LUT3 (Prop_lut3_I2_O)        0.045 80607.789 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__0/O
                         net (fo=2, routed)           0.216 80608.008    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C_0
    SLICE_X30Y62         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.826 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X30Y62         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X30Y62         FDCE (Remov_fdce_C_CLR)     -0.063 80567.445    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80608.008    
  -------------------------------------------------------------------
                         slack                                 40.565    

Slack (MET) :             40.566ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[13]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.323%)  route 0.315ns (57.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.552 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X22Y65         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.133 80607.562 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[2][5]/Q
                         net (fo=2, routed)           0.123 80607.688    PCM_TX/inst/Clock_Divider/Tx_B_R[5]
    SLICE_X22Y65         LUT3 (Prop_lut3_I2_O)        0.098 80607.789 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0/O
                         net (fo=2, routed)           0.192 80607.984    PCM_TX/inst/FIFO_B/Data_Out_reg[13]_P_0
    SLICE_X23Y65         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.821 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X23Y65         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[13]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.228 80567.500    
    SLICE_X23Y65         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.414    PCM_TX/inst/FIFO_B/Data_Out_reg[13]_P
  -------------------------------------------------------------------
                         required time                      -80567.414    
                         arrival time                       80607.977    
  -------------------------------------------------------------------
                         slack                                 40.566    

Slack (MET) :             40.576ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][18]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.399%)  route 0.364ns (65.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 80607.461 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.584 80607.461    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X41Y63         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.146 80607.609 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[5][18]/Q
                         net (fo=2, routed)           0.235 80607.844    PCM_TX/inst/Clock_Divider/Tx_C_L[18]
    SLICE_X38Y64         LUT3 (Prop_lut3_I2_O)        0.045 80607.891 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1__1/O
                         net (fo=2, routed)           0.130 80608.023    PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P_0
    SLICE_X39Y63         FDPE                                         f  PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.853 80567.305    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X39Y63         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.228 80567.531    
    SLICE_X39Y63         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.445    PCM_TX/inst/FIFO_C/Data_Out_reg[58]_P
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80608.023    
  -------------------------------------------------------------------
                         slack                                 40.576    

Slack (MET) :             40.585ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][5]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[45]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.570ns  (logic 0.191ns (33.532%)  route 0.379ns (66.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.553 80607.430    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X23Y62         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.146 80607.578 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[13][5]/Q
                         net (fo=2, routed)           0.194 80607.773    PCM_TX/inst/Clock_Divider/Tx_G_L[5]
    SLICE_X21Y63         LUT3 (Prop_lut3_I2_O)        0.045 80607.820 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1__5/O
                         net (fo=2, routed)           0.184 80608.008    PCM_TX/inst/FIFO_G/Data_Out_reg[45]_P_0
    SLICE_X21Y61         FDPE                                         f  PCM_TX/inst/FIFO_G/Data_Out_reg[45]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.827 80567.281    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X21Y61         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[45]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X21Y61         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.422    PCM_TX/inst/FIFO_G/Data_Out_reg[45]_P
  -------------------------------------------------------------------
                         required time                      -80567.422    
                         arrival time                       80608.008    
  -------------------------------------------------------------------
                         slack                                 40.585    

Slack (MET) :             40.587ns  (arrival time - required time)
  Source:                 nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][0]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.585ns  (logic 0.191ns (32.665%)  route 0.394ns (67.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 80607.438 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFG                         0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=555, routed)         0.565 80607.438    nolabel_line157/Parallel_RAM/clk_out1
    SLICE_X31Y45         FDRE                                         r  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.146 80607.586 f  nolabel_line157/Parallel_RAM/DATA_Buff_reg[9][0]/Q
                         net (fo=2, routed)           0.206 80607.789    PCM_TX/inst/Clock_Divider/Tx_E_L[0]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.045 80607.836 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1__3/O
                         net (fo=2, routed)           0.187 80608.023    PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P_0
    SLICE_X28Y45         FDPE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=853, routed)         0.831 80567.281    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X28Y45         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.228 80567.508    
    SLICE_X28Y45         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.438    PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80608.031    
  -------------------------------------------------------------------
                         slack                                 40.587    





