✅ Day 2 — Sequential Logic & Memory Circuits

D Flip-Flop Design

Clocked Always Block (posedge clk)

Non-blocking Assignment (<=)

D Flip-Flop with Reset

Multi-bit Register (4-bit Register)

Toggle Flip-Flop

Clock Generation in Testbench
