
Verilog-AMS
-----------

Verilog-A is a subset of Verilog-AMS. That's why there are only a few Verilog-A examples and then jump right into verilog-AMS.

With every module we always have to include the constants.vams and diciplines.vams.



Sources :
[VerilogAMS](https://verilogams.com/index.html)
[Manual](https://help.simetrix.co.uk/8.0/simetrix/mergedProjects/verilog_a_reference/topics/veriloga_writingverilog_acode_aresistor.htm)
