#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar  5 02:09:44 2023
# Process ID: 5544
# Current directory: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14400 C:\Users\ZhouLin\Desktop\Sound_source_localization\zynq_proj\project_1.xpr
# Log file: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/vivado.log
# Journal file: C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 955.289 ; gain = 280.453
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:user:axi_lite_ctrl:1.0 - axi_lite_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:mic2bram:1.0 - mic2bram_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /mic2bram_0/mic_sck(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mic2bram_0/mic_ck(undef) and /mic_sck(clk)
Successfully read diagram <design_1> from BD file <C:/Users/ZhouLin/Desktop/Sound_source_localization/zynq_proj/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.621 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 05:18:25 2023...
