0.6
2018.2
Jun 14 2018
20:41:02
F:/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/project_2/project_2.srcs/sim_1/new/testbench.v,1531381201,verilog,,,,testbench,,,,,,,,
F:/project_2/project_2.srcs/sources_1/new/mips.v,1531386295,verilog,,F:/project_2/project_2.srcs/sim_1/new/testbench.v,,PC;alu;button;controller;datapath;exmemory;flop;flopen;flopenr;key_fangdou;leftshift2;mips;mux2;mux4;ram;regfile;rom;signextend;top;zerodetect,,,,,,,,
