$date
	Sun Oct 23 00:40:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#729714
b1011 &
b1011 %
1$
b1011 !
1"
#729715
0"
#729718
b100010 &
b100010 %
#729722
b10001 &
b10001 %
#729726
b110100 &
b110100 %
#729730
b11010 &
b11010 %
#729734
b1101 &
b1101 %
#729738
b101000 &
b101000 %
#729742
b10100 &
b10100 %
#729746
b1010 &
b1010 %
#729750
b101 &
b101 %
#729754
b10000 &
b10000 %
#729758
b1000 &
b1000 %
#729762
b100 &
b100 %
#729766
b10 &
b10 %
#729770
b1 &
b1 %
1#
#729774
b0 &
0#
b0 %
0$
#1697490
b10101 &
b10101 %
1$
b10101 !
1"
#1697491
0"
#1697494
b1000000 &
b1000000 %
#1697498
b100000 &
b100000 %
#1697502
b10000 &
b10000 %
#1697506
b1000 &
b1000 %
#1697510
b100 &
b100 %
#1697514
b10 &
b10 %
#1697518
b1 &
1#
b1 %
#1697522
b0 &
b0 %
0#
0$
#2759194
b10000 &
b10000 %
1$
b10000 !
1"
#2759195
0"
#2759198
b1000 &
b1000 %
#2759202
b100 &
b100 %
#2759206
b10 &
b10 %
#2759210
b1 &
b1 %
1#
#2759214
b0 &
0#
b0 %
0$
#4500012
