Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 14 00:32:45 2022
| Host         : Muhammads running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           38 |
| No           | No                    | Yes                    |             153 |          100 |
| No           | Yes                   | No                     |              55 |           14 |
| Yes          | No                    | No                     |             627 |          465 |
| Yes          | No                    | Yes                    |              10 |            6 |
| Yes          | Yes                   | No                     |             766 |          430 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------+-------------------------------+------------------+----------------+--------------+
|     Clock Signal     |          Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------+-------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | XLXI_7/drdy_out                |                               |                1 |              1 |         1.00 |
|  clk_d2              | game/pg/timer_check[3]_i_1_n_0 |                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | game/pg/b2b1/E[0]              |                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | game/pg/b2b1/num1_reg[3]_1[0]  |                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | game/pg/b2b1/num0_reg[3]_1[0]  |                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | game/pg/b2b2/E[0]              |                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | game/pg/b2b2/num0_reg[3]_1[0]  |                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | game/pg/b2b2/num1_reg[3]_1[0]  |                               |                1 |              4 |         4.00 |
|  clk_d2              |                                |                               |                6 |              6 |         1.00 |
|  clk_d2              | game/pg/sl/Flop2/E[0]          |                               |                2 |              6 |         3.00 |
|  game/pg/b2b/E[0]    |                                |                               |                7 |              7 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | XLXI_7/drdy_out                | LED[15]_i_1_n_0               |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | XLXI_7/drdy_out                | LED[7]_i_1_n_0                |                3 |              7 |         2.33 |
|  clk_d2              | game/pg/gr0_2_on[1]_i_2_n_0    | game/pg/sq1_x_next[8]_i_1_n_0 |                5 |              8 |         1.60 |
|  clk_d2              | game/pg/timer_count[9]_i_1_n_0 | game/pg/gr0_2_on[1]_i_1_n_0   |                4 |             10 |         2.50 |
|  w_p_tick            |                                | r1_IBUF                       |                9 |             10 |         1.11 |
|  w_p_tick            | game/vc/v_count_next_1         | r1_IBUF                       |                6 |             10 |         1.67 |
|  clk_d2              | game/pg/gr0_2_on[1]_i_2_n_0    | game/pg/sq1_x_next[9]_i_1_n_0 |                9 |             12 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | game/pg/sl/Flop2/bonus_reg[0]  | game/vc/SR[0]                 |                5 |             12 |         2.40 |
|  CLK100MHZ_IBUF_BUFG | w_p_tick                       |                               |               10 |             12 |         1.20 |
|  CLK100MHZ_IBUF_BUFG |                                | enab_IBUF                     |                6 |             19 |         3.17 |
|  CLK100MHZ_IBUF_BUFG |                                | game/cd2/clk_d                |                6 |             23 |         3.83 |
|  CLK100MHZ_IBUF_BUFG |                                | delay[32]_i_1_n_0             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                |                               |               25 |             69 |         2.76 |
|  CLK100MHZ_IBUF_BUFG |                                | r1_IBUF                       |               85 |            124 |         1.46 |
|  clk_d2              | game/pg/gr0_2_on[1]_i_2_n_0    |                               |              444 |            580 |         1.31 |
|  clk_d2              | game/pg/gr0_2_on[1]_i_2_n_0    | game/pg/gr0_2_on[1]_i_1_n_0   |              402 |            710 |         1.77 |
+----------------------+--------------------------------+-------------------------------+------------------+----------------+--------------+


