// Seed: 2423254178
`timescale 1ps / 1 ps
module module_0;
  reg id_1 = 1;
  supply0 id_2;
  always @(1) begin
    #1;
    id_0 <= 1;
    id_0 = 1 - ~id_2[1];
    if (id_0) id_1 <= 1;
    else begin
      id_1 = id_0;
      if (1) begin
        id_0 <= 1;
        id_2[1'd0] <= id_0;
      end else begin
        id_0 <= id_1;
      end
    end
  end
endmodule
