

================================================================
== Vivado HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Tue Aug  1 06:40:05 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  396463179|  396463179| 3.965 sec | 3.965 sec |  396463179|  396463179|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                 |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       9240|       9240|       770|          -|          -|    12|    no    |
        | + Loop 1.1      |        768|        768|         1|          -|          -|   768|    no    |
        |- l_gemm_i16     |  396380184|  396380184|  33031682|          -|          -|    12|    no    |
        | + l_j15         |   33031680|   33031680|     43010|          -|          -|   768|    no    |
        |  ++ l_S_k_0_k4  |      43008|      43008|        14|          -|          -|  3072|    no    |
        |- l_bias_i17     |      73752|      73752|      6146|          -|          -|    12|    no    |
        | + l_j16         |       6144|       6144|         8|          -|          -|   768|    no    |
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 20 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 6 
20 --> 21 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:311]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%v175_0 = phi i4 [ 0, %0 ], [ %v175, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'v175_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln311 = icmp eq i4 %v175_0, -4" [kernel.cpp:311]   --->   Operation 31 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%v175 = add i4 %v175_0, 1" [kernel.cpp:311]   --->   Operation 33 'add' 'v175' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln311, label %.preheader1.preheader, label %.preheader2.preheader" [kernel.cpp:311]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v175_0, i10 0)" [kernel.cpp:313]   --->   Operation 35 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i14 %tmp_34 to i15" [kernel.cpp:313]   --->   Operation 36 'zext' 'zext_ln313' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_35 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v175_0, i8 0)" [kernel.cpp:313]   --->   Operation 37 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i12 %tmp_35 to i15" [kernel.cpp:313]   --->   Operation 38 'zext' 'zext_ln313_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.81ns)   --->   "%sub_ln313 = sub i15 %zext_ln313, %zext_ln313_1" [kernel.cpp:313]   --->   Operation 39 'sub' 'sub_ln313' <Predicate = (!icmp_ln311)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:312]   --->   Operation 40 'br' <Predicate = (!icmp_ln311)> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:316]   --->   Operation 41 'br' <Predicate = (icmp_ln311)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%v176_0 = phi i10 [ %v176, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 42 'phi' 'v176_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.77ns)   --->   "%icmp_ln312 = icmp eq i10 %v176_0, -256" [kernel.cpp:312]   --->   Operation 43 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_356 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 44 'speclooptripcount' 'empty_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%v176 = add i10 %v176_0, 1" [kernel.cpp:312]   --->   Operation 45 'add' 'v176' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln312, label %.loopexit.loopexit, label %1" [kernel.cpp:312]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln313_2 = zext i10 %v176_0 to i15" [kernel.cpp:313]   --->   Operation 47 'zext' 'zext_ln313_2' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.94ns)   --->   "%add_ln313 = add i15 %sub_ln313, %zext_ln313_2" [kernel.cpp:313]   --->   Operation 48 'add' 'add_ln313' <Predicate = (!icmp_ln312)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln313 = sext i15 %add_ln313 to i64" [kernel.cpp:313]   --->   Operation 49 'sext' 'sext_ln313' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%v174_addr = getelementptr [9216 x float]* %v174, i64 0, i64 %sext_ln313" [kernel.cpp:313]   --->   Operation 50 'getelementptr' 'v174_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v174_addr, align 4" [kernel.cpp:313]   --->   Operation 51 'store' <Predicate = (!icmp_ln312)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:312]   --->   Operation 52 'br' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 53 'br' <Predicate = (icmp_ln312)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.07>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i16_0 = phi i4 [ %i16, %l_gemm_i16_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 54 'phi' 'i16_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.30ns)   --->   "%icmp_ln316 = icmp eq i4 %i16_0, -4" [kernel.cpp:316]   --->   Operation 55 'icmp' 'icmp_ln316' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 56 'speclooptripcount' 'empty_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.73ns)   --->   "%i16 = add i4 %i16_0, 1" [kernel.cpp:316]   --->   Operation 57 'add' 'i16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln316, label %.preheader.preheader, label %l_gemm_i16_begin" [kernel.cpp:316]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str36) nounwind" [kernel.cpp:316]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str36)" [kernel.cpp:316]   --->   Operation 60 'specregionbegin' 'tmp' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_36 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i16_0, i12 0)" [kernel.cpp:319]   --->   Operation 61 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i16 %tmp_36 to i17" [kernel.cpp:319]   --->   Operation 62 'zext' 'zext_ln319' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_37 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i16_0, i10 0)" [kernel.cpp:319]   --->   Operation 63 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln319_1 = zext i14 %tmp_37 to i15" [kernel.cpp:319]   --->   Operation 64 'zext' 'zext_ln319_1' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln319_2 = zext i14 %tmp_37 to i17" [kernel.cpp:319]   --->   Operation 65 'zext' 'zext_ln319_2' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.07ns)   --->   "%sub_ln319 = sub i17 %zext_ln319, %zext_ln319_2" [kernel.cpp:319]   --->   Operation 66 'sub' 'sub_ln319' <Predicate = (!icmp_ln316)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i16_0, i8 0)" [kernel.cpp:322]   --->   Operation 67 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i12 %tmp_38 to i15" [kernel.cpp:322]   --->   Operation 68 'zext' 'zext_ln322' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.81ns)   --->   "%sub_ln322 = sub i15 %zext_ln319_1, %zext_ln322" [kernel.cpp:322]   --->   Operation 69 'sub' 'sub_ln322' <Predicate = (!icmp_ln316)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:317]   --->   Operation 70 'br' <Predicate = (!icmp_ln316)> <Delay = 1.76>
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:328]   --->   Operation 71 'br' <Predicate = (icmp_ln316)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.25>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%j15_0 = phi i10 [ 0, %l_gemm_i16_begin ], [ %j15, %l_j15_end ]"   --->   Operation 72 'phi' 'j15_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.77ns)   --->   "%icmp_ln317 = icmp eq i10 %j15_0, -256" [kernel.cpp:317]   --->   Operation 73 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_358 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 74 'speclooptripcount' 'empty_358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.73ns)   --->   "%j15 = add i10 %j15_0, 1" [kernel.cpp:317]   --->   Operation 75 'add' 'j15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %l_gemm_i16_end, label %l_j15_begin" [kernel.cpp:317]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str37) nounwind" [kernel.cpp:317]   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str37)" [kernel.cpp:317]   --->   Operation 78 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i10 %j15_0 to i15" [kernel.cpp:320]   --->   Operation 79 'zext' 'zext_ln320' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_41 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %j15_0, i12 0)" [kernel.cpp:320]   --->   Operation 80 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln320_1 = zext i22 %tmp_41 to i23" [kernel.cpp:320]   --->   Operation 81 'zext' 'zext_ln320_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_42 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j15_0, i10 0)" [kernel.cpp:320]   --->   Operation 82 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln320_2 = zext i20 %tmp_42 to i23" [kernel.cpp:320]   --->   Operation 83 'zext' 'zext_ln320_2' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.25ns)   --->   "%sub_ln320 = sub i23 %zext_ln320_1, %zext_ln320_2" [kernel.cpp:320]   --->   Operation 84 'sub' 'sub_ln320' <Predicate = (!icmp_ln317)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.94ns)   --->   "%add_ln322 = add i15 %sub_ln322, %zext_ln320" [kernel.cpp:322]   --->   Operation 85 'add' 'add_ln322' <Predicate = (!icmp_ln317)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln322 = sext i15 %add_ln322 to i64" [kernel.cpp:322]   --->   Operation 86 'sext' 'sext_ln322' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%v174_addr_1 = getelementptr [9216 x float]* %v174, i64 0, i64 %sext_ln322" [kernel.cpp:322]   --->   Operation 87 'getelementptr' 'v174_addr_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:318]   --->   Operation 88 'br' <Predicate = (!icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%empty_361 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str36, i32 %tmp)" [kernel.cpp:327]   --->   Operation 89 'specregionend' 'empty_361' <Predicate = (icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:316]   --->   Operation 90 'br' <Predicate = (icmp_ln317)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.53>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%k4_0 = phi i12 [ 0, %l_j15_begin ], [ %k4, %4 ]"   --->   Operation 91 'phi' 'k4_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.99ns)   --->   "%icmp_ln318 = icmp eq i12 %k4_0, -1024" [kernel.cpp:318]   --->   Operation 92 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_359 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 93 'speclooptripcount' 'empty_359' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.54ns)   --->   "%k4 = add i12 %k4_0, 1" [kernel.cpp:318]   --->   Operation 94 'add' 'k4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln318, label %l_j15_end, label %4" [kernel.cpp:318]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln319_3 = zext i12 %k4_0 to i23" [kernel.cpp:319]   --->   Operation 96 'zext' 'zext_ln319_3' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln319_4 = zext i12 %k4_0 to i17" [kernel.cpp:319]   --->   Operation 97 'zext' 'zext_ln319_4' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.10ns)   --->   "%add_ln319 = add i17 %sub_ln319, %zext_ln319_4" [kernel.cpp:319]   --->   Operation 98 'add' 'add_ln319' <Predicate = (!icmp_ln318)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (2.28ns)   --->   "%add_ln320 = add i23 %sub_ln320, %zext_ln319_3" [kernel.cpp:320]   --->   Operation 99 'add' 'add_ln320' <Predicate = (!icmp_ln318)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln320 = sext i23 %add_ln320 to i64" [kernel.cpp:320]   --->   Operation 100 'sext' 'sext_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%v172_addr = getelementptr [2359296 x float]* %v172, i64 0, i64 %sext_ln320" [kernel.cpp:320]   --->   Operation 101 'getelementptr' 'v172_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_6 : Operation 102 [4/4] (3.25ns)   --->   "%v181 = load float* %v172_addr, align 4" [kernel.cpp:320]   --->   Operation 102 'load' 'v181' <Predicate = (!icmp_ln318)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%empty_360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str37, i32 %tmp_7)" [kernel.cpp:326]   --->   Operation 103 'specregionend' 'empty_360' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:317]   --->   Operation 104 'br' <Predicate = (icmp_ln318)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 105 [3/4] (3.25ns)   --->   "%v181 = load float* %v172_addr, align 4" [kernel.cpp:320]   --->   Operation 105 'load' 'v181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln319 = sext i17 %add_ln319 to i64" [kernel.cpp:319]   --->   Operation 106 'sext' 'sext_ln319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%v171_addr = getelementptr [36864 x float]* %v171, i64 0, i64 %sext_ln319" [kernel.cpp:319]   --->   Operation 107 'getelementptr' 'v171_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [2/2] (3.25ns)   --->   "%v180 = load float* %v171_addr, align 4" [kernel.cpp:319]   --->   Operation 108 'load' 'v180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 109 [2/4] (3.25ns)   --->   "%v181 = load float* %v172_addr, align 4" [kernel.cpp:320]   --->   Operation 109 'load' 'v181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 110 [1/2] (3.25ns)   --->   "%v180 = load float* %v171_addr, align 4" [kernel.cpp:319]   --->   Operation 110 'load' 'v180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 111 [1/4] (3.25ns)   --->   "%v181 = load float* %v172_addr, align 4" [kernel.cpp:320]   --->   Operation 111 'load' 'v181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 112 [4/4] (5.70ns)   --->   "%v182 = fmul float %v180, %v181" [kernel.cpp:321]   --->   Operation 112 'fmul' 'v182' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 113 [3/4] (5.70ns)   --->   "%v182 = fmul float %v180, %v181" [kernel.cpp:321]   --->   Operation 113 'fmul' 'v182' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 114 [2/4] (5.70ns)   --->   "%v182 = fmul float %v180, %v181" [kernel.cpp:321]   --->   Operation 114 'fmul' 'v182' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [2/2] (3.25ns)   --->   "%v183 = load float* %v174_addr_1, align 4" [kernel.cpp:322]   --->   Operation 115 'load' 'v183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 116 [1/4] (5.70ns)   --->   "%v182 = fmul float %v180, %v181" [kernel.cpp:321]   --->   Operation 116 'fmul' 'v182' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/2] (3.25ns)   --->   "%v183 = load float* %v174_addr_1, align 4" [kernel.cpp:322]   --->   Operation 117 'load' 'v183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 118 [5/5] (7.25ns)   --->   "%v184 = fadd float %v183, %v182" [kernel.cpp:323]   --->   Operation 118 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 119 [4/5] (7.25ns)   --->   "%v184 = fadd float %v183, %v182" [kernel.cpp:323]   --->   Operation 119 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 120 [3/5] (7.25ns)   --->   "%v184 = fadd float %v183, %v182" [kernel.cpp:323]   --->   Operation 120 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 121 [2/5] (7.25ns)   --->   "%v184 = fadd float %v183, %v182" [kernel.cpp:323]   --->   Operation 121 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 122 [1/5] (7.25ns)   --->   "%v184 = fadd float %v183, %v182" [kernel.cpp:323]   --->   Operation 122 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.25>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str38) nounwind" [kernel.cpp:318]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (3.25ns)   --->   "store float %v184, float* %v174_addr_1, align 4" [kernel.cpp:324]   --->   Operation 124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:318]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.81>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%i17_0 = phi i4 [ %i17, %l_bias_i17_end ], [ 0, %.preheader.preheader ]"   --->   Operation 126 'phi' 'i17_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (1.30ns)   --->   "%icmp_ln328 = icmp eq i4 %i17_0, -4" [kernel.cpp:328]   --->   Operation 127 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%empty_362 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 128 'speclooptripcount' 'empty_362' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (1.73ns)   --->   "%i17 = add i4 %i17_0, 1" [kernel.cpp:328]   --->   Operation 129 'add' 'i17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln328, label %7, label %l_bias_i17_begin" [kernel.cpp:328]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str39) nounwind" [kernel.cpp:328]   --->   Operation 131 'specloopname' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str39)" [kernel.cpp:328]   --->   Operation 132 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_39 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i17_0, i10 0)" [kernel.cpp:331]   --->   Operation 133 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i14 %tmp_39 to i15" [kernel.cpp:331]   --->   Operation 134 'zext' 'zext_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i17_0, i8 0)" [kernel.cpp:331]   --->   Operation 135 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln331_1 = zext i12 %tmp_40 to i15" [kernel.cpp:331]   --->   Operation 136 'zext' 'zext_ln331_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (1.81ns)   --->   "%sub_ln331 = sub i15 %zext_ln331, %zext_ln331_1" [kernel.cpp:331]   --->   Operation 137 'sub' 'sub_ln331' <Predicate = (!icmp_ln328)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:329]   --->   Operation 138 'br' <Predicate = (!icmp_ln328)> <Delay = 1.76>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:336]   --->   Operation 139 'ret' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 5.19>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%j16_0 = phi i10 [ 0, %l_bias_i17_begin ], [ %j16, %6 ]"   --->   Operation 140 'phi' 'j16_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (1.77ns)   --->   "%icmp_ln329 = icmp eq i10 %j16_0, -256" [kernel.cpp:329]   --->   Operation 141 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%empty_363 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 142 'speclooptripcount' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (1.73ns)   --->   "%j16 = add i10 %j16_0, 1" [kernel.cpp:329]   --->   Operation 143 'add' 'j16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln329, label %l_bias_i17_end, label %6" [kernel.cpp:329]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i10 %j16_0 to i64" [kernel.cpp:330]   --->   Operation 145 'zext' 'zext_ln330' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln331_2 = zext i10 %j16_0 to i15" [kernel.cpp:331]   --->   Operation 146 'zext' 'zext_ln331_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (1.94ns)   --->   "%add_ln331 = add i15 %sub_ln331, %zext_ln331_2" [kernel.cpp:331]   --->   Operation 147 'add' 'add_ln331' <Predicate = (!icmp_ln329)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i15 %add_ln331 to i64" [kernel.cpp:331]   --->   Operation 148 'sext' 'sext_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%v174_addr_2 = getelementptr [9216 x float]* %v174, i64 0, i64 %sext_ln331" [kernel.cpp:331]   --->   Operation 149 'getelementptr' 'v174_addr_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%v173_addr = getelementptr [768 x float]* %v173, i64 0, i64 %zext_ln330" [kernel.cpp:330]   --->   Operation 150 'getelementptr' 'v173_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_21 : Operation 151 [2/2] (3.25ns)   --->   "%v187 = load float* %v173_addr, align 4" [kernel.cpp:330]   --->   Operation 151 'load' 'v187' <Predicate = (!icmp_ln329)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 152 [2/2] (3.25ns)   --->   "%v188 = load float* %v174_addr_2, align 4" [kernel.cpp:331]   --->   Operation 152 'load' 'v188' <Predicate = (!icmp_ln329)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%empty_364 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str39, i32 %tmp_s)" [kernel.cpp:335]   --->   Operation 153 'specregionend' 'empty_364' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:328]   --->   Operation 154 'br' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.25>
ST_22 : Operation 155 [1/2] (3.25ns)   --->   "%v187 = load float* %v173_addr, align 4" [kernel.cpp:330]   --->   Operation 155 'load' 'v187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 156 [1/2] (3.25ns)   --->   "%v188 = load float* %v174_addr_2, align 4" [kernel.cpp:331]   --->   Operation 156 'load' 'v188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 23 <SV = 6> <Delay = 7.25>
ST_23 : Operation 157 [5/5] (7.25ns)   --->   "%v189 = fadd float %v188, %v187" [kernel.cpp:332]   --->   Operation 157 'fadd' 'v189' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 7> <Delay = 7.25>
ST_24 : Operation 158 [4/5] (7.25ns)   --->   "%v189 = fadd float %v188, %v187" [kernel.cpp:332]   --->   Operation 158 'fadd' 'v189' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 7.25>
ST_25 : Operation 159 [3/5] (7.25ns)   --->   "%v189 = fadd float %v188, %v187" [kernel.cpp:332]   --->   Operation 159 'fadd' 'v189' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 7.25>
ST_26 : Operation 160 [2/5] (7.25ns)   --->   "%v189 = fadd float %v188, %v187" [kernel.cpp:332]   --->   Operation 160 'fadd' 'v189' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 7.25>
ST_27 : Operation 161 [1/5] (7.25ns)   --->   "%v189 = fadd float %v188, %v187" [kernel.cpp:332]   --->   Operation 161 'fadd' 'v189' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 3.25>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str40) nounwind" [kernel.cpp:329]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (3.25ns)   --->   "store float %v189, float* %v174_addr_2, align 4" [kernel.cpp:333]   --->   Operation 163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:329]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v175') with incoming values : ('v175', kernel.cpp:311) [7]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('v175') with incoming values : ('v175', kernel.cpp:311) [7]  (0 ns)
	'sub' operation ('sub_ln313', kernel.cpp:313) [17]  (1.81 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v176') with incoming values : ('v176', kernel.cpp:312) [20]  (0 ns)
	'add' operation ('add_ln313', kernel.cpp:313) [27]  (1.94 ns)
	'getelementptr' operation ('v174_addr', kernel.cpp:313) [29]  (0 ns)
	'store' operation ('store_ln313', kernel.cpp:313) of constant 0 on array 'v174' [30]  (3.25 ns)

 <State 4>: 2.08ns
The critical path consists of the following:
	'phi' operation ('i16') with incoming values : ('i16', kernel.cpp:316) [37]  (0 ns)
	'sub' operation ('sub_ln319', kernel.cpp:319) [50]  (2.08 ns)

 <State 5>: 2.26ns
The critical path consists of the following:
	'phi' operation ('j15') with incoming values : ('j15', kernel.cpp:317) [56]  (0 ns)
	'sub' operation ('sub_ln320', kernel.cpp:320) [69]  (2.26 ns)

 <State 6>: 5.54ns
The critical path consists of the following:
	'phi' operation ('k4') with incoming values : ('k4', kernel.cpp:318) [75]  (0 ns)
	'add' operation ('add_ln320', kernel.cpp:320) [87]  (2.28 ns)
	'getelementptr' operation ('v172_addr', kernel.cpp:320) [89]  (0 ns)
	'load' operation ('v181', kernel.cpp:320) on array 'v172' [91]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v181', kernel.cpp:320) on array 'v172' [91]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v171_addr', kernel.cpp:319) [86]  (0 ns)
	'load' operation ('v180', kernel.cpp:319) on array 'v171' [90]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v180', kernel.cpp:319) on array 'v171' [90]  (3.25 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v182', kernel.cpp:321) [92]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v182', kernel.cpp:321) [92]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v182', kernel.cpp:321) [92]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v182', kernel.cpp:321) [92]  (5.7 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:323) [94]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:323) [94]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:323) [94]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:323) [94]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:323) [94]  (7.26 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln324', kernel.cpp:324) of variable 'v184', kernel.cpp:323 on array 'v174' [95]  (3.25 ns)

 <State 20>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i17') with incoming values : ('i17', kernel.cpp:328) [106]  (0 ns)
	'sub' operation ('sub_ln331', kernel.cpp:331) [118]  (1.81 ns)

 <State 21>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j16') with incoming values : ('j16', kernel.cpp:329) [121]  (0 ns)
	'add' operation ('add_ln331', kernel.cpp:331) [130]  (1.94 ns)
	'getelementptr' operation ('v174_addr_2', kernel.cpp:331) [132]  (0 ns)
	'load' operation ('v188', kernel.cpp:331) on array 'v174' [135]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('v187', kernel.cpp:330) on array 'v173' [134]  (3.25 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v189', kernel.cpp:332) [136]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v189', kernel.cpp:332) [136]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v189', kernel.cpp:332) [136]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v189', kernel.cpp:332) [136]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v189', kernel.cpp:332) [136]  (7.26 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln333', kernel.cpp:333) of variable 'v189', kernel.cpp:332 on array 'v174' [137]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
