# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1.srcs/sources_1/new/adder1.vhd" \
"../../../../Lab1.srcs/sim_1/imports/Lab1/assert_tb.vhd" \

# Do not sort compile order
nosort
