
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                       Premise(F2)
	S3= ICache[addr]={0,0,rT,rD,sa,3}                           Premise(F3)
	S4= GPR[rT]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= SU.Out=>ALUOut_MEM.In                                   Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID2=>B_EX.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F12)
	S15= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F16)
	S19= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F17)
	S20= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F18)
	S21= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F19)
	S22= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F20)
	S23= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F21)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F22)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S26= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F24)
	S27= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F25)
	S28= FU.Bub_IF=>CU_IF.Bub                                   Premise(F26)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F27)
	S30= ICache.Hit=>CU_IF.ICacheHit                            Premise(F28)
	S31= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F29)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F30)
	S33= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F31)
	S34= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F32)
	S35= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F33)
	S36= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F34)
	S37= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F35)
	S38= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F36)
	S39= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F37)
	S40= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F38)
	S41= ICache.Hit=>FU.ICacheHit                               Premise(F39)
	S42= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F40)
	S43= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F41)
	S44= IR_EX.Out=>FU.IR_EX                                    Premise(F42)
	S45= IR_ID.Out=>FU.IR_ID                                    Premise(F43)
	S46= IR_MEM.Out=>FU.IR_MEM                                  Premise(F44)
	S47= IR_WB.Out=>FU.IR_WB                                    Premise(F45)
	S48= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F46)
	S49= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F47)
	S50= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F48)
	S51= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F49)
	S52= SU.Out=>FU.InEX                                        Premise(F50)
	S53= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F51)
	S54= GPR.Rdata2=>FU.InID2                                   Premise(F52)
	S55= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F53)
	S56= ALUOut_MEM.Out=>FU.InMEM                               Premise(F54)
	S57= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F55)
	S58= ALUOut_WB.Out=>FU.InWB                                 Premise(F56)
	S59= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F57)
	S60= IR_ID.Out20_16=>GPR.RReg2                              Premise(F58)
	S61= ALUOut_WB.Out=>GPR.WData                               Premise(F59)
	S62= IR_WB.Out15_11=>GPR.WReg                               Premise(F60)
	S63= IMMU.Addr=>IAddrReg.In                                 Premise(F61)
	S64= PC.Out=>ICache.IEA                                     Premise(F62)
	S65= ICache.IEA=addr                                        Path(S6,S64)
	S66= ICache.Hit=ICacheHit(addr)                             ICache-Search(S65)
	S67= ICache.Out={0,0,rT,rD,sa,3}                            ICache-Search(S65,S3)
	S68= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S66,S30)
	S69= FU.ICacheHit=ICacheHit(addr)                           Path(S66,S41)
	S70= ICache.Out=>ICacheReg.In                               Premise(F63)
	S71= ICacheReg.In={0,0,rT,rD,sa,3}                          Path(S67,S70)
	S72= PC.Out=>IMMU.IEA                                       Premise(F64)
	S73= IMMU.IEA=addr                                          Path(S6,S72)
	S74= CP0.ASID=>IMMU.PID                                     Premise(F65)
	S75= IMMU.PID=pid                                           Path(S5,S74)
	S76= IMMU.Addr={pid,addr}                                   IMMU-Search(S75,S73)
	S77= IAddrReg.In={pid,addr}                                 Path(S76,S63)
	S78= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S75,S73)
	S79= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S78,S31)
	S80= IR_MEM.Out=>IR_DMMU1.In                                Premise(F66)
	S81= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F67)
	S82= IR_ID.Out=>IR_EX.In                                    Premise(F68)
	S83= ICache.Out=>IR_ID.In                                   Premise(F69)
	S84= IR_ID.In={0,0,rT,rD,sa,3}                              Path(S67,S83)
	S85= ICache.Out=>IR_IMMU.In                                 Premise(F70)
	S86= IR_IMMU.In={0,0,rT,rD,sa,3}                            Path(S67,S85)
	S87= IR_EX.Out=>IR_MEM.In                                   Premise(F71)
	S88= IR_DMMU2.Out=>IR_WB.In                                 Premise(F72)
	S89= IR_MEM.Out=>IR_WB.In                                   Premise(F73)
	S90= B_EX.Out=>SU.Data                                      Premise(F74)
	S91= IR_EX.Out10_6=>SU.Shamt                                Premise(F75)
	S92= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F76)
	S93= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F77)
	S94= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F78)
	S95= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F79)
	S96= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F80)
	S97= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F81)
	S98= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F82)
	S99= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F83)
	S100= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F84)
	S101= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F85)
	S102= IR_EX.Out31_26=>CU_EX.Op                              Premise(F86)
	S103= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F87)
	S104= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F88)
	S105= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F89)
	S106= IR_ID.Out31_26=>CU_ID.Op                              Premise(F90)
	S107= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F91)
	S108= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F92)
	S109= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F93)
	S110= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F94)
	S111= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F95)
	S112= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F96)
	S113= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F97)
	S114= IR_WB.Out31_26=>CU_WB.Op                              Premise(F98)
	S115= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F99)
	S116= CtrlALUOut_MEM=0                                      Premise(F100)
	S117= CtrlALUOut_DMMU1=0                                    Premise(F101)
	S118= CtrlALUOut_DMMU2=0                                    Premise(F102)
	S119= CtrlALUOut_WB=0                                       Premise(F103)
	S120= CtrlB_EX=0                                            Premise(F104)
	S121= CtrlB_MEM=0                                           Premise(F105)
	S122= CtrlB_WB=0                                            Premise(F106)
	S123= CtrlICache=0                                          Premise(F107)
	S124= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S3,S123)
	S125= CtrlIMMU=0                                            Premise(F108)
	S126= CtrlIR_DMMU1=0                                        Premise(F109)
	S127= CtrlIR_DMMU2=0                                        Premise(F110)
	S128= CtrlIR_EX=0                                           Premise(F111)
	S129= CtrlIR_ID=1                                           Premise(F112)
	S130= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Write(S84,S129)
	S131= CtrlIR_IMMU=0                                         Premise(F113)
	S132= CtrlIR_MEM=0                                          Premise(F114)
	S133= CtrlIR_WB=0                                           Premise(F115)
	S134= CtrlGPR=0                                             Premise(F116)
	S135= GPR[rT]=a                                             GPR-Hold(S4,S134)
	S136= CtrlIAddrReg=0                                        Premise(F117)
	S137= CtrlPC=0                                              Premise(F118)
	S138= CtrlPCInc=1                                           Premise(F119)
	S139= PC[Out]=addr+4                                        PC-Inc(S1,S137,S138)
	S140= PC[CIA]=addr                                          PC-Inc(S1,S137,S138)
	S141= CtrlIMem=0                                            Premise(F120)
	S142= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S2,S141)
	S143= CtrlICacheReg=0                                       Premise(F121)
	S144= CtrlASIDIn=0                                          Premise(F122)
	S145= CtrlCP0=0                                             Premise(F123)
	S146= CP0[ASID]=pid                                         CP0-Hold(S0,S145)
	S147= CtrlEPCIn=0                                           Premise(F124)
	S148= CtrlExCodeIn=0                                        Premise(F125)
	S149= CtrlIRMux=0                                           Premise(F126)

ID	S150= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S130)
	S151= IR_ID.Out31_26=0                                      IR-Out(S130)
	S152= IR_ID.Out25_21=0                                      IR-Out(S130)
	S153= IR_ID.Out20_16=rT                                     IR-Out(S130)
	S154= IR_ID.Out15_11=rD                                     IR-Out(S130)
	S155= IR_ID.Out10_6=sa                                      IR-Out(S130)
	S156= IR_ID.Out5_0=3                                        IR-Out(S130)
	S157= PC.Out=addr+4                                         PC-Out(S139)
	S158= PC.CIA=addr                                           PC-Out(S140)
	S159= PC.CIA31_28=addr[31:28]                               PC-Out(S140)
	S160= CP0.ASID=pid                                          CP0-Read-ASID(S146)
	S161= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F249)
	S162= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F250)
	S163= SU.Out=>ALUOut_MEM.In                                 Premise(F251)
	S164= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F252)
	S165= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F253)
	S166= FU.OutID2=>B_EX.In                                    Premise(F254)
	S167= B_MEM.Out=>B_WB.In                                    Premise(F255)
	S168= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F256)
	S169= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F257)
	S170= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F258)
	S171= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F259)
	S172= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F260)
	S173= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F261)
	S174= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F262)
	S175= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F263)
	S176= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F264)
	S177= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F265)
	S178= FU.Bub_ID=>CU_ID.Bub                                  Premise(F266)
	S179= FU.Halt_ID=>CU_ID.Halt                                Premise(F267)
	S180= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F268)
	S181= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F269)
	S182= FU.Bub_IF=>CU_IF.Bub                                  Premise(F270)
	S183= FU.Halt_IF=>CU_IF.Halt                                Premise(F271)
	S184= ICache.Hit=>CU_IF.ICacheHit                           Premise(F272)
	S185= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F273)
	S186= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F274)
	S187= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F275)
	S188= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F276)
	S189= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F277)
	S190= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F278)
	S191= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F279)
	S192= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F280)
	S193= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F281)
	S194= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F282)
	S195= ICache.Hit=>FU.ICacheHit                              Premise(F283)
	S196= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F284)
	S197= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F285)
	S198= IR_EX.Out=>FU.IR_EX                                   Premise(F286)
	S199= IR_ID.Out=>FU.IR_ID                                   Premise(F287)
	S200= FU.IR_ID={0,0,rT,rD,sa,3}                             Path(S150,S199)
	S201= IR_MEM.Out=>FU.IR_MEM                                 Premise(F288)
	S202= IR_WB.Out=>FU.IR_WB                                   Premise(F289)
	S203= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F290)
	S204= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F291)
	S205= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F292)
	S206= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F293)
	S207= SU.Out=>FU.InEX                                       Premise(F294)
	S208= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F295)
	S209= FU.InID1_RReg=5'b00000                                Premise(F296)
	S210= GPR.Rdata2=>FU.InID2                                  Premise(F297)
	S211= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F298)
	S212= FU.InID2_RReg=rT                                      Path(S153,S211)
	S213= ALUOut_MEM.Out=>FU.InMEM                              Premise(F299)
	S214= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F300)
	S215= ALUOut_WB.Out=>FU.InWB                                Premise(F301)
	S216= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F302)
	S217= IR_ID.Out20_16=>GPR.RReg2                             Premise(F303)
	S218= GPR.RReg2=rT                                          Path(S153,S217)
	S219= GPR.Rdata2=a                                          GPR-Read(S218,S135)
	S220= FU.InID2=a                                            Path(S219,S210)
	S221= FU.OutID2=FU(a)                                       FU-Forward(S220)
	S222= B_EX.In=FU(a)                                         Path(S221,S166)
	S223= ALUOut_WB.Out=>GPR.WData                              Premise(F304)
	S224= IR_WB.Out15_11=>GPR.WReg                              Premise(F305)
	S225= IMMU.Addr=>IAddrReg.In                                Premise(F306)
	S226= PC.Out=>ICache.IEA                                    Premise(F307)
	S227= ICache.IEA=addr+4                                     Path(S157,S226)
	S228= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S227)
	S229= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S228,S184)
	S230= FU.ICacheHit=ICacheHit(addr+4)                        Path(S228,S195)
	S231= ICache.Out=>ICacheReg.In                              Premise(F308)
	S232= PC.Out=>IMMU.IEA                                      Premise(F309)
	S233= IMMU.IEA=addr+4                                       Path(S157,S232)
	S234= CP0.ASID=>IMMU.PID                                    Premise(F310)
	S235= IMMU.PID=pid                                          Path(S160,S234)
	S236= IMMU.Addr={pid,addr+4}                                IMMU-Search(S235,S233)
	S237= IAddrReg.In={pid,addr+4}                              Path(S236,S225)
	S238= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S235,S233)
	S239= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S238,S185)
	S240= IR_MEM.Out=>IR_DMMU1.In                               Premise(F311)
	S241= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F312)
	S242= IR_ID.Out=>IR_EX.In                                   Premise(F313)
	S243= IR_EX.In={0,0,rT,rD,sa,3}                             Path(S150,S242)
	S244= ICache.Out=>IR_ID.In                                  Premise(F314)
	S245= ICache.Out=>IR_IMMU.In                                Premise(F315)
	S246= IR_EX.Out=>IR_MEM.In                                  Premise(F316)
	S247= IR_DMMU2.Out=>IR_WB.In                                Premise(F317)
	S248= IR_MEM.Out=>IR_WB.In                                  Premise(F318)
	S249= B_EX.Out=>SU.Data                                     Premise(F319)
	S250= IR_EX.Out10_6=>SU.Shamt                               Premise(F320)
	S251= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F321)
	S252= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F322)
	S253= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F323)
	S254= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F324)
	S255= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F325)
	S256= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F326)
	S257= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F327)
	S258= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F328)
	S259= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F329)
	S260= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F330)
	S261= IR_EX.Out31_26=>CU_EX.Op                              Premise(F331)
	S262= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F332)
	S263= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F333)
	S264= CU_ID.IRFunc1=rT                                      Path(S153,S263)
	S265= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F334)
	S266= CU_ID.IRFunc2=0                                       Path(S152,S265)
	S267= IR_ID.Out31_26=>CU_ID.Op                              Premise(F335)
	S268= CU_ID.Op=0                                            Path(S151,S267)
	S269= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F336)
	S270= CU_ID.IRFunc=3                                        Path(S156,S269)
	S271= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F337)
	S272= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F338)
	S273= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F339)
	S274= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F340)
	S275= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F341)
	S276= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F342)
	S277= IR_WB.Out31_26=>CU_WB.Op                              Premise(F343)
	S278= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F344)
	S279= CtrlALUOut_MEM=0                                      Premise(F345)
	S280= CtrlALUOut_DMMU1=0                                    Premise(F346)
	S281= CtrlALUOut_DMMU2=0                                    Premise(F347)
	S282= CtrlALUOut_WB=0                                       Premise(F348)
	S283= CtrlB_EX=1                                            Premise(F349)
	S284= [B_EX]=FU(a)                                          B_EX-Write(S222,S283)
	S285= CtrlB_MEM=0                                           Premise(F350)
	S286= CtrlB_WB=0                                            Premise(F351)
	S287= CtrlICache=0                                          Premise(F352)
	S288= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S124,S287)
	S289= CtrlIMMU=0                                            Premise(F353)
	S290= CtrlIR_DMMU1=0                                        Premise(F354)
	S291= CtrlIR_DMMU2=0                                        Premise(F355)
	S292= CtrlIR_EX=1                                           Premise(F356)
	S293= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Write(S243,S292)
	S294= CtrlIR_ID=0                                           Premise(F357)
	S295= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S130,S294)
	S296= CtrlIR_IMMU=0                                         Premise(F358)
	S297= CtrlIR_MEM=0                                          Premise(F359)
	S298= CtrlIR_WB=0                                           Premise(F360)
	S299= CtrlGPR=0                                             Premise(F361)
	S300= GPR[rT]=a                                             GPR-Hold(S135,S299)
	S301= CtrlIAddrReg=0                                        Premise(F362)
	S302= CtrlPC=0                                              Premise(F363)
	S303= CtrlPCInc=0                                           Premise(F364)
	S304= PC[CIA]=addr                                          PC-Hold(S140,S303)
	S305= PC[Out]=addr+4                                        PC-Hold(S139,S302,S303)
	S306= CtrlIMem=0                                            Premise(F365)
	S307= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S142,S306)
	S308= CtrlICacheReg=0                                       Premise(F366)
	S309= CtrlASIDIn=0                                          Premise(F367)
	S310= CtrlCP0=0                                             Premise(F368)
	S311= CP0[ASID]=pid                                         CP0-Hold(S146,S310)
	S312= CtrlEPCIn=0                                           Premise(F369)
	S313= CtrlExCodeIn=0                                        Premise(F370)
	S314= CtrlIRMux=0                                           Premise(F371)

EX	S315= B_EX.Out=FU(a)                                        B_EX-Out(S284)
	S316= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S284)
	S317= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S284)
	S318= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S293)
	S319= IR_EX.Out31_26=0                                      IR_EX-Out(S293)
	S320= IR_EX.Out25_21=0                                      IR_EX-Out(S293)
	S321= IR_EX.Out20_16=rT                                     IR_EX-Out(S293)
	S322= IR_EX.Out15_11=rD                                     IR_EX-Out(S293)
	S323= IR_EX.Out10_6=sa                                      IR_EX-Out(S293)
	S324= IR_EX.Out5_0=3                                        IR_EX-Out(S293)
	S325= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S295)
	S326= IR_ID.Out31_26=0                                      IR-Out(S295)
	S327= IR_ID.Out25_21=0                                      IR-Out(S295)
	S328= IR_ID.Out20_16=rT                                     IR-Out(S295)
	S329= IR_ID.Out15_11=rD                                     IR-Out(S295)
	S330= IR_ID.Out10_6=sa                                      IR-Out(S295)
	S331= IR_ID.Out5_0=3                                        IR-Out(S295)
	S332= PC.CIA=addr                                           PC-Out(S304)
	S333= PC.CIA31_28=addr[31:28]                               PC-Out(S304)
	S334= PC.Out=addr+4                                         PC-Out(S305)
	S335= CP0.ASID=pid                                          CP0-Read-ASID(S311)
	S336= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F372)
	S337= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F373)
	S338= SU.Out=>ALUOut_MEM.In                                 Premise(F374)
	S339= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F375)
	S340= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F376)
	S341= FU.OutID2=>B_EX.In                                    Premise(F377)
	S342= B_MEM.Out=>B_WB.In                                    Premise(F378)
	S343= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F379)
	S344= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F380)
	S345= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F381)
	S346= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F382)
	S347= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F383)
	S348= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F384)
	S349= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F385)
	S350= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F386)
	S351= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F387)
	S352= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F388)
	S353= FU.Bub_ID=>CU_ID.Bub                                  Premise(F389)
	S354= FU.Halt_ID=>CU_ID.Halt                                Premise(F390)
	S355= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F391)
	S356= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F392)
	S357= FU.Bub_IF=>CU_IF.Bub                                  Premise(F393)
	S358= FU.Halt_IF=>CU_IF.Halt                                Premise(F394)
	S359= ICache.Hit=>CU_IF.ICacheHit                           Premise(F395)
	S360= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F396)
	S361= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F397)
	S362= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F398)
	S363= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F399)
	S364= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F400)
	S365= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F401)
	S366= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F402)
	S367= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F403)
	S368= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F404)
	S369= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F405)
	S370= ICache.Hit=>FU.ICacheHit                              Premise(F406)
	S371= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F407)
	S372= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F408)
	S373= IR_EX.Out=>FU.IR_EX                                   Premise(F409)
	S374= FU.IR_EX={0,0,rT,rD,sa,3}                             Path(S318,S373)
	S375= IR_ID.Out=>FU.IR_ID                                   Premise(F410)
	S376= FU.IR_ID={0,0,rT,rD,sa,3}                             Path(S325,S375)
	S377= IR_MEM.Out=>FU.IR_MEM                                 Premise(F411)
	S378= IR_WB.Out=>FU.IR_WB                                   Premise(F412)
	S379= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F413)
	S380= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F414)
	S381= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F415)
	S382= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F416)
	S383= SU.Out=>FU.InEX                                       Premise(F417)
	S384= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F418)
	S385= FU.InEX_WReg=rD                                       Path(S322,S384)
	S386= GPR.Rdata2=>FU.InID2                                  Premise(F419)
	S387= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F420)
	S388= FU.InID2_RReg=rT                                      Path(S328,S387)
	S389= ALUOut_MEM.Out=>FU.InMEM                              Premise(F421)
	S390= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F422)
	S391= ALUOut_WB.Out=>FU.InWB                                Premise(F423)
	S392= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F424)
	S393= IR_ID.Out20_16=>GPR.RReg2                             Premise(F425)
	S394= GPR.RReg2=rT                                          Path(S328,S393)
	S395= GPR.Rdata2=a                                          GPR-Read(S394,S300)
	S396= FU.InID2=a                                            Path(S395,S386)
	S397= FU.OutID2=FU(a)                                       FU-Forward(S396)
	S398= B_EX.In=FU(a)                                         Path(S397,S341)
	S399= ALUOut_WB.Out=>GPR.WData                              Premise(F426)
	S400= IR_WB.Out15_11=>GPR.WReg                              Premise(F427)
	S401= IMMU.Addr=>IAddrReg.In                                Premise(F428)
	S402= PC.Out=>ICache.IEA                                    Premise(F429)
	S403= ICache.IEA=addr+4                                     Path(S334,S402)
	S404= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S403)
	S405= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S404,S359)
	S406= FU.ICacheHit=ICacheHit(addr+4)                        Path(S404,S370)
	S407= ICache.Out=>ICacheReg.In                              Premise(F430)
	S408= PC.Out=>IMMU.IEA                                      Premise(F431)
	S409= IMMU.IEA=addr+4                                       Path(S334,S408)
	S410= CP0.ASID=>IMMU.PID                                    Premise(F432)
	S411= IMMU.PID=pid                                          Path(S335,S410)
	S412= IMMU.Addr={pid,addr+4}                                IMMU-Search(S411,S409)
	S413= IAddrReg.In={pid,addr+4}                              Path(S412,S401)
	S414= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S411,S409)
	S415= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S414,S360)
	S416= IR_MEM.Out=>IR_DMMU1.In                               Premise(F433)
	S417= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F434)
	S418= IR_ID.Out=>IR_EX.In                                   Premise(F435)
	S419= IR_EX.In={0,0,rT,rD,sa,3}                             Path(S325,S418)
	S420= ICache.Out=>IR_ID.In                                  Premise(F436)
	S421= ICache.Out=>IR_IMMU.In                                Premise(F437)
	S422= IR_EX.Out=>IR_MEM.In                                  Premise(F438)
	S423= IR_MEM.In={0,0,rT,rD,sa,3}                            Path(S318,S422)
	S424= IR_DMMU2.Out=>IR_WB.In                                Premise(F439)
	S425= IR_MEM.Out=>IR_WB.In                                  Premise(F440)
	S426= B_EX.Out=>SU.Data                                     Premise(F441)
	S427= SU.Data=FU(a)                                         Path(S315,S426)
	S428= SU.Func=6'b000110                                     Premise(F442)
	S429= IR_EX.Out10_6=>SU.Shamt                               Premise(F443)
	S430= SU.Shamt=sa                                           Path(S323,S429)
	S431= SU.Out=FU(a)>>sa                                      SU(S427,S430)
	S432= ALUOut_MEM.In=FU(a)>>sa                               Path(S431,S338)
	S433= FU.InEX=FU(a)>>sa                                     Path(S431,S383)
	S434= SU.CMP=Compare0(FU(a)>>sa)                            SU(S427,S430)
	S435= SU.CA=Carry(FU(a)>>sa)                                SU(S427,S430)
	S436= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F444)
	S437= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F445)
	S438= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F446)
	S439= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F447)
	S440= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F448)
	S441= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F449)
	S442= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F450)
	S443= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F451)
	S444= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F452)
	S445= CU_EX.IRFunc1=rT                                      Path(S321,S444)
	S446= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F453)
	S447= CU_EX.IRFunc2=0                                       Path(S320,S446)
	S448= IR_EX.Out31_26=>CU_EX.Op                              Premise(F454)
	S449= CU_EX.Op=0                                            Path(S319,S448)
	S450= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F455)
	S451= CU_EX.IRFunc=3                                        Path(S324,S450)
	S452= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F456)
	S453= CU_ID.IRFunc1=rT                                      Path(S328,S452)
	S454= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F457)
	S455= CU_ID.IRFunc2=0                                       Path(S327,S454)
	S456= IR_ID.Out31_26=>CU_ID.Op                              Premise(F458)
	S457= CU_ID.Op=0                                            Path(S326,S456)
	S458= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F459)
	S459= CU_ID.IRFunc=3                                        Path(S331,S458)
	S460= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F460)
	S461= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F461)
	S462= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F462)
	S463= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F463)
	S464= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F464)
	S465= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F465)
	S466= IR_WB.Out31_26=>CU_WB.Op                              Premise(F466)
	S467= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F467)
	S468= CtrlALUOut_MEM=1                                      Premise(F468)
	S469= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Write(S432,S468)
	S470= CtrlALUOut_DMMU1=0                                    Premise(F469)
	S471= CtrlALUOut_DMMU2=0                                    Premise(F470)
	S472= CtrlALUOut_WB=0                                       Premise(F471)
	S473= CtrlB_EX=0                                            Premise(F472)
	S474= [B_EX]=FU(a)                                          B_EX-Hold(S284,S473)
	S475= CtrlB_MEM=0                                           Premise(F473)
	S476= CtrlB_WB=0                                            Premise(F474)
	S477= CtrlICache=0                                          Premise(F475)
	S478= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S288,S477)
	S479= CtrlIMMU=0                                            Premise(F476)
	S480= CtrlIR_DMMU1=0                                        Premise(F477)
	S481= CtrlIR_DMMU2=0                                        Premise(F478)
	S482= CtrlIR_EX=0                                           Premise(F479)
	S483= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S293,S482)
	S484= CtrlIR_ID=0                                           Premise(F480)
	S485= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S295,S484)
	S486= CtrlIR_IMMU=0                                         Premise(F481)
	S487= CtrlIR_MEM=1                                          Premise(F482)
	S488= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Write(S423,S487)
	S489= CtrlIR_WB=0                                           Premise(F483)
	S490= CtrlGPR=0                                             Premise(F484)
	S491= GPR[rT]=a                                             GPR-Hold(S300,S490)
	S492= CtrlIAddrReg=0                                        Premise(F485)
	S493= CtrlPC=0                                              Premise(F486)
	S494= CtrlPCInc=0                                           Premise(F487)
	S495= PC[CIA]=addr                                          PC-Hold(S304,S494)
	S496= PC[Out]=addr+4                                        PC-Hold(S305,S493,S494)
	S497= CtrlIMem=0                                            Premise(F488)
	S498= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S307,S497)
	S499= CtrlICacheReg=0                                       Premise(F489)
	S500= CtrlASIDIn=0                                          Premise(F490)
	S501= CtrlCP0=0                                             Premise(F491)
	S502= CP0[ASID]=pid                                         CP0-Hold(S311,S501)
	S503= CtrlEPCIn=0                                           Premise(F492)
	S504= CtrlExCodeIn=0                                        Premise(F493)
	S505= CtrlIRMux=0                                           Premise(F494)

MEM	S506= ALUOut_MEM.Out=FU(a)>>sa                              ALUOut_MEM-Out(S469)
	S507= ALUOut_MEM.Out1_0={FU(a)>>sa}[1:0]                    ALUOut_MEM-Out(S469)
	S508= ALUOut_MEM.Out4_0={FU(a)>>sa}[4:0]                    ALUOut_MEM-Out(S469)
	S509= B_EX.Out=FU(a)                                        B_EX-Out(S474)
	S510= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S474)
	S511= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S474)
	S512= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S483)
	S513= IR_EX.Out31_26=0                                      IR_EX-Out(S483)
	S514= IR_EX.Out25_21=0                                      IR_EX-Out(S483)
	S515= IR_EX.Out20_16=rT                                     IR_EX-Out(S483)
	S516= IR_EX.Out15_11=rD                                     IR_EX-Out(S483)
	S517= IR_EX.Out10_6=sa                                      IR_EX-Out(S483)
	S518= IR_EX.Out5_0=3                                        IR_EX-Out(S483)
	S519= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S485)
	S520= IR_ID.Out31_26=0                                      IR-Out(S485)
	S521= IR_ID.Out25_21=0                                      IR-Out(S485)
	S522= IR_ID.Out20_16=rT                                     IR-Out(S485)
	S523= IR_ID.Out15_11=rD                                     IR-Out(S485)
	S524= IR_ID.Out10_6=sa                                      IR-Out(S485)
	S525= IR_ID.Out5_0=3                                        IR-Out(S485)
	S526= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S488)
	S527= IR_MEM.Out31_26=0                                     IR_MEM-Out(S488)
	S528= IR_MEM.Out25_21=0                                     IR_MEM-Out(S488)
	S529= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S488)
	S530= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S488)
	S531= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S488)
	S532= IR_MEM.Out5_0=3                                       IR_MEM-Out(S488)
	S533= PC.CIA=addr                                           PC-Out(S495)
	S534= PC.CIA31_28=addr[31:28]                               PC-Out(S495)
	S535= PC.Out=addr+4                                         PC-Out(S496)
	S536= CP0.ASID=pid                                          CP0-Read-ASID(S502)
	S537= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F495)
	S538= ALUOut_DMMU1.In=FU(a)>>sa                             Path(S506,S537)
	S539= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F496)
	S540= SU.Out=>ALUOut_MEM.In                                 Premise(F497)
	S541= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F498)
	S542= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F499)
	S543= ALUOut_WB.In=FU(a)>>sa                                Path(S506,S542)
	S544= FU.OutID2=>B_EX.In                                    Premise(F500)
	S545= B_MEM.Out=>B_WB.In                                    Premise(F501)
	S546= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F502)
	S547= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F503)
	S548= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F504)
	S549= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F505)
	S550= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F506)
	S551= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F507)
	S552= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F508)
	S553= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F509)
	S554= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F510)
	S555= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F511)
	S556= FU.Bub_ID=>CU_ID.Bub                                  Premise(F512)
	S557= FU.Halt_ID=>CU_ID.Halt                                Premise(F513)
	S558= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F514)
	S559= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F515)
	S560= FU.Bub_IF=>CU_IF.Bub                                  Premise(F516)
	S561= FU.Halt_IF=>CU_IF.Halt                                Premise(F517)
	S562= ICache.Hit=>CU_IF.ICacheHit                           Premise(F518)
	S563= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F519)
	S564= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F520)
	S565= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F521)
	S566= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F522)
	S567= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F523)
	S568= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F524)
	S569= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F525)
	S570= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F526)
	S571= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F527)
	S572= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F528)
	S573= ICache.Hit=>FU.ICacheHit                              Premise(F529)
	S574= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F530)
	S575= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F531)
	S576= IR_EX.Out=>FU.IR_EX                                   Premise(F532)
	S577= FU.IR_EX={0,0,rT,rD,sa,3}                             Path(S512,S576)
	S578= IR_ID.Out=>FU.IR_ID                                   Premise(F533)
	S579= FU.IR_ID={0,0,rT,rD,sa,3}                             Path(S519,S578)
	S580= IR_MEM.Out=>FU.IR_MEM                                 Premise(F534)
	S581= FU.IR_MEM={0,0,rT,rD,sa,3}                            Path(S526,S580)
	S582= IR_WB.Out=>FU.IR_WB                                   Premise(F535)
	S583= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F536)
	S584= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F537)
	S585= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F538)
	S586= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F539)
	S587= SU.Out=>FU.InEX                                       Premise(F540)
	S588= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F541)
	S589= FU.InEX_WReg=rD                                       Path(S516,S588)
	S590= GPR.Rdata2=>FU.InID2                                  Premise(F542)
	S591= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F543)
	S592= FU.InID2_RReg=rT                                      Path(S522,S591)
	S593= ALUOut_MEM.Out=>FU.InMEM                              Premise(F544)
	S594= FU.InMEM=FU(a)>>sa                                    Path(S506,S593)
	S595= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F545)
	S596= FU.InMEM_WReg=rD                                      Path(S530,S595)
	S597= ALUOut_WB.Out=>FU.InWB                                Premise(F546)
	S598= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F547)
	S599= IR_ID.Out20_16=>GPR.RReg2                             Premise(F548)
	S600= GPR.RReg2=rT                                          Path(S522,S599)
	S601= GPR.Rdata2=a                                          GPR-Read(S600,S491)
	S602= FU.InID2=a                                            Path(S601,S590)
	S603= FU.OutID2=FU(a)                                       FU-Forward(S602)
	S604= B_EX.In=FU(a)                                         Path(S603,S544)
	S605= ALUOut_WB.Out=>GPR.WData                              Premise(F549)
	S606= IR_WB.Out15_11=>GPR.WReg                              Premise(F550)
	S607= IMMU.Addr=>IAddrReg.In                                Premise(F551)
	S608= PC.Out=>ICache.IEA                                    Premise(F552)
	S609= ICache.IEA=addr+4                                     Path(S535,S608)
	S610= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S609)
	S611= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S610,S562)
	S612= FU.ICacheHit=ICacheHit(addr+4)                        Path(S610,S573)
	S613= ICache.Out=>ICacheReg.In                              Premise(F553)
	S614= PC.Out=>IMMU.IEA                                      Premise(F554)
	S615= IMMU.IEA=addr+4                                       Path(S535,S614)
	S616= CP0.ASID=>IMMU.PID                                    Premise(F555)
	S617= IMMU.PID=pid                                          Path(S536,S616)
	S618= IMMU.Addr={pid,addr+4}                                IMMU-Search(S617,S615)
	S619= IAddrReg.In={pid,addr+4}                              Path(S618,S607)
	S620= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S617,S615)
	S621= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S620,S563)
	S622= IR_MEM.Out=>IR_DMMU1.In                               Premise(F556)
	S623= IR_DMMU1.In={0,0,rT,rD,sa,3}                          Path(S526,S622)
	S624= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F557)
	S625= IR_ID.Out=>IR_EX.In                                   Premise(F558)
	S626= IR_EX.In={0,0,rT,rD,sa,3}                             Path(S519,S625)
	S627= ICache.Out=>IR_ID.In                                  Premise(F559)
	S628= ICache.Out=>IR_IMMU.In                                Premise(F560)
	S629= IR_EX.Out=>IR_MEM.In                                  Premise(F561)
	S630= IR_MEM.In={0,0,rT,rD,sa,3}                            Path(S512,S629)
	S631= IR_DMMU2.Out=>IR_WB.In                                Premise(F562)
	S632= IR_MEM.Out=>IR_WB.In                                  Premise(F563)
	S633= IR_WB.In={0,0,rT,rD,sa,3}                             Path(S526,S632)
	S634= B_EX.Out=>SU.Data                                     Premise(F564)
	S635= SU.Data=FU(a)                                         Path(S509,S634)
	S636= IR_EX.Out10_6=>SU.Shamt                               Premise(F565)
	S637= SU.Shamt=sa                                           Path(S517,S636)
	S638= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F566)
	S639= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F567)
	S640= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F568)
	S641= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F569)
	S642= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F570)
	S643= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F571)
	S644= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F572)
	S645= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F573)
	S646= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F574)
	S647= CU_EX.IRFunc1=rT                                      Path(S515,S646)
	S648= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F575)
	S649= CU_EX.IRFunc2=0                                       Path(S514,S648)
	S650= IR_EX.Out31_26=>CU_EX.Op                              Premise(F576)
	S651= CU_EX.Op=0                                            Path(S513,S650)
	S652= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F577)
	S653= CU_EX.IRFunc=3                                        Path(S518,S652)
	S654= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F578)
	S655= CU_ID.IRFunc1=rT                                      Path(S522,S654)
	S656= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F579)
	S657= CU_ID.IRFunc2=0                                       Path(S521,S656)
	S658= IR_ID.Out31_26=>CU_ID.Op                              Premise(F580)
	S659= CU_ID.Op=0                                            Path(S520,S658)
	S660= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F581)
	S661= CU_ID.IRFunc=3                                        Path(S525,S660)
	S662= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F582)
	S663= CU_MEM.IRFunc1=rT                                     Path(S529,S662)
	S664= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F583)
	S665= CU_MEM.IRFunc2=0                                      Path(S528,S664)
	S666= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F584)
	S667= CU_MEM.Op=0                                           Path(S527,S666)
	S668= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F585)
	S669= CU_MEM.IRFunc=3                                       Path(S532,S668)
	S670= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F586)
	S671= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F587)
	S672= IR_WB.Out31_26=>CU_WB.Op                              Premise(F588)
	S673= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F589)
	S674= CtrlALUOut_MEM=0                                      Premise(F590)
	S675= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Hold(S469,S674)
	S676= CtrlALUOut_DMMU1=1                                    Premise(F591)
	S677= [ALUOut_DMMU1]=FU(a)>>sa                              ALUOut_DMMU1-Write(S538,S676)
	S678= CtrlALUOut_DMMU2=0                                    Premise(F592)
	S679= CtrlALUOut_WB=1                                       Premise(F593)
	S680= [ALUOut_WB]=FU(a)>>sa                                 ALUOut_WB-Write(S543,S679)
	S681= CtrlB_EX=0                                            Premise(F594)
	S682= [B_EX]=FU(a)                                          B_EX-Hold(S474,S681)
	S683= CtrlB_MEM=0                                           Premise(F595)
	S684= CtrlB_WB=1                                            Premise(F596)
	S685= CtrlICache=0                                          Premise(F597)
	S686= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S478,S685)
	S687= CtrlIMMU=0                                            Premise(F598)
	S688= CtrlIR_DMMU1=1                                        Premise(F599)
	S689= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Write(S623,S688)
	S690= CtrlIR_DMMU2=0                                        Premise(F600)
	S691= CtrlIR_EX=0                                           Premise(F601)
	S692= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S483,S691)
	S693= CtrlIR_ID=0                                           Premise(F602)
	S694= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S485,S693)
	S695= CtrlIR_IMMU=0                                         Premise(F603)
	S696= CtrlIR_MEM=0                                          Premise(F604)
	S697= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S488,S696)
	S698= CtrlIR_WB=1                                           Premise(F605)
	S699= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Write(S633,S698)
	S700= CtrlGPR=0                                             Premise(F606)
	S701= GPR[rT]=a                                             GPR-Hold(S491,S700)
	S702= CtrlIAddrReg=0                                        Premise(F607)
	S703= CtrlPC=0                                              Premise(F608)
	S704= CtrlPCInc=0                                           Premise(F609)
	S705= PC[CIA]=addr                                          PC-Hold(S495,S704)
	S706= PC[Out]=addr+4                                        PC-Hold(S496,S703,S704)
	S707= CtrlIMem=0                                            Premise(F610)
	S708= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S498,S707)
	S709= CtrlICacheReg=0                                       Premise(F611)
	S710= CtrlASIDIn=0                                          Premise(F612)
	S711= CtrlCP0=0                                             Premise(F613)
	S712= CP0[ASID]=pid                                         CP0-Hold(S502,S711)
	S713= CtrlEPCIn=0                                           Premise(F614)
	S714= CtrlExCodeIn=0                                        Premise(F615)
	S715= CtrlIRMux=0                                           Premise(F616)

DMMU1	S716= ALUOut_MEM.Out=FU(a)>>sa                              ALUOut_MEM-Out(S675)
	S717= ALUOut_MEM.Out1_0={FU(a)>>sa}[1:0]                    ALUOut_MEM-Out(S675)
	S718= ALUOut_MEM.Out4_0={FU(a)>>sa}[4:0]                    ALUOut_MEM-Out(S675)
	S719= ALUOut_DMMU1.Out=FU(a)>>sa                            ALUOut_DMMU1-Out(S677)
	S720= ALUOut_DMMU1.Out1_0={FU(a)>>sa}[1:0]                  ALUOut_DMMU1-Out(S677)
	S721= ALUOut_DMMU1.Out4_0={FU(a)>>sa}[4:0]                  ALUOut_DMMU1-Out(S677)
	S722= ALUOut_WB.Out=FU(a)>>sa                               ALUOut_WB-Out(S680)
	S723= ALUOut_WB.Out1_0={FU(a)>>sa}[1:0]                     ALUOut_WB-Out(S680)
	S724= ALUOut_WB.Out4_0={FU(a)>>sa}[4:0]                     ALUOut_WB-Out(S680)
	S725= B_EX.Out=FU(a)                                        B_EX-Out(S682)
	S726= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S682)
	S727= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S682)
	S728= IR_DMMU1.Out={0,0,rT,rD,sa,3}                         IR_DMMU1-Out(S689)
	S729= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S689)
	S730= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S689)
	S731= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S689)
	S732= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S689)
	S733= IR_DMMU1.Out10_6=sa                                   IR_DMMU1-Out(S689)
	S734= IR_DMMU1.Out5_0=3                                     IR_DMMU1-Out(S689)
	S735= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S692)
	S736= IR_EX.Out31_26=0                                      IR_EX-Out(S692)
	S737= IR_EX.Out25_21=0                                      IR_EX-Out(S692)
	S738= IR_EX.Out20_16=rT                                     IR_EX-Out(S692)
	S739= IR_EX.Out15_11=rD                                     IR_EX-Out(S692)
	S740= IR_EX.Out10_6=sa                                      IR_EX-Out(S692)
	S741= IR_EX.Out5_0=3                                        IR_EX-Out(S692)
	S742= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S694)
	S743= IR_ID.Out31_26=0                                      IR-Out(S694)
	S744= IR_ID.Out25_21=0                                      IR-Out(S694)
	S745= IR_ID.Out20_16=rT                                     IR-Out(S694)
	S746= IR_ID.Out15_11=rD                                     IR-Out(S694)
	S747= IR_ID.Out10_6=sa                                      IR-Out(S694)
	S748= IR_ID.Out5_0=3                                        IR-Out(S694)
	S749= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S697)
	S750= IR_MEM.Out31_26=0                                     IR_MEM-Out(S697)
	S751= IR_MEM.Out25_21=0                                     IR_MEM-Out(S697)
	S752= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S697)
	S753= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S697)
	S754= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S697)
	S755= IR_MEM.Out5_0=3                                       IR_MEM-Out(S697)
	S756= IR_WB.Out={0,0,rT,rD,sa,3}                            IR-Out(S699)
	S757= IR_WB.Out31_26=0                                      IR-Out(S699)
	S758= IR_WB.Out25_21=0                                      IR-Out(S699)
	S759= IR_WB.Out20_16=rT                                     IR-Out(S699)
	S760= IR_WB.Out15_11=rD                                     IR-Out(S699)
	S761= IR_WB.Out10_6=sa                                      IR-Out(S699)
	S762= IR_WB.Out5_0=3                                        IR-Out(S699)
	S763= PC.CIA=addr                                           PC-Out(S705)
	S764= PC.CIA31_28=addr[31:28]                               PC-Out(S705)
	S765= PC.Out=addr+4                                         PC-Out(S706)
	S766= CP0.ASID=pid                                          CP0-Read-ASID(S712)
	S767= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F617)
	S768= ALUOut_DMMU1.In=FU(a)>>sa                             Path(S716,S767)
	S769= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F618)
	S770= ALUOut_DMMU2.In=FU(a)>>sa                             Path(S719,S769)
	S771= SU.Out=>ALUOut_MEM.In                                 Premise(F619)
	S772= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F620)
	S773= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F621)
	S774= ALUOut_WB.In=FU(a)>>sa                                Path(S716,S773)
	S775= FU.OutID2=>B_EX.In                                    Premise(F622)
	S776= B_MEM.Out=>B_WB.In                                    Premise(F623)
	S777= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F624)
	S778= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F625)
	S779= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F626)
	S780= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F627)
	S781= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F628)
	S782= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F629)
	S783= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F630)
	S784= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F631)
	S785= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F632)
	S786= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F633)
	S787= FU.Bub_ID=>CU_ID.Bub                                  Premise(F634)
	S788= FU.Halt_ID=>CU_ID.Halt                                Premise(F635)
	S789= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F636)
	S790= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F637)
	S791= FU.Bub_IF=>CU_IF.Bub                                  Premise(F638)
	S792= FU.Halt_IF=>CU_IF.Halt                                Premise(F639)
	S793= ICache.Hit=>CU_IF.ICacheHit                           Premise(F640)
	S794= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F641)
	S795= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F642)
	S796= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F643)
	S797= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F644)
	S798= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F645)
	S799= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F646)
	S800= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F647)
	S801= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F648)
	S802= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F649)
	S803= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F650)
	S804= ICache.Hit=>FU.ICacheHit                              Premise(F651)
	S805= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F652)
	S806= FU.IR_DMMU1={0,0,rT,rD,sa,3}                          Path(S728,S805)
	S807= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F653)
	S808= IR_EX.Out=>FU.IR_EX                                   Premise(F654)
	S809= FU.IR_EX={0,0,rT,rD,sa,3}                             Path(S735,S808)
	S810= IR_ID.Out=>FU.IR_ID                                   Premise(F655)
	S811= FU.IR_ID={0,0,rT,rD,sa,3}                             Path(S742,S810)
	S812= IR_MEM.Out=>FU.IR_MEM                                 Premise(F656)
	S813= FU.IR_MEM={0,0,rT,rD,sa,3}                            Path(S749,S812)
	S814= IR_WB.Out=>FU.IR_WB                                   Premise(F657)
	S815= FU.IR_WB={0,0,rT,rD,sa,3}                             Path(S756,S814)
	S816= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F658)
	S817= FU.InDMMU1=FU(a)>>sa                                  Path(S719,S816)
	S818= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F659)
	S819= FU.InDMMU1_WReg=rD                                    Path(S732,S818)
	S820= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F660)
	S821= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F661)
	S822= SU.Out=>FU.InEX                                       Premise(F662)
	S823= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F663)
	S824= FU.InEX_WReg=rD                                       Path(S739,S823)
	S825= GPR.Rdata2=>FU.InID2                                  Premise(F664)
	S826= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F665)
	S827= FU.InID2_RReg=rT                                      Path(S745,S826)
	S828= ALUOut_MEM.Out=>FU.InMEM                              Premise(F666)
	S829= FU.InMEM=FU(a)>>sa                                    Path(S716,S828)
	S830= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F667)
	S831= FU.InMEM_WReg=rD                                      Path(S753,S830)
	S832= ALUOut_WB.Out=>FU.InWB                                Premise(F668)
	S833= FU.InWB=FU(a)>>sa                                     Path(S722,S832)
	S834= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F669)
	S835= FU.InWB_WReg=rD                                       Path(S760,S834)
	S836= IR_ID.Out20_16=>GPR.RReg2                             Premise(F670)
	S837= GPR.RReg2=rT                                          Path(S745,S836)
	S838= GPR.Rdata2=a                                          GPR-Read(S837,S701)
	S839= FU.InID2=a                                            Path(S838,S825)
	S840= FU.OutID2=FU(a)                                       FU-Forward(S839)
	S841= B_EX.In=FU(a)                                         Path(S840,S775)
	S842= ALUOut_WB.Out=>GPR.WData                              Premise(F671)
	S843= GPR.WData=FU(a)>>sa                                   Path(S722,S842)
	S844= IR_WB.Out15_11=>GPR.WReg                              Premise(F672)
	S845= GPR.WReg=rD                                           Path(S760,S844)
	S846= IMMU.Addr=>IAddrReg.In                                Premise(F673)
	S847= PC.Out=>ICache.IEA                                    Premise(F674)
	S848= ICache.IEA=addr+4                                     Path(S765,S847)
	S849= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S848)
	S850= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S849,S793)
	S851= FU.ICacheHit=ICacheHit(addr+4)                        Path(S849,S804)
	S852= ICache.Out=>ICacheReg.In                              Premise(F675)
	S853= PC.Out=>IMMU.IEA                                      Premise(F676)
	S854= IMMU.IEA=addr+4                                       Path(S765,S853)
	S855= CP0.ASID=>IMMU.PID                                    Premise(F677)
	S856= IMMU.PID=pid                                          Path(S766,S855)
	S857= IMMU.Addr={pid,addr+4}                                IMMU-Search(S856,S854)
	S858= IAddrReg.In={pid,addr+4}                              Path(S857,S846)
	S859= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S856,S854)
	S860= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S859,S794)
	S861= IR_MEM.Out=>IR_DMMU1.In                               Premise(F678)
	S862= IR_DMMU1.In={0,0,rT,rD,sa,3}                          Path(S749,S861)
	S863= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F679)
	S864= IR_DMMU2.In={0,0,rT,rD,sa,3}                          Path(S728,S863)
	S865= IR_ID.Out=>IR_EX.In                                   Premise(F680)
	S866= IR_EX.In={0,0,rT,rD,sa,3}                             Path(S742,S865)
	S867= ICache.Out=>IR_ID.In                                  Premise(F681)
	S868= ICache.Out=>IR_IMMU.In                                Premise(F682)
	S869= IR_EX.Out=>IR_MEM.In                                  Premise(F683)
	S870= IR_MEM.In={0,0,rT,rD,sa,3}                            Path(S735,S869)
	S871= IR_DMMU2.Out=>IR_WB.In                                Premise(F684)
	S872= IR_MEM.Out=>IR_WB.In                                  Premise(F685)
	S873= IR_WB.In={0,0,rT,rD,sa,3}                             Path(S749,S872)
	S874= B_EX.Out=>SU.Data                                     Premise(F686)
	S875= SU.Data=FU(a)                                         Path(S725,S874)
	S876= IR_EX.Out10_6=>SU.Shamt                               Premise(F687)
	S877= SU.Shamt=sa                                           Path(S740,S876)
	S878= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F688)
	S879= CU_DMMU1.IRFunc1=rT                                   Path(S731,S878)
	S880= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F689)
	S881= CU_DMMU1.IRFunc2=0                                    Path(S730,S880)
	S882= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F690)
	S883= CU_DMMU1.Op=0                                         Path(S729,S882)
	S884= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F691)
	S885= CU_DMMU1.IRFunc=3                                     Path(S734,S884)
	S886= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F692)
	S887= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F693)
	S888= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F694)
	S889= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F695)
	S890= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F696)
	S891= CU_EX.IRFunc1=rT                                      Path(S738,S890)
	S892= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F697)
	S893= CU_EX.IRFunc2=0                                       Path(S737,S892)
	S894= IR_EX.Out31_26=>CU_EX.Op                              Premise(F698)
	S895= CU_EX.Op=0                                            Path(S736,S894)
	S896= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F699)
	S897= CU_EX.IRFunc=3                                        Path(S741,S896)
	S898= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F700)
	S899= CU_ID.IRFunc1=rT                                      Path(S745,S898)
	S900= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F701)
	S901= CU_ID.IRFunc2=0                                       Path(S744,S900)
	S902= IR_ID.Out31_26=>CU_ID.Op                              Premise(F702)
	S903= CU_ID.Op=0                                            Path(S743,S902)
	S904= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F703)
	S905= CU_ID.IRFunc=3                                        Path(S748,S904)
	S906= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F704)
	S907= CU_MEM.IRFunc1=rT                                     Path(S752,S906)
	S908= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F705)
	S909= CU_MEM.IRFunc2=0                                      Path(S751,S908)
	S910= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F706)
	S911= CU_MEM.Op=0                                           Path(S750,S910)
	S912= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F707)
	S913= CU_MEM.IRFunc=3                                       Path(S755,S912)
	S914= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F708)
	S915= CU_WB.IRFunc1=rT                                      Path(S759,S914)
	S916= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F709)
	S917= CU_WB.IRFunc2=0                                       Path(S758,S916)
	S918= IR_WB.Out31_26=>CU_WB.Op                              Premise(F710)
	S919= CU_WB.Op=0                                            Path(S757,S918)
	S920= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F711)
	S921= CU_WB.IRFunc=3                                        Path(S762,S920)
	S922= CtrlALUOut_MEM=0                                      Premise(F712)
	S923= [ALUOut_MEM]=FU(a)>>sa                                ALUOut_MEM-Hold(S675,S922)
	S924= CtrlALUOut_DMMU1=0                                    Premise(F713)
	S925= [ALUOut_DMMU1]=FU(a)>>sa                              ALUOut_DMMU1-Hold(S677,S924)
	S926= CtrlALUOut_DMMU2=1                                    Premise(F714)
	S927= [ALUOut_DMMU2]=FU(a)>>sa                              ALUOut_DMMU2-Write(S770,S926)
	S928= CtrlALUOut_WB=0                                       Premise(F715)
	S929= [ALUOut_WB]=FU(a)>>sa                                 ALUOut_WB-Hold(S680,S928)
	S930= CtrlB_EX=0                                            Premise(F716)
	S931= [B_EX]=FU(a)                                          B_EX-Hold(S682,S930)
	S932= CtrlB_MEM=0                                           Premise(F717)
	S933= CtrlB_WB=0                                            Premise(F718)
	S934= CtrlICache=0                                          Premise(F719)
	S935= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S686,S934)
	S936= CtrlIMMU=0                                            Premise(F720)
	S937= CtrlIR_DMMU1=0                                        Premise(F721)
	S938= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S689,S937)
	S939= CtrlIR_DMMU2=1                                        Premise(F722)
	S940= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Write(S864,S939)
	S941= CtrlIR_EX=0                                           Premise(F723)
	S942= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S692,S941)
	S943= CtrlIR_ID=0                                           Premise(F724)
	S944= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S694,S943)
	S945= CtrlIR_IMMU=0                                         Premise(F725)
	S946= CtrlIR_MEM=0                                          Premise(F726)
	S947= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S697,S946)
	S948= CtrlIR_WB=0                                           Premise(F727)
	S949= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Hold(S699,S948)
	S950= CtrlGPR=0                                             Premise(F728)
	S951= GPR[rT]=a                                             GPR-Hold(S701,S950)
	S952= CtrlIAddrReg=0                                        Premise(F729)
	S953= CtrlPC=0                                              Premise(F730)
	S954= CtrlPCInc=0                                           Premise(F731)
	S955= PC[CIA]=addr                                          PC-Hold(S705,S954)
	S956= PC[Out]=addr+4                                        PC-Hold(S706,S953,S954)
	S957= CtrlIMem=0                                            Premise(F732)
	S958= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S708,S957)
	S959= CtrlICacheReg=0                                       Premise(F733)
	S960= CtrlASIDIn=0                                          Premise(F734)
	S961= CtrlCP0=0                                             Premise(F735)
	S962= CP0[ASID]=pid                                         CP0-Hold(S712,S961)
	S963= CtrlEPCIn=0                                           Premise(F736)
	S964= CtrlExCodeIn=0                                        Premise(F737)
	S965= CtrlIRMux=0                                           Premise(F738)

DMMU2	S966= ALUOut_MEM.Out=FU(a)>>sa                              ALUOut_MEM-Out(S923)
	S967= ALUOut_MEM.Out1_0={FU(a)>>sa}[1:0]                    ALUOut_MEM-Out(S923)
	S968= ALUOut_MEM.Out4_0={FU(a)>>sa}[4:0]                    ALUOut_MEM-Out(S923)
	S969= ALUOut_DMMU1.Out=FU(a)>>sa                            ALUOut_DMMU1-Out(S925)
	S970= ALUOut_DMMU1.Out1_0={FU(a)>>sa}[1:0]                  ALUOut_DMMU1-Out(S925)
	S971= ALUOut_DMMU1.Out4_0={FU(a)>>sa}[4:0]                  ALUOut_DMMU1-Out(S925)
	S972= ALUOut_DMMU2.Out=FU(a)>>sa                            ALUOut_DMMU2-Out(S927)
	S973= ALUOut_DMMU2.Out1_0={FU(a)>>sa}[1:0]                  ALUOut_DMMU2-Out(S927)
	S974= ALUOut_DMMU2.Out4_0={FU(a)>>sa}[4:0]                  ALUOut_DMMU2-Out(S927)
	S975= ALUOut_WB.Out=FU(a)>>sa                               ALUOut_WB-Out(S929)
	S976= ALUOut_WB.Out1_0={FU(a)>>sa}[1:0]                     ALUOut_WB-Out(S929)
	S977= ALUOut_WB.Out4_0={FU(a)>>sa}[4:0]                     ALUOut_WB-Out(S929)
	S978= B_EX.Out=FU(a)                                        B_EX-Out(S931)
	S979= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S931)
	S980= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S931)
	S981= IR_DMMU1.Out={0,0,rT,rD,sa,3}                         IR_DMMU1-Out(S938)
	S982= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S938)
	S983= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S938)
	S984= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S938)
	S985= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S938)
	S986= IR_DMMU1.Out10_6=sa                                   IR_DMMU1-Out(S938)
	S987= IR_DMMU1.Out5_0=3                                     IR_DMMU1-Out(S938)
	S988= IR_DMMU2.Out={0,0,rT,rD,sa,3}                         IR_DMMU2-Out(S940)
	S989= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S940)
	S990= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S940)
	S991= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S940)
	S992= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S940)
	S993= IR_DMMU2.Out10_6=sa                                   IR_DMMU2-Out(S940)
	S994= IR_DMMU2.Out5_0=3                                     IR_DMMU2-Out(S940)
	S995= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S942)
	S996= IR_EX.Out31_26=0                                      IR_EX-Out(S942)
	S997= IR_EX.Out25_21=0                                      IR_EX-Out(S942)
	S998= IR_EX.Out20_16=rT                                     IR_EX-Out(S942)
	S999= IR_EX.Out15_11=rD                                     IR_EX-Out(S942)
	S1000= IR_EX.Out10_6=sa                                     IR_EX-Out(S942)
	S1001= IR_EX.Out5_0=3                                       IR_EX-Out(S942)
	S1002= IR_ID.Out={0,0,rT,rD,sa,3}                           IR-Out(S944)
	S1003= IR_ID.Out31_26=0                                     IR-Out(S944)
	S1004= IR_ID.Out25_21=0                                     IR-Out(S944)
	S1005= IR_ID.Out20_16=rT                                    IR-Out(S944)
	S1006= IR_ID.Out15_11=rD                                    IR-Out(S944)
	S1007= IR_ID.Out10_6=sa                                     IR-Out(S944)
	S1008= IR_ID.Out5_0=3                                       IR-Out(S944)
	S1009= IR_MEM.Out={0,0,rT,rD,sa,3}                          IR_MEM-Out(S947)
	S1010= IR_MEM.Out31_26=0                                    IR_MEM-Out(S947)
	S1011= IR_MEM.Out25_21=0                                    IR_MEM-Out(S947)
	S1012= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S947)
	S1013= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S947)
	S1014= IR_MEM.Out10_6=sa                                    IR_MEM-Out(S947)
	S1015= IR_MEM.Out5_0=3                                      IR_MEM-Out(S947)
	S1016= IR_WB.Out={0,0,rT,rD,sa,3}                           IR-Out(S949)
	S1017= IR_WB.Out31_26=0                                     IR-Out(S949)
	S1018= IR_WB.Out25_21=0                                     IR-Out(S949)
	S1019= IR_WB.Out20_16=rT                                    IR-Out(S949)
	S1020= IR_WB.Out15_11=rD                                    IR-Out(S949)
	S1021= IR_WB.Out10_6=sa                                     IR-Out(S949)
	S1022= IR_WB.Out5_0=3                                       IR-Out(S949)
	S1023= PC.CIA=addr                                          PC-Out(S955)
	S1024= PC.CIA31_28=addr[31:28]                              PC-Out(S955)
	S1025= PC.Out=addr+4                                        PC-Out(S956)
	S1026= CP0.ASID=pid                                         CP0-Read-ASID(S962)
	S1027= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F739)
	S1028= ALUOut_DMMU1.In=FU(a)>>sa                            Path(S966,S1027)
	S1029= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F740)
	S1030= ALUOut_DMMU2.In=FU(a)>>sa                            Path(S969,S1029)
	S1031= SU.Out=>ALUOut_MEM.In                                Premise(F741)
	S1032= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F742)
	S1033= ALUOut_WB.In=FU(a)>>sa                               Path(S972,S1032)
	S1034= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F743)
	S1035= FU.OutID2=>B_EX.In                                   Premise(F744)
	S1036= B_MEM.Out=>B_WB.In                                   Premise(F745)
	S1037= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F746)
	S1038= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F747)
	S1039= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F748)
	S1040= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F749)
	S1041= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F750)
	S1042= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F751)
	S1043= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F752)
	S1044= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F753)
	S1045= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F754)
	S1046= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F755)
	S1047= FU.Bub_ID=>CU_ID.Bub                                 Premise(F756)
	S1048= FU.Halt_ID=>CU_ID.Halt                               Premise(F757)
	S1049= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F758)
	S1050= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F759)
	S1051= FU.Bub_IF=>CU_IF.Bub                                 Premise(F760)
	S1052= FU.Halt_IF=>CU_IF.Halt                               Premise(F761)
	S1053= ICache.Hit=>CU_IF.ICacheHit                          Premise(F762)
	S1054= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F763)
	S1055= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F764)
	S1056= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F765)
	S1057= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F766)
	S1058= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F767)
	S1059= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F768)
	S1060= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F769)
	S1061= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F770)
	S1062= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F771)
	S1063= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F772)
	S1064= ICache.Hit=>FU.ICacheHit                             Premise(F773)
	S1065= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F774)
	S1066= FU.IR_DMMU1={0,0,rT,rD,sa,3}                         Path(S981,S1065)
	S1067= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F775)
	S1068= FU.IR_DMMU2={0,0,rT,rD,sa,3}                         Path(S988,S1067)
	S1069= IR_EX.Out=>FU.IR_EX                                  Premise(F776)
	S1070= FU.IR_EX={0,0,rT,rD,sa,3}                            Path(S995,S1069)
	S1071= IR_ID.Out=>FU.IR_ID                                  Premise(F777)
	S1072= FU.IR_ID={0,0,rT,rD,sa,3}                            Path(S1002,S1071)
	S1073= IR_MEM.Out=>FU.IR_MEM                                Premise(F778)
	S1074= FU.IR_MEM={0,0,rT,rD,sa,3}                           Path(S1009,S1073)
	S1075= IR_WB.Out=>FU.IR_WB                                  Premise(F779)
	S1076= FU.IR_WB={0,0,rT,rD,sa,3}                            Path(S1016,S1075)
	S1077= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F780)
	S1078= FU.InDMMU1=FU(a)>>sa                                 Path(S969,S1077)
	S1079= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F781)
	S1080= FU.InDMMU1_WReg=rD                                   Path(S985,S1079)
	S1081= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F782)
	S1082= FU.InDMMU2=FU(a)>>sa                                 Path(S972,S1081)
	S1083= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F783)
	S1084= FU.InDMMU2_WReg=rD                                   Path(S992,S1083)
	S1085= SU.Out=>FU.InEX                                      Premise(F784)
	S1086= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F785)
	S1087= FU.InEX_WReg=rD                                      Path(S999,S1086)
	S1088= GPR.Rdata2=>FU.InID2                                 Premise(F786)
	S1089= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F787)
	S1090= FU.InID2_RReg=rT                                     Path(S1005,S1089)
	S1091= ALUOut_MEM.Out=>FU.InMEM                             Premise(F788)
	S1092= FU.InMEM=FU(a)>>sa                                   Path(S966,S1091)
	S1093= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F789)
	S1094= FU.InMEM_WReg=rD                                     Path(S1013,S1093)
	S1095= ALUOut_WB.Out=>FU.InWB                               Premise(F790)
	S1096= FU.InWB=FU(a)>>sa                                    Path(S975,S1095)
	S1097= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F791)
	S1098= FU.InWB_WReg=rD                                      Path(S1020,S1097)
	S1099= IR_ID.Out20_16=>GPR.RReg2                            Premise(F792)
	S1100= GPR.RReg2=rT                                         Path(S1005,S1099)
	S1101= GPR.Rdata2=a                                         GPR-Read(S1100,S951)
	S1102= FU.InID2=a                                           Path(S1101,S1088)
	S1103= FU.OutID2=FU(a)                                      FU-Forward(S1102)
	S1104= B_EX.In=FU(a)                                        Path(S1103,S1035)
	S1105= ALUOut_WB.Out=>GPR.WData                             Premise(F793)
	S1106= GPR.WData=FU(a)>>sa                                  Path(S975,S1105)
	S1107= IR_WB.Out15_11=>GPR.WReg                             Premise(F794)
	S1108= GPR.WReg=rD                                          Path(S1020,S1107)
	S1109= IMMU.Addr=>IAddrReg.In                               Premise(F795)
	S1110= PC.Out=>ICache.IEA                                   Premise(F796)
	S1111= ICache.IEA=addr+4                                    Path(S1025,S1110)
	S1112= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1111)
	S1113= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1112,S1053)
	S1114= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1112,S1064)
	S1115= ICache.Out=>ICacheReg.In                             Premise(F797)
	S1116= PC.Out=>IMMU.IEA                                     Premise(F798)
	S1117= IMMU.IEA=addr+4                                      Path(S1025,S1116)
	S1118= CP0.ASID=>IMMU.PID                                   Premise(F799)
	S1119= IMMU.PID=pid                                         Path(S1026,S1118)
	S1120= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1119,S1117)
	S1121= IAddrReg.In={pid,addr+4}                             Path(S1120,S1109)
	S1122= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1119,S1117)
	S1123= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1122,S1054)
	S1124= IR_MEM.Out=>IR_DMMU1.In                              Premise(F800)
	S1125= IR_DMMU1.In={0,0,rT,rD,sa,3}                         Path(S1009,S1124)
	S1126= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F801)
	S1127= IR_DMMU2.In={0,0,rT,rD,sa,3}                         Path(S981,S1126)
	S1128= IR_ID.Out=>IR_EX.In                                  Premise(F802)
	S1129= IR_EX.In={0,0,rT,rD,sa,3}                            Path(S1002,S1128)
	S1130= ICache.Out=>IR_ID.In                                 Premise(F803)
	S1131= ICache.Out=>IR_IMMU.In                               Premise(F804)
	S1132= IR_EX.Out=>IR_MEM.In                                 Premise(F805)
	S1133= IR_MEM.In={0,0,rT,rD,sa,3}                           Path(S995,S1132)
	S1134= IR_DMMU2.Out=>IR_WB.In                               Premise(F806)
	S1135= IR_WB.In={0,0,rT,rD,sa,3}                            Path(S988,S1134)
	S1136= IR_MEM.Out=>IR_WB.In                                 Premise(F807)
	S1137= B_EX.Out=>SU.Data                                    Premise(F808)
	S1138= SU.Data=FU(a)                                        Path(S978,S1137)
	S1139= IR_EX.Out10_6=>SU.Shamt                              Premise(F809)
	S1140= SU.Shamt=sa                                          Path(S1000,S1139)
	S1141= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F810)
	S1142= CU_DMMU1.IRFunc1=rT                                  Path(S984,S1141)
	S1143= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F811)
	S1144= CU_DMMU1.IRFunc2=0                                   Path(S983,S1143)
	S1145= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F812)
	S1146= CU_DMMU1.Op=0                                        Path(S982,S1145)
	S1147= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F813)
	S1148= CU_DMMU1.IRFunc=3                                    Path(S987,S1147)
	S1149= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F814)
	S1150= CU_DMMU2.IRFunc1=rT                                  Path(S991,S1149)
	S1151= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F815)
	S1152= CU_DMMU2.IRFunc2=0                                   Path(S990,S1151)
	S1153= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F816)
	S1154= CU_DMMU2.Op=0                                        Path(S989,S1153)
	S1155= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F817)
	S1156= CU_DMMU2.IRFunc=3                                    Path(S994,S1155)
	S1157= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F818)
	S1158= CU_EX.IRFunc1=rT                                     Path(S998,S1157)
	S1159= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F819)
	S1160= CU_EX.IRFunc2=0                                      Path(S997,S1159)
	S1161= IR_EX.Out31_26=>CU_EX.Op                             Premise(F820)
	S1162= CU_EX.Op=0                                           Path(S996,S1161)
	S1163= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F821)
	S1164= CU_EX.IRFunc=3                                       Path(S1001,S1163)
	S1165= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F822)
	S1166= CU_ID.IRFunc1=rT                                     Path(S1005,S1165)
	S1167= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F823)
	S1168= CU_ID.IRFunc2=0                                      Path(S1004,S1167)
	S1169= IR_ID.Out31_26=>CU_ID.Op                             Premise(F824)
	S1170= CU_ID.Op=0                                           Path(S1003,S1169)
	S1171= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F825)
	S1172= CU_ID.IRFunc=3                                       Path(S1008,S1171)
	S1173= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F826)
	S1174= CU_MEM.IRFunc1=rT                                    Path(S1012,S1173)
	S1175= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F827)
	S1176= CU_MEM.IRFunc2=0                                     Path(S1011,S1175)
	S1177= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F828)
	S1178= CU_MEM.Op=0                                          Path(S1010,S1177)
	S1179= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F829)
	S1180= CU_MEM.IRFunc=3                                      Path(S1015,S1179)
	S1181= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F830)
	S1182= CU_WB.IRFunc1=rT                                     Path(S1019,S1181)
	S1183= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F831)
	S1184= CU_WB.IRFunc2=0                                      Path(S1018,S1183)
	S1185= IR_WB.Out31_26=>CU_WB.Op                             Premise(F832)
	S1186= CU_WB.Op=0                                           Path(S1017,S1185)
	S1187= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F833)
	S1188= CU_WB.IRFunc=3                                       Path(S1022,S1187)
	S1189= CtrlALUOut_MEM=0                                     Premise(F834)
	S1190= [ALUOut_MEM]=FU(a)>>sa                               ALUOut_MEM-Hold(S923,S1189)
	S1191= CtrlALUOut_DMMU1=0                                   Premise(F835)
	S1192= [ALUOut_DMMU1]=FU(a)>>sa                             ALUOut_DMMU1-Hold(S925,S1191)
	S1193= CtrlALUOut_DMMU2=0                                   Premise(F836)
	S1194= [ALUOut_DMMU2]=FU(a)>>sa                             ALUOut_DMMU2-Hold(S927,S1193)
	S1195= CtrlALUOut_WB=1                                      Premise(F837)
	S1196= [ALUOut_WB]=FU(a)>>sa                                ALUOut_WB-Write(S1033,S1195)
	S1197= CtrlB_EX=0                                           Premise(F838)
	S1198= [B_EX]=FU(a)                                         B_EX-Hold(S931,S1197)
	S1199= CtrlB_MEM=0                                          Premise(F839)
	S1200= CtrlB_WB=0                                           Premise(F840)
	S1201= CtrlICache=0                                         Premise(F841)
	S1202= ICache[addr]={0,0,rT,rD,sa,3}                        ICache-Hold(S935,S1201)
	S1203= CtrlIMMU=0                                           Premise(F842)
	S1204= CtrlIR_DMMU1=0                                       Premise(F843)
	S1205= [IR_DMMU1]={0,0,rT,rD,sa,3}                          IR_DMMU1-Hold(S938,S1204)
	S1206= CtrlIR_DMMU2=0                                       Premise(F844)
	S1207= [IR_DMMU2]={0,0,rT,rD,sa,3}                          IR_DMMU2-Hold(S940,S1206)
	S1208= CtrlIR_EX=0                                          Premise(F845)
	S1209= [IR_EX]={0,0,rT,rD,sa,3}                             IR_EX-Hold(S942,S1208)
	S1210= CtrlIR_ID=0                                          Premise(F846)
	S1211= [IR_ID]={0,0,rT,rD,sa,3}                             IR_ID-Hold(S944,S1210)
	S1212= CtrlIR_IMMU=0                                        Premise(F847)
	S1213= CtrlIR_MEM=0                                         Premise(F848)
	S1214= [IR_MEM]={0,0,rT,rD,sa,3}                            IR_MEM-Hold(S947,S1213)
	S1215= CtrlIR_WB=1                                          Premise(F849)
	S1216= [IR_WB]={0,0,rT,rD,sa,3}                             IR_WB-Write(S1135,S1215)
	S1217= CtrlGPR=0                                            Premise(F850)
	S1218= GPR[rT]=a                                            GPR-Hold(S951,S1217)
	S1219= CtrlIAddrReg=0                                       Premise(F851)
	S1220= CtrlPC=0                                             Premise(F852)
	S1221= CtrlPCInc=0                                          Premise(F853)
	S1222= PC[CIA]=addr                                         PC-Hold(S955,S1221)
	S1223= PC[Out]=addr+4                                       PC-Hold(S956,S1220,S1221)
	S1224= CtrlIMem=0                                           Premise(F854)
	S1225= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                    IMem-Hold(S958,S1224)
	S1226= CtrlICacheReg=0                                      Premise(F855)
	S1227= CtrlASIDIn=0                                         Premise(F856)
	S1228= CtrlCP0=0                                            Premise(F857)
	S1229= CP0[ASID]=pid                                        CP0-Hold(S962,S1228)
	S1230= CtrlEPCIn=0                                          Premise(F858)
	S1231= CtrlExCodeIn=0                                       Premise(F859)
	S1232= CtrlIRMux=0                                          Premise(F860)

WB	S1233= ALUOut_MEM.Out=FU(a)>>sa                             ALUOut_MEM-Out(S1190)
	S1234= ALUOut_MEM.Out1_0={FU(a)>>sa}[1:0]                   ALUOut_MEM-Out(S1190)
	S1235= ALUOut_MEM.Out4_0={FU(a)>>sa}[4:0]                   ALUOut_MEM-Out(S1190)
	S1236= ALUOut_DMMU1.Out=FU(a)>>sa                           ALUOut_DMMU1-Out(S1192)
	S1237= ALUOut_DMMU1.Out1_0={FU(a)>>sa}[1:0]                 ALUOut_DMMU1-Out(S1192)
	S1238= ALUOut_DMMU1.Out4_0={FU(a)>>sa}[4:0]                 ALUOut_DMMU1-Out(S1192)
	S1239= ALUOut_DMMU2.Out=FU(a)>>sa                           ALUOut_DMMU2-Out(S1194)
	S1240= ALUOut_DMMU2.Out1_0={FU(a)>>sa}[1:0]                 ALUOut_DMMU2-Out(S1194)
	S1241= ALUOut_DMMU2.Out4_0={FU(a)>>sa}[4:0]                 ALUOut_DMMU2-Out(S1194)
	S1242= ALUOut_WB.Out=FU(a)>>sa                              ALUOut_WB-Out(S1196)
	S1243= ALUOut_WB.Out1_0={FU(a)>>sa}[1:0]                    ALUOut_WB-Out(S1196)
	S1244= ALUOut_WB.Out4_0={FU(a)>>sa}[4:0]                    ALUOut_WB-Out(S1196)
	S1245= B_EX.Out=FU(a)                                       B_EX-Out(S1198)
	S1246= B_EX.Out1_0={FU(a)}[1:0]                             B_EX-Out(S1198)
	S1247= B_EX.Out4_0={FU(a)}[4:0]                             B_EX-Out(S1198)
	S1248= IR_DMMU1.Out={0,0,rT,rD,sa,3}                        IR_DMMU1-Out(S1205)
	S1249= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1205)
	S1250= IR_DMMU1.Out25_21=0                                  IR_DMMU1-Out(S1205)
	S1251= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1205)
	S1252= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1205)
	S1253= IR_DMMU1.Out10_6=sa                                  IR_DMMU1-Out(S1205)
	S1254= IR_DMMU1.Out5_0=3                                    IR_DMMU1-Out(S1205)
	S1255= IR_DMMU2.Out={0,0,rT,rD,sa,3}                        IR_DMMU2-Out(S1207)
	S1256= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1207)
	S1257= IR_DMMU2.Out25_21=0                                  IR_DMMU2-Out(S1207)
	S1258= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1207)
	S1259= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1207)
	S1260= IR_DMMU2.Out10_6=sa                                  IR_DMMU2-Out(S1207)
	S1261= IR_DMMU2.Out5_0=3                                    IR_DMMU2-Out(S1207)
	S1262= IR_EX.Out={0,0,rT,rD,sa,3}                           IR_EX-Out(S1209)
	S1263= IR_EX.Out31_26=0                                     IR_EX-Out(S1209)
	S1264= IR_EX.Out25_21=0                                     IR_EX-Out(S1209)
	S1265= IR_EX.Out20_16=rT                                    IR_EX-Out(S1209)
	S1266= IR_EX.Out15_11=rD                                    IR_EX-Out(S1209)
	S1267= IR_EX.Out10_6=sa                                     IR_EX-Out(S1209)
	S1268= IR_EX.Out5_0=3                                       IR_EX-Out(S1209)
	S1269= IR_ID.Out={0,0,rT,rD,sa,3}                           IR-Out(S1211)
	S1270= IR_ID.Out31_26=0                                     IR-Out(S1211)
	S1271= IR_ID.Out25_21=0                                     IR-Out(S1211)
	S1272= IR_ID.Out20_16=rT                                    IR-Out(S1211)
	S1273= IR_ID.Out15_11=rD                                    IR-Out(S1211)
	S1274= IR_ID.Out10_6=sa                                     IR-Out(S1211)
	S1275= IR_ID.Out5_0=3                                       IR-Out(S1211)
	S1276= IR_MEM.Out={0,0,rT,rD,sa,3}                          IR_MEM-Out(S1214)
	S1277= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1214)
	S1278= IR_MEM.Out25_21=0                                    IR_MEM-Out(S1214)
	S1279= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1214)
	S1280= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1214)
	S1281= IR_MEM.Out10_6=sa                                    IR_MEM-Out(S1214)
	S1282= IR_MEM.Out5_0=3                                      IR_MEM-Out(S1214)
	S1283= IR_WB.Out={0,0,rT,rD,sa,3}                           IR-Out(S1216)
	S1284= IR_WB.Out31_26=0                                     IR-Out(S1216)
	S1285= IR_WB.Out25_21=0                                     IR-Out(S1216)
	S1286= IR_WB.Out20_16=rT                                    IR-Out(S1216)
	S1287= IR_WB.Out15_11=rD                                    IR-Out(S1216)
	S1288= IR_WB.Out10_6=sa                                     IR-Out(S1216)
	S1289= IR_WB.Out5_0=3                                       IR-Out(S1216)
	S1290= PC.CIA=addr                                          PC-Out(S1222)
	S1291= PC.CIA31_28=addr[31:28]                              PC-Out(S1222)
	S1292= PC.Out=addr+4                                        PC-Out(S1223)
	S1293= CP0.ASID=pid                                         CP0-Read-ASID(S1229)
	S1294= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F861)
	S1295= ALUOut_DMMU1.In=FU(a)>>sa                            Path(S1233,S1294)
	S1296= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F862)
	S1297= ALUOut_DMMU2.In=FU(a)>>sa                            Path(S1236,S1296)
	S1298= SU.Out=>ALUOut_MEM.In                                Premise(F863)
	S1299= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F864)
	S1300= ALUOut_WB.In=FU(a)>>sa                               Path(S1239,S1299)
	S1301= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F865)
	S1302= FU.OutID2=>B_EX.In                                   Premise(F866)
	S1303= B_MEM.Out=>B_WB.In                                   Premise(F867)
	S1304= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F868)
	S1305= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F869)
	S1306= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F870)
	S1307= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F871)
	S1308= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F872)
	S1309= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F873)
	S1310= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F874)
	S1311= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F875)
	S1312= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F876)
	S1313= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F877)
	S1314= FU.Bub_ID=>CU_ID.Bub                                 Premise(F878)
	S1315= FU.Halt_ID=>CU_ID.Halt                               Premise(F879)
	S1316= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F880)
	S1317= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F881)
	S1318= FU.Bub_IF=>CU_IF.Bub                                 Premise(F882)
	S1319= FU.Halt_IF=>CU_IF.Halt                               Premise(F883)
	S1320= ICache.Hit=>CU_IF.ICacheHit                          Premise(F884)
	S1321= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F885)
	S1322= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F886)
	S1323= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F887)
	S1324= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F888)
	S1325= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F889)
	S1326= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F890)
	S1327= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F891)
	S1328= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F892)
	S1329= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F893)
	S1330= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F894)
	S1331= ICache.Hit=>FU.ICacheHit                             Premise(F895)
	S1332= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F896)
	S1333= FU.IR_DMMU1={0,0,rT,rD,sa,3}                         Path(S1248,S1332)
	S1334= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F897)
	S1335= FU.IR_DMMU2={0,0,rT,rD,sa,3}                         Path(S1255,S1334)
	S1336= IR_EX.Out=>FU.IR_EX                                  Premise(F898)
	S1337= FU.IR_EX={0,0,rT,rD,sa,3}                            Path(S1262,S1336)
	S1338= IR_ID.Out=>FU.IR_ID                                  Premise(F899)
	S1339= FU.IR_ID={0,0,rT,rD,sa,3}                            Path(S1269,S1338)
	S1340= IR_MEM.Out=>FU.IR_MEM                                Premise(F900)
	S1341= FU.IR_MEM={0,0,rT,rD,sa,3}                           Path(S1276,S1340)
	S1342= IR_WB.Out=>FU.IR_WB                                  Premise(F901)
	S1343= FU.IR_WB={0,0,rT,rD,sa,3}                            Path(S1283,S1342)
	S1344= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F902)
	S1345= FU.InDMMU1=FU(a)>>sa                                 Path(S1236,S1344)
	S1346= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F903)
	S1347= FU.InDMMU1_WReg=rD                                   Path(S1252,S1346)
	S1348= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F904)
	S1349= FU.InDMMU2=FU(a)>>sa                                 Path(S1239,S1348)
	S1350= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F905)
	S1351= FU.InDMMU2_WReg=rD                                   Path(S1259,S1350)
	S1352= SU.Out=>FU.InEX                                      Premise(F906)
	S1353= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F907)
	S1354= FU.InEX_WReg=rD                                      Path(S1266,S1353)
	S1355= GPR.Rdata2=>FU.InID2                                 Premise(F908)
	S1356= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F909)
	S1357= FU.InID2_RReg=rT                                     Path(S1272,S1356)
	S1358= ALUOut_MEM.Out=>FU.InMEM                             Premise(F910)
	S1359= FU.InMEM=FU(a)>>sa                                   Path(S1233,S1358)
	S1360= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F911)
	S1361= FU.InMEM_WReg=rD                                     Path(S1280,S1360)
	S1362= ALUOut_WB.Out=>FU.InWB                               Premise(F912)
	S1363= FU.InWB=FU(a)>>sa                                    Path(S1242,S1362)
	S1364= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F913)
	S1365= FU.InWB_WReg=rD                                      Path(S1287,S1364)
	S1366= IR_ID.Out20_16=>GPR.RReg2                            Premise(F914)
	S1367= GPR.RReg2=rT                                         Path(S1272,S1366)
	S1368= GPR.Rdata2=a                                         GPR-Read(S1367,S1218)
	S1369= FU.InID2=a                                           Path(S1368,S1355)
	S1370= FU.OutID2=FU(a)                                      FU-Forward(S1369)
	S1371= B_EX.In=FU(a)                                        Path(S1370,S1302)
	S1372= ALUOut_WB.Out=>GPR.WData                             Premise(F915)
	S1373= GPR.WData=FU(a)>>sa                                  Path(S1242,S1372)
	S1374= IR_WB.Out15_11=>GPR.WReg                             Premise(F916)
	S1375= GPR.WReg=rD                                          Path(S1287,S1374)
	S1376= IMMU.Addr=>IAddrReg.In                               Premise(F917)
	S1377= PC.Out=>ICache.IEA                                   Premise(F918)
	S1378= ICache.IEA=addr+4                                    Path(S1292,S1377)
	S1379= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1378)
	S1380= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1379,S1320)
	S1381= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1379,S1331)
	S1382= ICache.Out=>ICacheReg.In                             Premise(F919)
	S1383= PC.Out=>IMMU.IEA                                     Premise(F920)
	S1384= IMMU.IEA=addr+4                                      Path(S1292,S1383)
	S1385= CP0.ASID=>IMMU.PID                                   Premise(F921)
	S1386= IMMU.PID=pid                                         Path(S1293,S1385)
	S1387= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1386,S1384)
	S1388= IAddrReg.In={pid,addr+4}                             Path(S1387,S1376)
	S1389= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1386,S1384)
	S1390= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1389,S1321)
	S1391= IR_MEM.Out=>IR_DMMU1.In                              Premise(F922)
	S1392= IR_DMMU1.In={0,0,rT,rD,sa,3}                         Path(S1276,S1391)
	S1393= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F923)
	S1394= IR_DMMU2.In={0,0,rT,rD,sa,3}                         Path(S1248,S1393)
	S1395= IR_ID.Out=>IR_EX.In                                  Premise(F924)
	S1396= IR_EX.In={0,0,rT,rD,sa,3}                            Path(S1269,S1395)
	S1397= ICache.Out=>IR_ID.In                                 Premise(F925)
	S1398= ICache.Out=>IR_IMMU.In                               Premise(F926)
	S1399= IR_EX.Out=>IR_MEM.In                                 Premise(F927)
	S1400= IR_MEM.In={0,0,rT,rD,sa,3}                           Path(S1262,S1399)
	S1401= IR_DMMU2.Out=>IR_WB.In                               Premise(F928)
	S1402= IR_WB.In={0,0,rT,rD,sa,3}                            Path(S1255,S1401)
	S1403= IR_MEM.Out=>IR_WB.In                                 Premise(F929)
	S1404= B_EX.Out=>SU.Data                                    Premise(F930)
	S1405= SU.Data=FU(a)                                        Path(S1245,S1404)
	S1406= IR_EX.Out10_6=>SU.Shamt                              Premise(F931)
	S1407= SU.Shamt=sa                                          Path(S1267,S1406)
	S1408= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F932)
	S1409= CU_DMMU1.IRFunc1=rT                                  Path(S1251,S1408)
	S1410= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F933)
	S1411= CU_DMMU1.IRFunc2=0                                   Path(S1250,S1410)
	S1412= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F934)
	S1413= CU_DMMU1.Op=0                                        Path(S1249,S1412)
	S1414= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F935)
	S1415= CU_DMMU1.IRFunc=3                                    Path(S1254,S1414)
	S1416= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F936)
	S1417= CU_DMMU2.IRFunc1=rT                                  Path(S1258,S1416)
	S1418= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F937)
	S1419= CU_DMMU2.IRFunc2=0                                   Path(S1257,S1418)
	S1420= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F938)
	S1421= CU_DMMU2.Op=0                                        Path(S1256,S1420)
	S1422= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F939)
	S1423= CU_DMMU2.IRFunc=3                                    Path(S1261,S1422)
	S1424= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F940)
	S1425= CU_EX.IRFunc1=rT                                     Path(S1265,S1424)
	S1426= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F941)
	S1427= CU_EX.IRFunc2=0                                      Path(S1264,S1426)
	S1428= IR_EX.Out31_26=>CU_EX.Op                             Premise(F942)
	S1429= CU_EX.Op=0                                           Path(S1263,S1428)
	S1430= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F943)
	S1431= CU_EX.IRFunc=3                                       Path(S1268,S1430)
	S1432= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F944)
	S1433= CU_ID.IRFunc1=rT                                     Path(S1272,S1432)
	S1434= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F945)
	S1435= CU_ID.IRFunc2=0                                      Path(S1271,S1434)
	S1436= IR_ID.Out31_26=>CU_ID.Op                             Premise(F946)
	S1437= CU_ID.Op=0                                           Path(S1270,S1436)
	S1438= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F947)
	S1439= CU_ID.IRFunc=3                                       Path(S1275,S1438)
	S1440= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F948)
	S1441= CU_MEM.IRFunc1=rT                                    Path(S1279,S1440)
	S1442= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F949)
	S1443= CU_MEM.IRFunc2=0                                     Path(S1278,S1442)
	S1444= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F950)
	S1445= CU_MEM.Op=0                                          Path(S1277,S1444)
	S1446= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F951)
	S1447= CU_MEM.IRFunc=3                                      Path(S1282,S1446)
	S1448= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F952)
	S1449= CU_WB.IRFunc1=rT                                     Path(S1286,S1448)
	S1450= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F953)
	S1451= CU_WB.IRFunc2=0                                      Path(S1285,S1450)
	S1452= IR_WB.Out31_26=>CU_WB.Op                             Premise(F954)
	S1453= CU_WB.Op=0                                           Path(S1284,S1452)
	S1454= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F955)
	S1455= CU_WB.IRFunc=3                                       Path(S1289,S1454)
	S1456= CtrlALUOut_MEM=0                                     Premise(F956)
	S1457= [ALUOut_MEM]=FU(a)>>sa                               ALUOut_MEM-Hold(S1190,S1456)
	S1458= CtrlALUOut_DMMU1=0                                   Premise(F957)
	S1459= [ALUOut_DMMU1]=FU(a)>>sa                             ALUOut_DMMU1-Hold(S1192,S1458)
	S1460= CtrlALUOut_DMMU2=0                                   Premise(F958)
	S1461= [ALUOut_DMMU2]=FU(a)>>sa                             ALUOut_DMMU2-Hold(S1194,S1460)
	S1462= CtrlALUOut_WB=0                                      Premise(F959)
	S1463= [ALUOut_WB]=FU(a)>>sa                                ALUOut_WB-Hold(S1196,S1462)
	S1464= CtrlB_EX=0                                           Premise(F960)
	S1465= [B_EX]=FU(a)                                         B_EX-Hold(S1198,S1464)
	S1466= CtrlB_MEM=0                                          Premise(F961)
	S1467= CtrlB_WB=0                                           Premise(F962)
	S1468= CtrlICache=0                                         Premise(F963)
	S1469= ICache[addr]={0,0,rT,rD,sa,3}                        ICache-Hold(S1202,S1468)
	S1470= CtrlIMMU=0                                           Premise(F964)
	S1471= CtrlIR_DMMU1=0                                       Premise(F965)
	S1472= [IR_DMMU1]={0,0,rT,rD,sa,3}                          IR_DMMU1-Hold(S1205,S1471)
	S1473= CtrlIR_DMMU2=0                                       Premise(F966)
	S1474= [IR_DMMU2]={0,0,rT,rD,sa,3}                          IR_DMMU2-Hold(S1207,S1473)
	S1475= CtrlIR_EX=0                                          Premise(F967)
	S1476= [IR_EX]={0,0,rT,rD,sa,3}                             IR_EX-Hold(S1209,S1475)
	S1477= CtrlIR_ID=0                                          Premise(F968)
	S1478= [IR_ID]={0,0,rT,rD,sa,3}                             IR_ID-Hold(S1211,S1477)
	S1479= CtrlIR_IMMU=0                                        Premise(F969)
	S1480= CtrlIR_MEM=0                                         Premise(F970)
	S1481= [IR_MEM]={0,0,rT,rD,sa,3}                            IR_MEM-Hold(S1214,S1480)
	S1482= CtrlIR_WB=0                                          Premise(F971)
	S1483= [IR_WB]={0,0,rT,rD,sa,3}                             IR_WB-Hold(S1216,S1482)
	S1484= CtrlGPR=1                                            Premise(F972)
	S1485= GPR[rD]=FU(a)>>sa                                    GPR-Write(S1375,S1373,S1484)
	S1486= CtrlIAddrReg=0                                       Premise(F973)
	S1487= CtrlPC=0                                             Premise(F974)
	S1488= CtrlPCInc=0                                          Premise(F975)
	S1489= PC[CIA]=addr                                         PC-Hold(S1222,S1488)
	S1490= PC[Out]=addr+4                                       PC-Hold(S1223,S1487,S1488)
	S1491= CtrlIMem=0                                           Premise(F976)
	S1492= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                    IMem-Hold(S1225,S1491)
	S1493= CtrlICacheReg=0                                      Premise(F977)
	S1494= CtrlASIDIn=0                                         Premise(F978)
	S1495= CtrlCP0=0                                            Premise(F979)
	S1496= CP0[ASID]=pid                                        CP0-Hold(S1229,S1495)
	S1497= CtrlEPCIn=0                                          Premise(F980)
	S1498= CtrlExCodeIn=0                                       Premise(F981)
	S1499= CtrlIRMux=0                                          Premise(F982)

POST	S1457= [ALUOut_MEM]=FU(a)>>sa                               ALUOut_MEM-Hold(S1190,S1456)
	S1459= [ALUOut_DMMU1]=FU(a)>>sa                             ALUOut_DMMU1-Hold(S1192,S1458)
	S1461= [ALUOut_DMMU2]=FU(a)>>sa                             ALUOut_DMMU2-Hold(S1194,S1460)
	S1463= [ALUOut_WB]=FU(a)>>sa                                ALUOut_WB-Hold(S1196,S1462)
	S1465= [B_EX]=FU(a)                                         B_EX-Hold(S1198,S1464)
	S1469= ICache[addr]={0,0,rT,rD,sa,3}                        ICache-Hold(S1202,S1468)
	S1472= [IR_DMMU1]={0,0,rT,rD,sa,3}                          IR_DMMU1-Hold(S1205,S1471)
	S1474= [IR_DMMU2]={0,0,rT,rD,sa,3}                          IR_DMMU2-Hold(S1207,S1473)
	S1476= [IR_EX]={0,0,rT,rD,sa,3}                             IR_EX-Hold(S1209,S1475)
	S1478= [IR_ID]={0,0,rT,rD,sa,3}                             IR_ID-Hold(S1211,S1477)
	S1481= [IR_MEM]={0,0,rT,rD,sa,3}                            IR_MEM-Hold(S1214,S1480)
	S1483= [IR_WB]={0,0,rT,rD,sa,3}                             IR_WB-Hold(S1216,S1482)
	S1485= GPR[rD]=FU(a)>>sa                                    GPR-Write(S1375,S1373,S1484)
	S1489= PC[CIA]=addr                                         PC-Hold(S1222,S1488)
	S1490= PC[Out]=addr+4                                       PC-Hold(S1223,S1487,S1488)
	S1492= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                    IMem-Hold(S1225,S1491)
	S1496= CP0[ASID]=pid                                        CP0-Hold(S1229,S1495)

