0.7
v2020.3.0
Apr  7 2021
05:23:02
/media/satvik/Study/M_tech/IITB/ARM_SoC_Design_Workshop/Lab_2/Vivado/Binary Adders/Binary Adders.sim/sim_1/behav/xsim/glbl.v,1617756343,verilog,,,,glbl,,,,,,,,
/media/satvik/Study/M_tech/IITB/ARM_SoC_Design_Workshop/Lab_2/Vivado/Binary Adders/Binary Adders.srcs/sources_1/new/Full_adder.v,1706770877,verilog,,/media/satvik/Study/M_tech/IITB/ARM_SoC_Design_Workshop/Lab_2/Vivado/Binary Adders/Binary Adders.srcs/sources_1/new/Half_Adder.v,,Full_Adder,,,,,,,,
/media/satvik/Study/M_tech/IITB/ARM_SoC_Design_Workshop/Lab_2/Vivado/Binary Adders/Binary Adders.srcs/sources_1/new/Half_Adder.v,1706770726,verilog,,/media/satvik/Study/M_tech/IITB/ARM_SoC_Design_Workshop/Lab_2/Vivado/Binary Adders/Binary Adders.srcs/sources_1/new/tb_binary_adder.v,,Half_Adder,,,,,,,,
/media/satvik/Study/M_tech/IITB/ARM_SoC_Design_Workshop/Lab_2/Vivado/Binary Adders/Binary Adders.srcs/sources_1/new/tb_binary_adder.v,1706770190,verilog,,,,tb_binary_adder,,,,,,,,
