Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 18 23:01:53 2025
| Host         : DESKTOP-3T5D140 running 64-bit major release  (build 9200)
| Command      : report_drc -file CPU_tb_drc_routed.rpt -pb CPU_tb_drc_routed.pb -rpx CPU_tb_drc_routed.rpx
| Design       : CPU_tb
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 28
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 27         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net CPU/i_decode/E[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[2][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[2][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[0]_0[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[15][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[15][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[0]_1[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[5][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[5][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[0]_2[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[13][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[13][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[0]_3[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[9][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[9][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[0]_4[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[1][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[1][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[0]_5[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[17][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[17][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[0]_6[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[31][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[31][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[0]_7[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[19][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[19][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[2]_4[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[16][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[16][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[2]_5[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[8][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[8][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[2]_6[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[14][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[14][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[2]_7[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[4][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[4][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[2]_8[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[12][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[12][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[2]_9[0] is a gated clock net sourced by a combinational pin CPU/i_decode/data_out_reg[31]_i_2/O, cell CPU/i_decode/data_out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_10[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[11][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[11][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_11[0] is a gated clock net sourced by a combinational pin CPU/i_decode/flags_out_reg[2]_i_2/O, cell CPU/i_decode/flags_out_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_11[1] is a gated clock net sourced by a combinational pin CPU/i_decode/flags_out_reg[0]_i_2/O, cell CPU/i_decode/flags_out_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_2[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[18][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[18][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_3[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[0][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[0][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_5[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[6][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[6][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_6[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[20][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[20][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_7[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[10][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[10][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_8[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[7][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[7][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net CPU/i_decode/uop_reg[3]_9[0] is a gated clock net sourced by a combinational pin CPU/i_decode/dcache_block_reg[3][31]_i_1/O, cell CPU/i_decode/dcache_block_reg[3][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1_n_10 is a gated clock net sourced by a combinational pin CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1/O, cell CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net CPU/i_execute/i_dcache/last_clock_state_reg_i_2_n_10 is a gated clock net sourced by a combinational pin CPU/i_execute/i_dcache/last_clock_state_reg_i_2/O, cell CPU/i_execute/i_dcache/last_clock_state_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1 is driving clock pin of 96 cells. This could lead to large hold time violations. Involved cells are:
CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5/RAMA (in CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5/RAMA_D1 (in CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5/RAMB (in CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5/RAMB_D1 (in CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5/RAMC (in CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5/RAMC_D1 (in CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5/RAMD (in CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5/RAMD_D1 (in CPU/i_execute/i_regs/regs_reg_r1_0_15_0_5 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17/RAMA (in CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17/RAMA_D1 (in CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17/RAMB (in CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17/RAMB_D1 (in CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17/RAMC (in CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17/RAMC_D1 (in CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17 macro), CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17/RAMD (in CPU/i_execute/i_regs/regs_reg_r1_0_15_12_17 macro) (the first 15 of 96 listed)
Related violations: <none>


