
Temperature Sensor Array.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010dec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08010f90  08010f90  00020f90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113f4  080113f4  00030350  2**0
                  CONTENTS
  4 .ARM          00000008  080113f4  080113f4  000213f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113fc  080113fc  00030350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113fc  080113fc  000213fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011400  08011400  00021400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  08011404  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022c0  20000350  08011754  00030350  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20002610  08011754  00032610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030350  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fd28  00000000  00000000  00030380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c6f  00000000  00000000  000600a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001eb0  00000000  00000000  00065d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c70  00000000  00000000  00067bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020d05  00000000  00000000  00069838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a88c  00000000  00000000  0008a53d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000acefa  00000000  00000000  000b4dc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00161cc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000091f0  00000000  00000000  00161d18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0016af08  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0016afd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000350 	.word	0x20000350
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010f74 	.word	0x08010f74

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000354 	.word	0x20000354
 80001dc:	08010f74 	.word	0x08010f74

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <OperateLED_A>:
#include "BSP.h"
#include "main.h"


void OperateLED_A (LEDState_t eState)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
	if(eState == eLED_On)
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d105      	bne.n	8000ecc <OperateLED_A+0x1c>
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	4807      	ldr	r0, [pc, #28]	; (8000ee4 <OperateLED_A+0x34>)
 8000ec6:	f001 fb89 	bl	80025dc <HAL_GPIO_WritePin>
	}
	else if(eState == eLED_Off)
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
	}
}
 8000eca:	e007      	b.n	8000edc <OperateLED_A+0x2c>
	else if(eState == eLED_Off)
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d104      	bne.n	8000edc <OperateLED_A+0x2c>
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <OperateLED_A+0x34>)
 8000ed8:	f001 fb80 	bl	80025dc <HAL_GPIO_WritePin>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40020800 	.word	0x40020800

08000ee8 <OperateLED_C>:
	{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
	}
}
void OperateLED_C (LEDState_t eState)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
	if(eState == eLED_On)
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d105      	bne.n	8000f04 <OperateLED_C+0x1c>
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2104      	movs	r1, #4
 8000efc:	4807      	ldr	r0, [pc, #28]	; (8000f1c <OperateLED_C+0x34>)
 8000efe:	f001 fb6d 	bl	80025dc <HAL_GPIO_WritePin>
	}
	else if(eState == eLED_Off)
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
	}
}
 8000f02:	e007      	b.n	8000f14 <OperateLED_C+0x2c>
	else if(eState == eLED_Off)
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d104      	bne.n	8000f14 <OperateLED_C+0x2c>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2104      	movs	r1, #4
 8000f0e:	4803      	ldr	r0, [pc, #12]	; (8000f1c <OperateLED_C+0x34>)
 8000f10:	f001 fb64 	bl	80025dc <HAL_GPIO_WritePin>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40020800 	.word	0x40020800

08000f20 <ToggleLED_B>:
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
	}
}

void ToggleLED_B()
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000f24:	2102      	movs	r1, #2
 8000f26:	4802      	ldr	r0, [pc, #8]	; (8000f30 <ToggleLED_B+0x10>)
 8000f28:	f001 fb71 	bl	800260e <HAL_GPIO_TogglePin>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40020800 	.word	0x40020800

08000f34 <ToggleLED_D>:

void ToggleLED_D()
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000f38:	2108      	movs	r1, #8
 8000f3a:	4802      	ldr	r0, [pc, #8]	; (8000f44 <ToggleLED_D+0x10>)
 8000f3c:	f001 fb67 	bl	800260e <HAL_GPIO_TogglePin>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40020800 	.word	0x40020800

08000f48 <OperateSensorPower_A>:

void OperateSensorPower_A (SensorState_t eState)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	if(eState == eSensor_On)
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d106      	bne.n	8000f66 <OperateSensorPower_A+0x1e>
	{
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f5e:	4808      	ldr	r0, [pc, #32]	; (8000f80 <OperateSensorPower_A+0x38>)
 8000f60:	f001 fb3c 	bl	80025dc <HAL_GPIO_WritePin>
	}
	else if(eState == eSensor_Off)
	{
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_SET);
	}
}
 8000f64:	e008      	b.n	8000f78 <OperateSensorPower_A+0x30>
	else if(eState == eSensor_Off)
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d105      	bne.n	8000f78 <OperateSensorPower_A+0x30>
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f72:	4803      	ldr	r0, [pc, #12]	; (8000f80 <OperateSensorPower_A+0x38>)
 8000f74:	f001 fb32 	bl	80025dc <HAL_GPIO_WritePin>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40020800 	.word	0x40020800

08000f84 <OperateSensorPower_B>:
void OperateSensorPower_B (SensorState_t eState)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
	if(eState == eSensor_On)
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d106      	bne.n	8000fa2 <OperateSensorPower_B+0x1e>
	{
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9a:	4808      	ldr	r0, [pc, #32]	; (8000fbc <OperateSensorPower_B+0x38>)
 8000f9c:	f001 fb1e 	bl	80025dc <HAL_GPIO_WritePin>
	}
	else if(eState == eSensor_Off)
	{
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_SET);
	}
}
 8000fa0:	e008      	b.n	8000fb4 <OperateSensorPower_B+0x30>
	else if(eState == eSensor_Off)
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d105      	bne.n	8000fb4 <OperateSensorPower_B+0x30>
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fae:	4803      	ldr	r0, [pc, #12]	; (8000fbc <OperateSensorPower_B+0x38>)
 8000fb0:	f001 fb14 	bl	80025dc <HAL_GPIO_WritePin>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40020800 	.word	0x40020800

08000fc0 <TurnAllSensorOn>:

void TurnAllSensorOn()
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
	OperateSensorPower_A(eSensor_On);
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f7ff ffbf 	bl	8000f48 <OperateSensorPower_A>
	OperateSensorPower_B(eSensor_On);
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff ffda 	bl	8000f84 <OperateSensorPower_B>
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fd8:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <HAL_Init+0x40>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0d      	ldr	r2, [pc, #52]	; (8001014 <HAL_Init+0x40>)
 8000fde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fe2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fe4:	4b0b      	ldr	r3, [pc, #44]	; (8001014 <HAL_Init+0x40>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0a      	ldr	r2, [pc, #40]	; (8001014 <HAL_Init+0x40>)
 8000fea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff0:	4b08      	ldr	r3, [pc, #32]	; (8001014 <HAL_Init+0x40>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a07      	ldr	r2, [pc, #28]	; (8001014 <HAL_Init+0x40>)
 8000ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ffa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ffc:	2003      	movs	r0, #3
 8000ffe:	f000 fdf5 	bl	8001bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001002:	2000      	movs	r0, #0
 8001004:	f000 f808 	bl	8001018 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001008:	f00c f84c 	bl	800d0a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40023c00 	.word	0x40023c00

08001018 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <HAL_InitTick+0x54>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b12      	ldr	r3, [pc, #72]	; (8001070 <HAL_InitTick+0x58>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	4619      	mov	r1, r3
 800102a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800102e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001032:	fbb2 f3f3 	udiv	r3, r2, r3
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fe0d 	bl	8001c56 <HAL_SYSTICK_Config>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e00e      	b.n	8001064 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b0f      	cmp	r3, #15
 800104a:	d80a      	bhi.n	8001062 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800104c:	2200      	movs	r2, #0
 800104e:	6879      	ldr	r1, [r7, #4]
 8001050:	f04f 30ff 	mov.w	r0, #4294967295
 8001054:	f000 fdd5 	bl	8001c02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001058:	4a06      	ldr	r2, [pc, #24]	; (8001074 <HAL_InitTick+0x5c>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800105e:	2300      	movs	r3, #0
 8001060:	e000      	b.n	8001064 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
}
 8001064:	4618      	mov	r0, r3
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000118 	.word	0x20000118
 8001070:	20000004 	.word	0x20000004
 8001074:	20000000 	.word	0x20000000

08001078 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800107c:	4b06      	ldr	r3, [pc, #24]	; (8001098 <HAL_IncTick+0x20>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	461a      	mov	r2, r3
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <HAL_IncTick+0x24>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4413      	add	r3, r2
 8001088:	4a04      	ldr	r2, [pc, #16]	; (800109c <HAL_IncTick+0x24>)
 800108a:	6013      	str	r3, [r2, #0]
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	20000004 	.word	0x20000004
 800109c:	20000a2c 	.word	0x20000a2c

080010a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  return uwTick;
 80010a4:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <HAL_GetTick+0x14>)
 80010a6:	681b      	ldr	r3, [r3, #0]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	20000a2c 	.word	0x20000a2c

080010b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c0:	f7ff ffee 	bl	80010a0 <HAL_GetTick>
 80010c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d0:	d005      	beq.n	80010de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010d2:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <HAL_Delay+0x44>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	4413      	add	r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010de:	bf00      	nop
 80010e0:	f7ff ffde 	bl	80010a0 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d8f7      	bhi.n	80010e0 <HAL_Delay+0x28>
  {
  }
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000004 	.word	0x20000004

08001100 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001108:	2300      	movs	r3, #0
 800110a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d101      	bne.n	8001116 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e033      	b.n	800117e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111a:	2b00      	cmp	r3, #0
 800111c:	d109      	bne.n	8001132 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f00b ffe8 	bl	800d0f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2200      	movs	r2, #0
 800112e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	f003 0310 	and.w	r3, r3, #16
 800113a:	2b00      	cmp	r3, #0
 800113c:	d118      	bne.n	8001170 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001142:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001146:	f023 0302 	bic.w	r3, r3, #2
 800114a:	f043 0202 	orr.w	r2, r3, #2
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f000 fb74 	bl	8001840 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001162:	f023 0303 	bic.w	r3, r3, #3
 8001166:	f043 0201 	orr.w	r2, r3, #1
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	641a      	str	r2, [r3, #64]	; 0x40
 800116e:	e001      	b.n	8001174 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800117c:	7bfb      	ldrb	r3, [r7, #15]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800119a:	2b01      	cmp	r3, #1
 800119c:	d101      	bne.n	80011a2 <HAL_ADC_Start_IT+0x1a>
 800119e:	2302      	movs	r3, #2
 80011a0:	e0a1      	b.n	80012e6 <HAL_ADC_Start_IT+0x15e>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2201      	movs	r2, #1
 80011a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d018      	beq.n	80011ea <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	689a      	ldr	r2, [r3, #8]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f042 0201 	orr.w	r2, r2, #1
 80011c6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011c8:	4b4a      	ldr	r3, [pc, #296]	; (80012f4 <HAL_ADC_Start_IT+0x16c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a4a      	ldr	r2, [pc, #296]	; (80012f8 <HAL_ADC_Start_IT+0x170>)
 80011ce:	fba2 2303 	umull	r2, r3, r2, r3
 80011d2:	0c9a      	lsrs	r2, r3, #18
 80011d4:	4613      	mov	r3, r2
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4413      	add	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80011dc:	e002      	b.n	80011e4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	3b01      	subs	r3, #1
 80011e2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1f9      	bne.n	80011de <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d169      	bne.n	80012cc <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001200:	f023 0301 	bic.w	r3, r3, #1
 8001204:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001216:	2b00      	cmp	r3, #0
 8001218:	d007      	beq.n	800122a <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001222:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001236:	d106      	bne.n	8001246 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123c:	f023 0206 	bic.w	r2, r3, #6
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	645a      	str	r2, [r3, #68]	; 0x44
 8001244:	e002      	b.n	800124c <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001254:	4b29      	ldr	r3, [pc, #164]	; (80012fc <HAL_ADC_Start_IT+0x174>)
 8001256:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001260:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001270:	f043 0320 	orr.w	r3, r3, #32
 8001274:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f003 031f 	and.w	r3, r3, #31
 800127e:	2b00      	cmp	r3, #0
 8001280:	d10f      	bne.n	80012a2 <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800128c:	2b00      	cmp	r3, #0
 800128e:	d129      	bne.n	80012e4 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689a      	ldr	r2, [r3, #8]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	e020      	b.n	80012e4 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a16      	ldr	r2, [pc, #88]	; (8001300 <HAL_ADC_Start_IT+0x178>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d11b      	bne.n	80012e4 <HAL_ADC_Start_IT+0x15c>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d114      	bne.n	80012e4 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	689a      	ldr	r2, [r3, #8]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	e00b      	b.n	80012e4 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d0:	f043 0210 	orr.w	r2, r3, #16
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012dc:	f043 0201 	orr.w	r2, r3, #1
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000118 	.word	0x20000118
 80012f8:	431bde83 	.word	0x431bde83
 80012fc:	40012300 	.word	0x40012300
 8001300:	40012000 	.word	0x40012000

08001304 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0302 	and.w	r3, r3, #2
 800131e:	2b02      	cmp	r3, #2
 8001320:	bf0c      	ite	eq
 8001322:	2301      	moveq	r3, #1
 8001324:	2300      	movne	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f003 0320 	and.w	r3, r3, #32
 8001334:	2b20      	cmp	r3, #32
 8001336:	bf0c      	ite	eq
 8001338:	2301      	moveq	r3, #1
 800133a:	2300      	movne	r3, #0
 800133c:	b2db      	uxtb	r3, r3
 800133e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d049      	beq.n	80013da <HAL_ADC_IRQHandler+0xd6>
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d046      	beq.n	80013da <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	f003 0310 	and.w	r3, r3, #16
 8001354:	2b00      	cmp	r3, #0
 8001356:	d105      	bne.n	8001364 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d12b      	bne.n	80013ca <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001376:	2b00      	cmp	r3, #0
 8001378:	d127      	bne.n	80013ca <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001380:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001384:	2b00      	cmp	r3, #0
 8001386:	d006      	beq.n	8001396 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001392:	2b00      	cmp	r3, #0
 8001394:	d119      	bne.n	80013ca <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f022 0220 	bic.w	r2, r2, #32
 80013a4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d105      	bne.n	80013ca <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	f043 0201 	orr.w	r2, r3, #1
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f000 f8e8 	bl	80015a0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f06f 0212 	mvn.w	r2, #18
 80013d8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	bf0c      	ite	eq
 80013e8:	2301      	moveq	r3, #1
 80013ea:	2300      	movne	r3, #0
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013fa:	2b80      	cmp	r3, #128	; 0x80
 80013fc:	bf0c      	ite	eq
 80013fe:	2301      	moveq	r3, #1
 8001400:	2300      	movne	r3, #0
 8001402:	b2db      	uxtb	r3, r3
 8001404:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d057      	beq.n	80014bc <HAL_ADC_IRQHandler+0x1b8>
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d054      	beq.n	80014bc <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	f003 0310 	and.w	r3, r3, #16
 800141a:	2b00      	cmp	r3, #0
 800141c:	d105      	bne.n	800142a <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d139      	bne.n	80014ac <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800143e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001442:	2b00      	cmp	r3, #0
 8001444:	d006      	beq.n	8001454 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001450:	2b00      	cmp	r3, #0
 8001452:	d12b      	bne.n	80014ac <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800145e:	2b00      	cmp	r3, #0
 8001460:	d124      	bne.n	80014ac <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800146c:	2b00      	cmp	r3, #0
 800146e:	d11d      	bne.n	80014ac <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001474:	2b00      	cmp	r3, #0
 8001476:	d119      	bne.n	80014ac <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001486:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800149c:	2b00      	cmp	r3, #0
 800149e:	d105      	bne.n	80014ac <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a4:	f043 0201 	orr.w	r2, r3, #1
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f000 fac3 	bl	8001a38 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f06f 020c 	mvn.w	r2, #12
 80014ba:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	bf0c      	ite	eq
 80014ca:	2301      	moveq	r3, #1
 80014cc:	2300      	movne	r3, #0
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014dc:	2b40      	cmp	r3, #64	; 0x40
 80014de:	bf0c      	ite	eq
 80014e0:	2301      	moveq	r3, #1
 80014e2:	2300      	movne	r3, #0
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d017      	beq.n	800151e <HAL_ADC_IRQHandler+0x21a>
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d014      	beq.n	800151e <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d10d      	bne.n	800151e <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f850 	bl	80015b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f06f 0201 	mvn.w	r2, #1
 800151c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0320 	and.w	r3, r3, #32
 8001528:	2b20      	cmp	r3, #32
 800152a:	bf0c      	ite	eq
 800152c:	2301      	moveq	r3, #1
 800152e:	2300      	movne	r3, #0
 8001530:	b2db      	uxtb	r3, r3
 8001532:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800153e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001542:	bf0c      	ite	eq
 8001544:	2301      	moveq	r3, #1
 8001546:	2300      	movne	r3, #0
 8001548:	b2db      	uxtb	r3, r3
 800154a:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d015      	beq.n	800157e <HAL_ADC_IRQHandler+0x27a>
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d012      	beq.n	800157e <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155c:	f043 0202 	orr.w	r2, r3, #2
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f06f 0220 	mvn.w	r2, #32
 800156c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f000 f82a 	bl	80015c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f06f 0220 	mvn.w	r2, #32
 800157c:	601a      	str	r2, [r3, #0]
  }
}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001594:	4618      	mov	r0, r3
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d101      	bne.n	80015f8 <HAL_ADC_ConfigChannel+0x1c>
 80015f4:	2302      	movs	r3, #2
 80015f6:	e113      	b.n	8001820 <HAL_ADC_ConfigChannel+0x244>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b09      	cmp	r3, #9
 8001606:	d925      	bls.n	8001654 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68d9      	ldr	r1, [r3, #12]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	b29b      	uxth	r3, r3
 8001614:	461a      	mov	r2, r3
 8001616:	4613      	mov	r3, r2
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	4413      	add	r3, r2
 800161c:	3b1e      	subs	r3, #30
 800161e:	2207      	movs	r2, #7
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	43da      	mvns	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	400a      	ands	r2, r1
 800162c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	68d9      	ldr	r1, [r3, #12]
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	689a      	ldr	r2, [r3, #8]
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	b29b      	uxth	r3, r3
 800163e:	4618      	mov	r0, r3
 8001640:	4603      	mov	r3, r0
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	4403      	add	r3, r0
 8001646:	3b1e      	subs	r3, #30
 8001648:	409a      	lsls	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	430a      	orrs	r2, r1
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	e022      	b.n	800169a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6919      	ldr	r1, [r3, #16]
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	b29b      	uxth	r3, r3
 8001660:	461a      	mov	r2, r3
 8001662:	4613      	mov	r3, r2
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	4413      	add	r3, r2
 8001668:	2207      	movs	r2, #7
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43da      	mvns	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	400a      	ands	r2, r1
 8001676:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6919      	ldr	r1, [r3, #16]
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	b29b      	uxth	r3, r3
 8001688:	4618      	mov	r0, r3
 800168a:	4603      	mov	r3, r0
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	4403      	add	r3, r0
 8001690:	409a      	lsls	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	430a      	orrs	r2, r1
 8001698:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2b06      	cmp	r3, #6
 80016a0:	d824      	bhi.n	80016ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	4613      	mov	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4413      	add	r3, r2
 80016b2:	3b05      	subs	r3, #5
 80016b4:	221f      	movs	r2, #31
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43da      	mvns	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	400a      	ands	r2, r1
 80016c2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	4618      	mov	r0, r3
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	4613      	mov	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	3b05      	subs	r3, #5
 80016de:	fa00 f203 	lsl.w	r2, r0, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	430a      	orrs	r2, r1
 80016e8:	635a      	str	r2, [r3, #52]	; 0x34
 80016ea:	e04c      	b.n	8001786 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	2b0c      	cmp	r3, #12
 80016f2:	d824      	bhi.n	800173e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	4613      	mov	r3, r2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	3b23      	subs	r3, #35	; 0x23
 8001706:	221f      	movs	r2, #31
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43da      	mvns	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	400a      	ands	r2, r1
 8001714:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	b29b      	uxth	r3, r3
 8001722:	4618      	mov	r0, r3
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	4613      	mov	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4413      	add	r3, r2
 800172e:	3b23      	subs	r3, #35	; 0x23
 8001730:	fa00 f203 	lsl.w	r2, r0, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	631a      	str	r2, [r3, #48]	; 0x30
 800173c:	e023      	b.n	8001786 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	4613      	mov	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4413      	add	r3, r2
 800174e:	3b41      	subs	r3, #65	; 0x41
 8001750:	221f      	movs	r2, #31
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	43da      	mvns	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	400a      	ands	r2, r1
 800175e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	b29b      	uxth	r3, r3
 800176c:	4618      	mov	r0, r3
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685a      	ldr	r2, [r3, #4]
 8001772:	4613      	mov	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	3b41      	subs	r3, #65	; 0x41
 800177a:	fa00 f203 	lsl.w	r2, r0, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	430a      	orrs	r2, r1
 8001784:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001786:	4b29      	ldr	r3, [pc, #164]	; (800182c <HAL_ADC_ConfigChannel+0x250>)
 8001788:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a28      	ldr	r2, [pc, #160]	; (8001830 <HAL_ADC_ConfigChannel+0x254>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d10f      	bne.n	80017b4 <HAL_ADC_ConfigChannel+0x1d8>
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b12      	cmp	r3, #18
 800179a:	d10b      	bne.n	80017b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a1d      	ldr	r2, [pc, #116]	; (8001830 <HAL_ADC_ConfigChannel+0x254>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d12b      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x23a>
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a1c      	ldr	r2, [pc, #112]	; (8001834 <HAL_ADC_ConfigChannel+0x258>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d003      	beq.n	80017d0 <HAL_ADC_ConfigChannel+0x1f4>
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b11      	cmp	r3, #17
 80017ce:	d122      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a11      	ldr	r2, [pc, #68]	; (8001834 <HAL_ADC_ConfigChannel+0x258>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d111      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017f2:	4b11      	ldr	r3, [pc, #68]	; (8001838 <HAL_ADC_ConfigChannel+0x25c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a11      	ldr	r2, [pc, #68]	; (800183c <HAL_ADC_ConfigChannel+0x260>)
 80017f8:	fba2 2303 	umull	r2, r3, r2, r3
 80017fc:	0c9a      	lsrs	r2, r3, #18
 80017fe:	4613      	mov	r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001808:	e002      	b.n	8001810 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	3b01      	subs	r3, #1
 800180e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1f9      	bne.n	800180a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3714      	adds	r7, #20
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	40012300 	.word	0x40012300
 8001830:	40012000 	.word	0x40012000
 8001834:	10000012 	.word	0x10000012
 8001838:	20000118 	.word	0x20000118
 800183c:	431bde83 	.word	0x431bde83

08001840 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001848:	4b79      	ldr	r3, [pc, #484]	; (8001a30 <ADC_Init+0x1f0>)
 800184a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	431a      	orrs	r2, r3
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001874:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6859      	ldr	r1, [r3, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	691b      	ldr	r3, [r3, #16]
 8001880:	021a      	lsls	r2, r3, #8
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	430a      	orrs	r2, r1
 8001888:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001898:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	6859      	ldr	r1, [r3, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	430a      	orrs	r2, r1
 80018aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6899      	ldr	r1, [r3, #8]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68da      	ldr	r2, [r3, #12]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	430a      	orrs	r2, r1
 80018cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d2:	4a58      	ldr	r2, [pc, #352]	; (8001a34 <ADC_Init+0x1f4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d022      	beq.n	800191e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6899      	ldr	r1, [r3, #8]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001908:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6899      	ldr	r1, [r3, #8]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	430a      	orrs	r2, r1
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	e00f      	b.n	800193e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800192c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	689a      	ldr	r2, [r3, #8]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800193c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 0202 	bic.w	r2, r2, #2
 800194c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6899      	ldr	r1, [r3, #8]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7e1b      	ldrb	r3, [r3, #24]
 8001958:	005a      	lsls	r2, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	430a      	orrs	r2, r1
 8001960:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d01b      	beq.n	80019a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800197a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	685a      	ldr	r2, [r3, #4]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800198a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6859      	ldr	r1, [r3, #4]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001996:	3b01      	subs	r3, #1
 8001998:	035a      	lsls	r2, r3, #13
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	e007      	b.n	80019b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	685a      	ldr	r2, [r3, #4]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80019c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	051a      	lsls	r2, r3, #20
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	6899      	ldr	r1, [r3, #8]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019f6:	025a      	lsls	r2, r3, #9
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	6899      	ldr	r1, [r3, #8]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	029a      	lsls	r2, r3, #10
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	430a      	orrs	r2, r1
 8001a22:	609a      	str	r2, [r3, #8]
}
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	40012300 	.word	0x40012300
 8001a34:	0f000001 	.word	0x0f000001

08001a38 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a5c:	4b0c      	ldr	r3, [pc, #48]	; (8001a90 <__NVIC_SetPriorityGrouping+0x44>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a7e:	4a04      	ldr	r2, [pc, #16]	; (8001a90 <__NVIC_SetPriorityGrouping+0x44>)
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	60d3      	str	r3, [r2, #12]
}
 8001a84:	bf00      	nop
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a98:	4b04      	ldr	r3, [pc, #16]	; (8001aac <__NVIC_GetPriorityGrouping+0x18>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	0a1b      	lsrs	r3, r3, #8
 8001a9e:	f003 0307 	and.w	r3, r3, #7
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	db0b      	blt.n	8001ada <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	f003 021f 	and.w	r2, r3, #31
 8001ac8:	4907      	ldr	r1, [pc, #28]	; (8001ae8 <__NVIC_EnableIRQ+0x38>)
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	095b      	lsrs	r3, r3, #5
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ad6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	e000e100 	.word	0xe000e100

08001aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	6039      	str	r1, [r7, #0]
 8001af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	db0a      	blt.n	8001b16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	490c      	ldr	r1, [pc, #48]	; (8001b38 <__NVIC_SetPriority+0x4c>)
 8001b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0a:	0112      	lsls	r2, r2, #4
 8001b0c:	b2d2      	uxtb	r2, r2
 8001b0e:	440b      	add	r3, r1
 8001b10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b14:	e00a      	b.n	8001b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	4908      	ldr	r1, [pc, #32]	; (8001b3c <__NVIC_SetPriority+0x50>)
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	f003 030f 	and.w	r3, r3, #15
 8001b22:	3b04      	subs	r3, #4
 8001b24:	0112      	lsls	r2, r2, #4
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	440b      	add	r3, r1
 8001b2a:	761a      	strb	r2, [r3, #24]
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	e000e100 	.word	0xe000e100
 8001b3c:	e000ed00 	.word	0xe000ed00

08001b40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b089      	sub	sp, #36	; 0x24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f003 0307 	and.w	r3, r3, #7
 8001b52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	f1c3 0307 	rsb	r3, r3, #7
 8001b5a:	2b04      	cmp	r3, #4
 8001b5c:	bf28      	it	cs
 8001b5e:	2304      	movcs	r3, #4
 8001b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	3304      	adds	r3, #4
 8001b66:	2b06      	cmp	r3, #6
 8001b68:	d902      	bls.n	8001b70 <NVIC_EncodePriority+0x30>
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	3b03      	subs	r3, #3
 8001b6e:	e000      	b.n	8001b72 <NVIC_EncodePriority+0x32>
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b74:	f04f 32ff 	mov.w	r2, #4294967295
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43da      	mvns	r2, r3
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	401a      	ands	r2, r3
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b88:	f04f 31ff 	mov.w	r1, #4294967295
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b92:	43d9      	mvns	r1, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b98:	4313      	orrs	r3, r2
         );
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3724      	adds	r7, #36	; 0x24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
	...

08001ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bb8:	d301      	bcc.n	8001bbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e00f      	b.n	8001bde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	; (8001be8 <SysTick_Config+0x40>)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bc6:	210f      	movs	r1, #15
 8001bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bcc:	f7ff ff8e 	bl	8001aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <SysTick_Config+0x40>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bd6:	4b04      	ldr	r3, [pc, #16]	; (8001be8 <SysTick_Config+0x40>)
 8001bd8:	2207      	movs	r2, #7
 8001bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	e000e010 	.word	0xe000e010

08001bec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ff29 	bl	8001a4c <__NVIC_SetPriorityGrouping>
}
 8001bfa:	bf00      	nop
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b086      	sub	sp, #24
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	4603      	mov	r3, r0
 8001c0a:	60b9      	str	r1, [r7, #8]
 8001c0c:	607a      	str	r2, [r7, #4]
 8001c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c14:	f7ff ff3e 	bl	8001a94 <__NVIC_GetPriorityGrouping>
 8001c18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	6978      	ldr	r0, [r7, #20]
 8001c20:	f7ff ff8e 	bl	8001b40 <NVIC_EncodePriority>
 8001c24:	4602      	mov	r2, r0
 8001c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c2a:	4611      	mov	r1, r2
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff ff5d 	bl	8001aec <__NVIC_SetPriority>
}
 8001c32:	bf00      	nop
 8001c34:	3718      	adds	r7, #24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	4603      	mov	r3, r0
 8001c42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ff31 	bl	8001ab0 <__NVIC_EnableIRQ>
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f7ff ffa2 	bl	8001ba8 <SysTick_Config>
 8001c64:	4603      	mov	r3, r0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
	...

08001c70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c7c:	f7ff fa10 	bl	80010a0 <HAL_GetTick>
 8001c80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e099      	b.n	8001dc0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2202      	movs	r2, #2
 8001c90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 0201 	bic.w	r2, r2, #1
 8001caa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cac:	e00f      	b.n	8001cce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cae:	f7ff f9f7 	bl	80010a0 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b05      	cmp	r3, #5
 8001cba:	d908      	bls.n	8001cce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e078      	b.n	8001dc0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1e8      	bne.n	8001cae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	4b38      	ldr	r3, [pc, #224]	; (8001dc8 <HAL_DMA_Init+0x158>)
 8001ce8:	4013      	ands	r3, r2
 8001cea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d24:	2b04      	cmp	r3, #4
 8001d26:	d107      	bne.n	8001d38 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d30:	4313      	orrs	r3, r2
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	695b      	ldr	r3, [r3, #20]
 8001d46:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	f023 0307 	bic.w	r3, r3, #7
 8001d4e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5e:	2b04      	cmp	r3, #4
 8001d60:	d117      	bne.n	8001d92 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d66:	697a      	ldr	r2, [r7, #20]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d00e      	beq.n	8001d92 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 fa19 	bl	80021ac <DMA_CheckFifoParam>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d008      	beq.n	8001d92 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2240      	movs	r2, #64	; 0x40
 8001d84:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e016      	b.n	8001dc0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f9d0 	bl	8002140 <DMA_CalcBaseAndBitshift>
 8001da0:	4603      	mov	r3, r0
 8001da2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001da8:	223f      	movs	r2, #63	; 0x3f
 8001daa:	409a      	lsls	r2, r3
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	f010803f 	.word	0xf010803f

08001dcc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d004      	beq.n	8001dea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2280      	movs	r2, #128	; 0x80
 8001de4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e00c      	b.n	8001e04 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2205      	movs	r2, #5
 8001dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f022 0201 	bic.w	r2, r2, #1
 8001e00:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e1c:	4b92      	ldr	r3, [pc, #584]	; (8002068 <HAL_DMA_IRQHandler+0x258>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a92      	ldr	r2, [pc, #584]	; (800206c <HAL_DMA_IRQHandler+0x25c>)
 8001e22:	fba2 2303 	umull	r2, r3, r2, r3
 8001e26:	0a9b      	lsrs	r3, r3, #10
 8001e28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e3a:	2208      	movs	r2, #8
 8001e3c:	409a      	lsls	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	4013      	ands	r3, r2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d01a      	beq.n	8001e7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d013      	beq.n	8001e7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0204 	bic.w	r2, r2, #4
 8001e62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e68:	2208      	movs	r2, #8
 8001e6a:	409a      	lsls	r2, r3
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e74:	f043 0201 	orr.w	r2, r3, #1
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e80:	2201      	movs	r2, #1
 8001e82:	409a      	lsls	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4013      	ands	r3, r2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d012      	beq.n	8001eb2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	695b      	ldr	r3, [r3, #20]
 8001e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00b      	beq.n	8001eb2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	409a      	lsls	r2, r3
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eaa:	f043 0202 	orr.w	r2, r3, #2
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eb6:	2204      	movs	r2, #4
 8001eb8:	409a      	lsls	r2, r3
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d012      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d00b      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	409a      	lsls	r2, r3
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee0:	f043 0204 	orr.w	r2, r3, #4
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eec:	2210      	movs	r2, #16
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d043      	beq.n	8001f80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0308 	and.w	r3, r3, #8
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d03c      	beq.n	8001f80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f0a:	2210      	movs	r2, #16
 8001f0c:	409a      	lsls	r2, r3
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d018      	beq.n	8001f52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d108      	bne.n	8001f40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d024      	beq.n	8001f80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	4798      	blx	r3
 8001f3e:	e01f      	b.n	8001f80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d01b      	beq.n	8001f80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	4798      	blx	r3
 8001f50:	e016      	b.n	8001f80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d107      	bne.n	8001f70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f022 0208 	bic.w	r2, r2, #8
 8001f6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d003      	beq.n	8001f80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f84:	2220      	movs	r2, #32
 8001f86:	409a      	lsls	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 808e 	beq.w	80020ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0310 	and.w	r3, r3, #16
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f000 8086 	beq.w	80020ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fa6:	2220      	movs	r2, #32
 8001fa8:	409a      	lsls	r2, r3
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	d136      	bne.n	8002028 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0216 	bic.w	r2, r2, #22
 8001fc8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	695a      	ldr	r2, [r3, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fd8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d103      	bne.n	8001fea <HAL_DMA_IRQHandler+0x1da>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d007      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f022 0208 	bic.w	r2, r2, #8
 8001ff8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ffe:	223f      	movs	r2, #63	; 0x3f
 8002000:	409a      	lsls	r2, r3
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800201a:	2b00      	cmp	r3, #0
 800201c:	d07d      	beq.n	800211a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	4798      	blx	r3
        }
        return;
 8002026:	e078      	b.n	800211a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d01c      	beq.n	8002070 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d108      	bne.n	8002056 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002048:	2b00      	cmp	r3, #0
 800204a:	d030      	beq.n	80020ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	4798      	blx	r3
 8002054:	e02b      	b.n	80020ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800205a:	2b00      	cmp	r3, #0
 800205c:	d027      	beq.n	80020ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	4798      	blx	r3
 8002066:	e022      	b.n	80020ae <HAL_DMA_IRQHandler+0x29e>
 8002068:	20000118 	.word	0x20000118
 800206c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207a:	2b00      	cmp	r3, #0
 800207c:	d10f      	bne.n	800209e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 0210 	bic.w	r2, r2, #16
 800208c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2201      	movs	r2, #1
 8002092:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d032      	beq.n	800211c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d022      	beq.n	8002108 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2205      	movs	r2, #5
 80020c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0201 	bic.w	r2, r2, #1
 80020d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	3301      	adds	r3, #1
 80020de:	60bb      	str	r3, [r7, #8]
 80020e0:	697a      	ldr	r2, [r7, #20]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d307      	bcc.n	80020f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d1f2      	bne.n	80020da <HAL_DMA_IRQHandler+0x2ca>
 80020f4:	e000      	b.n	80020f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80020f6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210c:	2b00      	cmp	r3, #0
 800210e:	d005      	beq.n	800211c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	4798      	blx	r3
 8002118:	e000      	b.n	800211c <HAL_DMA_IRQHandler+0x30c>
        return;
 800211a:	bf00      	nop
    }
  }
}
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop

08002124 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002132:	b2db      	uxtb	r3, r3
}
 8002134:	4618      	mov	r0, r3
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	b2db      	uxtb	r3, r3
 800214e:	3b10      	subs	r3, #16
 8002150:	4a14      	ldr	r2, [pc, #80]	; (80021a4 <DMA_CalcBaseAndBitshift+0x64>)
 8002152:	fba2 2303 	umull	r2, r3, r2, r3
 8002156:	091b      	lsrs	r3, r3, #4
 8002158:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800215a:	4a13      	ldr	r2, [pc, #76]	; (80021a8 <DMA_CalcBaseAndBitshift+0x68>)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	461a      	mov	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2b03      	cmp	r3, #3
 800216c:	d909      	bls.n	8002182 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002176:	f023 0303 	bic.w	r3, r3, #3
 800217a:	1d1a      	adds	r2, r3, #4
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	659a      	str	r2, [r3, #88]	; 0x58
 8002180:	e007      	b.n	8002192 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800218a:	f023 0303 	bic.w	r3, r3, #3
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002196:	4618      	mov	r0, r3
 8002198:	3714      	adds	r7, #20
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	aaaaaaab 	.word	0xaaaaaaab
 80021a8:	08010fe4 	.word	0x08010fe4

080021ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021b4:	2300      	movs	r3, #0
 80021b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d11f      	bne.n	8002206 <DMA_CheckFifoParam+0x5a>
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	2b03      	cmp	r3, #3
 80021ca:	d856      	bhi.n	800227a <DMA_CheckFifoParam+0xce>
 80021cc:	a201      	add	r2, pc, #4	; (adr r2, 80021d4 <DMA_CheckFifoParam+0x28>)
 80021ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d2:	bf00      	nop
 80021d4:	080021e5 	.word	0x080021e5
 80021d8:	080021f7 	.word	0x080021f7
 80021dc:	080021e5 	.word	0x080021e5
 80021e0:	0800227b 	.word	0x0800227b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d046      	beq.n	800227e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021f4:	e043      	b.n	800227e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80021fe:	d140      	bne.n	8002282 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002204:	e03d      	b.n	8002282 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800220e:	d121      	bne.n	8002254 <DMA_CheckFifoParam+0xa8>
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	2b03      	cmp	r3, #3
 8002214:	d837      	bhi.n	8002286 <DMA_CheckFifoParam+0xda>
 8002216:	a201      	add	r2, pc, #4	; (adr r2, 800221c <DMA_CheckFifoParam+0x70>)
 8002218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221c:	0800222d 	.word	0x0800222d
 8002220:	08002233 	.word	0x08002233
 8002224:	0800222d 	.word	0x0800222d
 8002228:	08002245 	.word	0x08002245
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	73fb      	strb	r3, [r7, #15]
      break;
 8002230:	e030      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002236:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d025      	beq.n	800228a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002242:	e022      	b.n	800228a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002248:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800224c:	d11f      	bne.n	800228e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002252:	e01c      	b.n	800228e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b02      	cmp	r3, #2
 8002258:	d903      	bls.n	8002262 <DMA_CheckFifoParam+0xb6>
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	2b03      	cmp	r3, #3
 800225e:	d003      	beq.n	8002268 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002260:	e018      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	73fb      	strb	r3, [r7, #15]
      break;
 8002266:	e015      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00e      	beq.n	8002292 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
      break;
 8002278:	e00b      	b.n	8002292 <DMA_CheckFifoParam+0xe6>
      break;
 800227a:	bf00      	nop
 800227c:	e00a      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
      break;
 800227e:	bf00      	nop
 8002280:	e008      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
      break;
 8002282:	bf00      	nop
 8002284:	e006      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
      break;
 8002286:	bf00      	nop
 8002288:	e004      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
      break;
 800228a:	bf00      	nop
 800228c:	e002      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
      break;   
 800228e:	bf00      	nop
 8002290:	e000      	b.n	8002294 <DMA_CheckFifoParam+0xe8>
      break;
 8002292:	bf00      	nop
    }
  } 
  
  return status; 
 8002294:	7bfb      	ldrb	r3, [r7, #15]
}
 8002296:	4618      	mov	r0, r3
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop

080022a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b089      	sub	sp, #36	; 0x24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ba:	2300      	movs	r3, #0
 80022bc:	61fb      	str	r3, [r7, #28]
 80022be:	e159      	b.n	8002574 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022c0:	2201      	movs	r2, #1
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	4013      	ands	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	429a      	cmp	r2, r3
 80022da:	f040 8148 	bne.w	800256e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 0303 	and.w	r3, r3, #3
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d005      	beq.n	80022f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d130      	bne.n	8002358 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	2203      	movs	r2, #3
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4313      	orrs	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800232c:	2201      	movs	r2, #1
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	091b      	lsrs	r3, r3, #4
 8002342:	f003 0201 	and.w	r2, r3, #1
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	2b03      	cmp	r3, #3
 8002362:	d017      	beq.n	8002394 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	2203      	movs	r2, #3
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4313      	orrs	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f003 0303 	and.w	r3, r3, #3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d123      	bne.n	80023e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	08da      	lsrs	r2, r3, #3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3208      	adds	r2, #8
 80023a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	220f      	movs	r2, #15
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	08da      	lsrs	r2, r3, #3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3208      	adds	r2, #8
 80023e2:	69b9      	ldr	r1, [r7, #24]
 80023e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2203      	movs	r2, #3
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4013      	ands	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0203 	and.w	r2, r3, #3
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4313      	orrs	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 80a2 	beq.w	800256e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	4b57      	ldr	r3, [pc, #348]	; (800258c <HAL_GPIO_Init+0x2e8>)
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	4a56      	ldr	r2, [pc, #344]	; (800258c <HAL_GPIO_Init+0x2e8>)
 8002434:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002438:	6453      	str	r3, [r2, #68]	; 0x44
 800243a:	4b54      	ldr	r3, [pc, #336]	; (800258c <HAL_GPIO_Init+0x2e8>)
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002446:	4a52      	ldr	r2, [pc, #328]	; (8002590 <HAL_GPIO_Init+0x2ec>)
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	089b      	lsrs	r3, r3, #2
 800244c:	3302      	adds	r3, #2
 800244e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002452:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	220f      	movs	r2, #15
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4013      	ands	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a49      	ldr	r2, [pc, #292]	; (8002594 <HAL_GPIO_Init+0x2f0>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d019      	beq.n	80024a6 <HAL_GPIO_Init+0x202>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a48      	ldr	r2, [pc, #288]	; (8002598 <HAL_GPIO_Init+0x2f4>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d013      	beq.n	80024a2 <HAL_GPIO_Init+0x1fe>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a47      	ldr	r2, [pc, #284]	; (800259c <HAL_GPIO_Init+0x2f8>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d00d      	beq.n	800249e <HAL_GPIO_Init+0x1fa>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a46      	ldr	r2, [pc, #280]	; (80025a0 <HAL_GPIO_Init+0x2fc>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d007      	beq.n	800249a <HAL_GPIO_Init+0x1f6>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a45      	ldr	r2, [pc, #276]	; (80025a4 <HAL_GPIO_Init+0x300>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d101      	bne.n	8002496 <HAL_GPIO_Init+0x1f2>
 8002492:	2304      	movs	r3, #4
 8002494:	e008      	b.n	80024a8 <HAL_GPIO_Init+0x204>
 8002496:	2307      	movs	r3, #7
 8002498:	e006      	b.n	80024a8 <HAL_GPIO_Init+0x204>
 800249a:	2303      	movs	r3, #3
 800249c:	e004      	b.n	80024a8 <HAL_GPIO_Init+0x204>
 800249e:	2302      	movs	r3, #2
 80024a0:	e002      	b.n	80024a8 <HAL_GPIO_Init+0x204>
 80024a2:	2301      	movs	r3, #1
 80024a4:	e000      	b.n	80024a8 <HAL_GPIO_Init+0x204>
 80024a6:	2300      	movs	r3, #0
 80024a8:	69fa      	ldr	r2, [r7, #28]
 80024aa:	f002 0203 	and.w	r2, r2, #3
 80024ae:	0092      	lsls	r2, r2, #2
 80024b0:	4093      	lsls	r3, r2
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024b8:	4935      	ldr	r1, [pc, #212]	; (8002590 <HAL_GPIO_Init+0x2ec>)
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	089b      	lsrs	r3, r3, #2
 80024be:	3302      	adds	r3, #2
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024c6:	4b38      	ldr	r3, [pc, #224]	; (80025a8 <HAL_GPIO_Init+0x304>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	43db      	mvns	r3, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4013      	ands	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024ea:	4a2f      	ldr	r2, [pc, #188]	; (80025a8 <HAL_GPIO_Init+0x304>)
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80024f0:	4b2d      	ldr	r3, [pc, #180]	; (80025a8 <HAL_GPIO_Init+0x304>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002514:	4a24      	ldr	r2, [pc, #144]	; (80025a8 <HAL_GPIO_Init+0x304>)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800251a:	4b23      	ldr	r3, [pc, #140]	; (80025a8 <HAL_GPIO_Init+0x304>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	43db      	mvns	r3, r3
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4013      	ands	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	4313      	orrs	r3, r2
 800253c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800253e:	4a1a      	ldr	r2, [pc, #104]	; (80025a8 <HAL_GPIO_Init+0x304>)
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002544:	4b18      	ldr	r3, [pc, #96]	; (80025a8 <HAL_GPIO_Init+0x304>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	43db      	mvns	r3, r3
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	4013      	ands	r3, r2
 8002552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d003      	beq.n	8002568 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002568:	4a0f      	ldr	r2, [pc, #60]	; (80025a8 <HAL_GPIO_Init+0x304>)
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	3301      	adds	r3, #1
 8002572:	61fb      	str	r3, [r7, #28]
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	2b0f      	cmp	r3, #15
 8002578:	f67f aea2 	bls.w	80022c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800257c:	bf00      	nop
 800257e:	bf00      	nop
 8002580:	3724      	adds	r7, #36	; 0x24
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40023800 	.word	0x40023800
 8002590:	40013800 	.word	0x40013800
 8002594:	40020000 	.word	0x40020000
 8002598:	40020400 	.word	0x40020400
 800259c:	40020800 	.word	0x40020800
 80025a0:	40020c00 	.word	0x40020c00
 80025a4:	40021000 	.word	0x40021000
 80025a8:	40013c00 	.word	0x40013c00

080025ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	460b      	mov	r3, r1
 80025b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	887b      	ldrh	r3, [r7, #2]
 80025be:	4013      	ands	r3, r2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d002      	beq.n	80025ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025c4:	2301      	movs	r3, #1
 80025c6:	73fb      	strb	r3, [r7, #15]
 80025c8:	e001      	b.n	80025ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025ca:	2300      	movs	r3, #0
 80025cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3714      	adds	r7, #20
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	460b      	mov	r3, r1
 80025e6:	807b      	strh	r3, [r7, #2]
 80025e8:	4613      	mov	r3, r2
 80025ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025ec:	787b      	ldrb	r3, [r7, #1]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025f2:	887a      	ldrh	r2, [r7, #2]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025f8:	e003      	b.n	8002602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025fa:	887b      	ldrh	r3, [r7, #2]
 80025fc:	041a      	lsls	r2, r3, #16
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	619a      	str	r2, [r3, #24]
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800260e:	b480      	push	{r7}
 8002610:	b085      	sub	sp, #20
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	460b      	mov	r3, r1
 8002618:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002620:	887a      	ldrh	r2, [r7, #2]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	4013      	ands	r3, r2
 8002626:	041a      	lsls	r2, r3, #16
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	43d9      	mvns	r1, r3
 800262c:	887b      	ldrh	r3, [r7, #2]
 800262e:	400b      	ands	r3, r1
 8002630:	431a      	orrs	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	619a      	str	r2, [r3, #24]
}
 8002636:	bf00      	nop
 8002638:	3714      	adds	r7, #20
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
	...

08002644 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800264e:	4b08      	ldr	r3, [pc, #32]	; (8002670 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002650:	695a      	ldr	r2, [r3, #20]
 8002652:	88fb      	ldrh	r3, [r7, #6]
 8002654:	4013      	ands	r3, r2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d006      	beq.n	8002668 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800265a:	4a05      	ldr	r2, [pc, #20]	; (8002670 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800265c:	88fb      	ldrh	r3, [r7, #6]
 800265e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002660:	88fb      	ldrh	r3, [r7, #6]
 8002662:	4618      	mov	r0, r3
 8002664:	f000 f806 	bl	8002674 <HAL_GPIO_EXTI_Callback>
  }
}
 8002668:	bf00      	nop
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40013c00 	.word	0x40013c00

08002674 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	4603      	mov	r3, r0
 800267c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e12b      	b.n	80028f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d106      	bne.n	80026b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f00a fd6a 	bl	800d18c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2224      	movs	r2, #36	; 0x24
 80026bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0201 	bic.w	r2, r2, #1
 80026ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026f0:	f003 fb2c 	bl	8005d4c <HAL_RCC_GetPCLK1Freq>
 80026f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	4a81      	ldr	r2, [pc, #516]	; (8002900 <HAL_I2C_Init+0x274>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d807      	bhi.n	8002710 <HAL_I2C_Init+0x84>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4a80      	ldr	r2, [pc, #512]	; (8002904 <HAL_I2C_Init+0x278>)
 8002704:	4293      	cmp	r3, r2
 8002706:	bf94      	ite	ls
 8002708:	2301      	movls	r3, #1
 800270a:	2300      	movhi	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	e006      	b.n	800271e <HAL_I2C_Init+0x92>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4a7d      	ldr	r2, [pc, #500]	; (8002908 <HAL_I2C_Init+0x27c>)
 8002714:	4293      	cmp	r3, r2
 8002716:	bf94      	ite	ls
 8002718:	2301      	movls	r3, #1
 800271a:	2300      	movhi	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e0e7      	b.n	80028f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	4a78      	ldr	r2, [pc, #480]	; (800290c <HAL_I2C_Init+0x280>)
 800272a:	fba2 2303 	umull	r2, r3, r2, r3
 800272e:	0c9b      	lsrs	r3, r3, #18
 8002730:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	430a      	orrs	r2, r1
 8002744:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	4a6a      	ldr	r2, [pc, #424]	; (8002900 <HAL_I2C_Init+0x274>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d802      	bhi.n	8002760 <HAL_I2C_Init+0xd4>
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	3301      	adds	r3, #1
 800275e:	e009      	b.n	8002774 <HAL_I2C_Init+0xe8>
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002766:	fb02 f303 	mul.w	r3, r2, r3
 800276a:	4a69      	ldr	r2, [pc, #420]	; (8002910 <HAL_I2C_Init+0x284>)
 800276c:	fba2 2303 	umull	r2, r3, r2, r3
 8002770:	099b      	lsrs	r3, r3, #6
 8002772:	3301      	adds	r3, #1
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	430b      	orrs	r3, r1
 800277a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002786:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	495c      	ldr	r1, [pc, #368]	; (8002900 <HAL_I2C_Init+0x274>)
 8002790:	428b      	cmp	r3, r1
 8002792:	d819      	bhi.n	80027c8 <HAL_I2C_Init+0x13c>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	1e59      	subs	r1, r3, #1
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	fbb1 f3f3 	udiv	r3, r1, r3
 80027a2:	1c59      	adds	r1, r3, #1
 80027a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80027a8:	400b      	ands	r3, r1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00a      	beq.n	80027c4 <HAL_I2C_Init+0x138>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	1e59      	subs	r1, r3, #1
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80027bc:	3301      	adds	r3, #1
 80027be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027c2:	e051      	b.n	8002868 <HAL_I2C_Init+0x1dc>
 80027c4:	2304      	movs	r3, #4
 80027c6:	e04f      	b.n	8002868 <HAL_I2C_Init+0x1dc>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d111      	bne.n	80027f4 <HAL_I2C_Init+0x168>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	1e58      	subs	r0, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6859      	ldr	r1, [r3, #4]
 80027d8:	460b      	mov	r3, r1
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	440b      	add	r3, r1
 80027de:	fbb0 f3f3 	udiv	r3, r0, r3
 80027e2:	3301      	adds	r3, #1
 80027e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	bf0c      	ite	eq
 80027ec:	2301      	moveq	r3, #1
 80027ee:	2300      	movne	r3, #0
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	e012      	b.n	800281a <HAL_I2C_Init+0x18e>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	1e58      	subs	r0, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6859      	ldr	r1, [r3, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	0099      	lsls	r1, r3, #2
 8002804:	440b      	add	r3, r1
 8002806:	fbb0 f3f3 	udiv	r3, r0, r3
 800280a:	3301      	adds	r3, #1
 800280c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf0c      	ite	eq
 8002814:	2301      	moveq	r3, #1
 8002816:	2300      	movne	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <HAL_I2C_Init+0x196>
 800281e:	2301      	movs	r3, #1
 8002820:	e022      	b.n	8002868 <HAL_I2C_Init+0x1dc>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d10e      	bne.n	8002848 <HAL_I2C_Init+0x1bc>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	1e58      	subs	r0, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6859      	ldr	r1, [r3, #4]
 8002832:	460b      	mov	r3, r1
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	440b      	add	r3, r1
 8002838:	fbb0 f3f3 	udiv	r3, r0, r3
 800283c:	3301      	adds	r3, #1
 800283e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002846:	e00f      	b.n	8002868 <HAL_I2C_Init+0x1dc>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	1e58      	subs	r0, r3, #1
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6859      	ldr	r1, [r3, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	0099      	lsls	r1, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	fbb0 f3f3 	udiv	r3, r0, r3
 800285e:	3301      	adds	r3, #1
 8002860:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002864:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002868:	6879      	ldr	r1, [r7, #4]
 800286a:	6809      	ldr	r1, [r1, #0]
 800286c:	4313      	orrs	r3, r2
 800286e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69da      	ldr	r2, [r3, #28]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a1b      	ldr	r3, [r3, #32]
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002896:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	6911      	ldr	r1, [r2, #16]
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	68d2      	ldr	r2, [r2, #12]
 80028a2:	4311      	orrs	r1, r2
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	6812      	ldr	r2, [r2, #0]
 80028a8:	430b      	orrs	r3, r1
 80028aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	695a      	ldr	r2, [r3, #20]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	431a      	orrs	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0201 	orr.w	r2, r2, #1
 80028d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2220      	movs	r2, #32
 80028e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	000186a0 	.word	0x000186a0
 8002904:	001e847f 	.word	0x001e847f
 8002908:	003d08ff 	.word	0x003d08ff
 800290c:	431bde83 	.word	0x431bde83
 8002910:	10624dd3 	.word	0x10624dd3

08002914 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002914:	b480      	push	{r7}
 8002916:	b087      	sub	sp, #28
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	4608      	mov	r0, r1
 800291e:	4611      	mov	r1, r2
 8002920:	461a      	mov	r2, r3
 8002922:	4603      	mov	r3, r0
 8002924:	817b      	strh	r3, [r7, #10]
 8002926:	460b      	mov	r3, r1
 8002928:	813b      	strh	r3, [r7, #8]
 800292a:	4613      	mov	r3, r2
 800292c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b20      	cmp	r3, #32
 800293c:	f040 809a 	bne.w	8002a74 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002940:	4b50      	ldr	r3, [pc, #320]	; (8002a84 <HAL_I2C_Mem_Read_IT+0x170>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	08db      	lsrs	r3, r3, #3
 8002946:	4a50      	ldr	r2, [pc, #320]	; (8002a88 <HAL_I2C_Mem_Read_IT+0x174>)
 8002948:	fba2 2303 	umull	r2, r3, r2, r3
 800294c:	0a1a      	lsrs	r2, r3, #8
 800294e:	4613      	mov	r3, r2
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	4413      	add	r3, r2
 8002954:	009a      	lsls	r2, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	3b01      	subs	r3, #1
 800295e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d116      	bne.n	8002994 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002980:	f043 0220 	orr.w	r2, r3, #32
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e070      	b.n	8002a76 <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d0db      	beq.n	800295a <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_I2C_Mem_Read_IT+0x9c>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e062      	b.n	8002a76 <HAL_I2C_Mem_Read_IT+0x162>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d007      	beq.n	80029d6 <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f042 0201 	orr.w	r2, r2, #1
 80029d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029e4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2222      	movs	r2, #34	; 0x22
 80029ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2240      	movs	r2, #64	; 0x40
 80029f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6a3a      	ldr	r2, [r7, #32]
 8002a00:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a06:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4a1d      	ldr	r2, [pc, #116]	; (8002a8c <HAL_I2C_Mem_Read_IT+0x178>)
 8002a16:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8002a18:	897a      	ldrh	r2, [r7, #10]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8002a1e:	893a      	ldrh	r2, [r7, #8]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002a24:	88fa      	ldrh	r2, [r7, #6]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a3e:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a4e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002a6e:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	e000      	b.n	8002a76 <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 8002a74:	2302      	movs	r3, #2
  }
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	371c      	adds	r7, #28
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	20000118 	.word	0x20000118
 8002a88:	14f8b589 	.word	0x14f8b589
 8002a8c:	ffff0000 	.word	0xffff0000

08002a90 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b088      	sub	sp, #32
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ab0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	2b10      	cmp	r3, #16
 8002abe:	d003      	beq.n	8002ac8 <HAL_I2C_EV_IRQHandler+0x38>
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
 8002ac2:	2b40      	cmp	r3, #64	; 0x40
 8002ac4:	f040 80c1 	bne.w	8002c4a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10d      	bne.n	8002afe <HAL_I2C_EV_IRQHandler+0x6e>
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002ae8:	d003      	beq.n	8002af2 <HAL_I2C_EV_IRQHandler+0x62>
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002af0:	d101      	bne.n	8002af6 <HAL_I2C_EV_IRQHandler+0x66>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_I2C_EV_IRQHandler+0x68>
 8002af6:	2300      	movs	r3, #0
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	f000 8132 	beq.w	8002d62 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00c      	beq.n	8002b22 <HAL_I2C_EV_IRQHandler+0x92>
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	0a5b      	lsrs	r3, r3, #9
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d006      	beq.n	8002b22 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f001 fb51 	bl	80041bc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 fcc8 	bl	80034b0 <I2C_Master_SB>
 8002b20:	e092      	b.n	8002c48 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	08db      	lsrs	r3, r3, #3
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d009      	beq.n	8002b42 <HAL_I2C_EV_IRQHandler+0xb2>
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	0a5b      	lsrs	r3, r3, #9
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 fd3e 	bl	80035bc <I2C_Master_ADD10>
 8002b40:	e082      	b.n	8002c48 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	085b      	lsrs	r3, r3, #1
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d009      	beq.n	8002b62 <HAL_I2C_EV_IRQHandler+0xd2>
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	0a5b      	lsrs	r3, r3, #9
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 fd58 	bl	8003610 <I2C_Master_ADDR>
 8002b60:	e072      	b.n	8002c48 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	089b      	lsrs	r3, r3, #2
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d03b      	beq.n	8002be6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b7c:	f000 80f3 	beq.w	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	09db      	lsrs	r3, r3, #7
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00f      	beq.n	8002bac <HAL_I2C_EV_IRQHandler+0x11c>
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	0a9b      	lsrs	r3, r3, #10
 8002b90:	f003 0301 	and.w	r3, r3, #1
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d009      	beq.n	8002bac <HAL_I2C_EV_IRQHandler+0x11c>
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	089b      	lsrs	r3, r3, #2
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d103      	bne.n	8002bac <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f000 f942 	bl	8002e2e <I2C_MasterTransmit_TXE>
 8002baa:	e04d      	b.n	8002c48 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	089b      	lsrs	r3, r3, #2
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f000 80d6 	beq.w	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	0a5b      	lsrs	r3, r3, #9
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f000 80cf 	beq.w	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002bc8:	7bbb      	ldrb	r3, [r7, #14]
 8002bca:	2b21      	cmp	r3, #33	; 0x21
 8002bcc:	d103      	bne.n	8002bd6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f9c9 	bl	8002f66 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bd4:	e0c7      	b.n	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	2b40      	cmp	r3, #64	; 0x40
 8002bda:	f040 80c4 	bne.w	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 fa37 	bl	8003052 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002be4:	e0bf      	b.n	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bf0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bf4:	f000 80b7 	beq.w	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	099b      	lsrs	r3, r3, #6
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00f      	beq.n	8002c24 <HAL_I2C_EV_IRQHandler+0x194>
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	0a9b      	lsrs	r3, r3, #10
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d009      	beq.n	8002c24 <HAL_I2C_EV_IRQHandler+0x194>
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	089b      	lsrs	r3, r3, #2
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d103      	bne.n	8002c24 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 faac 	bl	800317a <I2C_MasterReceive_RXNE>
 8002c22:	e011      	b.n	8002c48 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	089b      	lsrs	r3, r3, #2
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 809a 	beq.w	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	0a5b      	lsrs	r3, r3, #9
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f000 8093 	beq.w	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fb4b 	bl	80032dc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c46:	e08e      	b.n	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002c48:	e08d      	b.n	8002d66 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d004      	beq.n	8002c5c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	695b      	ldr	r3, [r3, #20]
 8002c58:	61fb      	str	r3, [r7, #28]
 8002c5a:	e007      	b.n	8002c6c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	085b      	lsrs	r3, r3, #1
 8002c70:	f003 0301 	and.w	r3, r3, #1
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d012      	beq.n	8002c9e <HAL_I2C_EV_IRQHandler+0x20e>
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	0a5b      	lsrs	r3, r3, #9
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00c      	beq.n	8002c9e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d003      	beq.n	8002c94 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002c94:	69b9      	ldr	r1, [r7, #24]
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 ff09 	bl	8003aae <I2C_Slave_ADDR>
 8002c9c:	e066      	b.n	8002d6c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	091b      	lsrs	r3, r3, #4
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d009      	beq.n	8002cbe <HAL_I2C_EV_IRQHandler+0x22e>
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	0a5b      	lsrs	r3, r3, #9
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 ff44 	bl	8003b44 <I2C_Slave_STOPF>
 8002cbc:	e056      	b.n	8002d6c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002cbe:	7bbb      	ldrb	r3, [r7, #14]
 8002cc0:	2b21      	cmp	r3, #33	; 0x21
 8002cc2:	d002      	beq.n	8002cca <HAL_I2C_EV_IRQHandler+0x23a>
 8002cc4:	7bbb      	ldrb	r3, [r7, #14]
 8002cc6:	2b29      	cmp	r3, #41	; 0x29
 8002cc8:	d125      	bne.n	8002d16 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	09db      	lsrs	r3, r3, #7
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00f      	beq.n	8002cf6 <HAL_I2C_EV_IRQHandler+0x266>
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	0a9b      	lsrs	r3, r3, #10
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <HAL_I2C_EV_IRQHandler+0x266>
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	089b      	lsrs	r3, r3, #2
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d103      	bne.n	8002cf6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 fe1f 	bl	8003932 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cf4:	e039      	b.n	8002d6a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	089b      	lsrs	r3, r3, #2
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d033      	beq.n	8002d6a <HAL_I2C_EV_IRQHandler+0x2da>
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	0a5b      	lsrs	r3, r3, #9
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d02d      	beq.n	8002d6a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fe4c 	bl	80039ac <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d14:	e029      	b.n	8002d6a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	099b      	lsrs	r3, r3, #6
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00f      	beq.n	8002d42 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	0a9b      	lsrs	r3, r3, #10
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d009      	beq.n	8002d42 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	089b      	lsrs	r3, r3, #2
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d103      	bne.n	8002d42 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 fe57 	bl	80039ee <I2C_SlaveReceive_RXNE>
 8002d40:	e014      	b.n	8002d6c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	089b      	lsrs	r3, r3, #2
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00e      	beq.n	8002d6c <HAL_I2C_EV_IRQHandler+0x2dc>
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	0a5b      	lsrs	r3, r3, #9
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d008      	beq.n	8002d6c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 fe85 	bl	8003a6a <I2C_SlaveReceive_BTF>
 8002d60:	e004      	b.n	8002d6c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002d62:	bf00      	nop
 8002d64:	e002      	b.n	8002d6c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d66:	bf00      	nop
 8002d68:	e000      	b.n	8002d6c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d6a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002d6c:	3720      	adds	r7, #32
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d72:	b480      	push	{r7}
 8002d74:	b083      	sub	sp, #12
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002d7a:	bf00      	nop
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr

08002dc2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	b083      	sub	sp, #12
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
 8002dca:	460b      	mov	r3, r1
 8002dcc:	70fb      	strb	r3, [r7, #3]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr

08002dde <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002dde:	b480      	push	{r7}
 8002de0:	b083      	sub	sp, #12
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002df2:	b480      	push	{r7}
 8002df4:	b083      	sub	sp, #12
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002dfa:	bf00      	nop
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002e2e:	b580      	push	{r7, lr}
 8002e30:	b084      	sub	sp, #16
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e44:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d150      	bne.n	8002ef6 <I2C_MasterTransmit_TXE+0xc8>
 8002e54:	7bfb      	ldrb	r3, [r7, #15]
 8002e56:	2b21      	cmp	r3, #33	; 0x21
 8002e58:	d14d      	bne.n	8002ef6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d01d      	beq.n	8002e9c <I2C_MasterTransmit_TXE+0x6e>
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b20      	cmp	r3, #32
 8002e64:	d01a      	beq.n	8002e9c <I2C_MasterTransmit_TXE+0x6e>
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e6c:	d016      	beq.n	8002e9c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002e7c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2211      	movs	r2, #17
 8002e82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f7ff ff6c 	bl	8002d72 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e9a:	e060      	b.n	8002f5e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	685a      	ldr	r2, [r3, #4]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002eaa:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eba:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2220      	movs	r2, #32
 8002ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b40      	cmp	r3, #64	; 0x40
 8002ed4:	d107      	bne.n	8002ee6 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff ff87 	bl	8002df2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ee4:	e03b      	b.n	8002f5e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff ff3f 	bl	8002d72 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ef4:	e033      	b.n	8002f5e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002ef6:	7bfb      	ldrb	r3, [r7, #15]
 8002ef8:	2b21      	cmp	r3, #33	; 0x21
 8002efa:	d005      	beq.n	8002f08 <I2C_MasterTransmit_TXE+0xda>
 8002efc:	7bbb      	ldrb	r3, [r7, #14]
 8002efe:	2b40      	cmp	r3, #64	; 0x40
 8002f00:	d12d      	bne.n	8002f5e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	2b22      	cmp	r3, #34	; 0x22
 8002f06:	d12a      	bne.n	8002f5e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d108      	bne.n	8002f24 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f20:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002f22:	e01c      	b.n	8002f5e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b40      	cmp	r3, #64	; 0x40
 8002f2e:	d103      	bne.n	8002f38 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 f88e 	bl	8003052 <I2C_MemoryTransmit_TXE_BTF>
}
 8002f36:	e012      	b.n	8002f5e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3c:	781a      	ldrb	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f48:	1c5a      	adds	r2, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002f5c:	e7ff      	b.n	8002f5e <I2C_MasterTransmit_TXE+0x130>
 8002f5e:	bf00      	nop
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}

08002f66 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002f66:	b580      	push	{r7, lr}
 8002f68:	b084      	sub	sp, #16
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f72:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b21      	cmp	r3, #33	; 0x21
 8002f7e:	d164      	bne.n	800304a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d012      	beq.n	8002fb0 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	781a      	ldrb	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9a:	1c5a      	adds	r2, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002fae:	e04c      	b.n	800304a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d01d      	beq.n	8002ff2 <I2C_MasterTransmit_BTF+0x8c>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2b20      	cmp	r3, #32
 8002fba:	d01a      	beq.n	8002ff2 <I2C_MasterTransmit_BTF+0x8c>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002fc2:	d016      	beq.n	8002ff2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002fd2:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2211      	movs	r2, #17
 8002fd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7ff fec1 	bl	8002d72 <HAL_I2C_MasterTxCpltCallback>
}
 8002ff0:	e02b      	b.n	800304a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003000:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003010:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2220      	movs	r2, #32
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b40      	cmp	r3, #64	; 0x40
 800302a:	d107      	bne.n	800303c <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f7ff fedc 	bl	8002df2 <HAL_I2C_MemTxCpltCallback>
}
 800303a:	e006      	b.n	800304a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7ff fe94 	bl	8002d72 <HAL_I2C_MasterTxCpltCallback>
}
 800304a:	bf00      	nop
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b084      	sub	sp, #16
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003060:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003066:	2b00      	cmp	r3, #0
 8003068:	d11d      	bne.n	80030a6 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306e:	2b01      	cmp	r3, #1
 8003070:	d10b      	bne.n	800308a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003076:	b2da      	uxtb	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003082:	1c9a      	adds	r2, r3, #2
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003088:	e073      	b.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800308e:	b29b      	uxth	r3, r3
 8003090:	121b      	asrs	r3, r3, #8
 8003092:	b2da      	uxtb	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800309e:	1c5a      	adds	r2, r3, #1
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80030a4:	e065      	b.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d10b      	bne.n	80030c6 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b2:	b2da      	uxtb	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030be:	1c5a      	adds	r2, r3, #1
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80030c4:	e055      	b.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d151      	bne.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80030ce:	7bfb      	ldrb	r3, [r7, #15]
 80030d0:	2b22      	cmp	r3, #34	; 0x22
 80030d2:	d10d      	bne.n	80030f0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030e2:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030e8:	1c5a      	adds	r2, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	651a      	str	r2, [r3, #80]	; 0x50
}
 80030ee:	e040      	b.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d015      	beq.n	8003126 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80030fa:	7bfb      	ldrb	r3, [r7, #15]
 80030fc:	2b21      	cmp	r3, #33	; 0x21
 80030fe:	d112      	bne.n	8003126 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	781a      	ldrb	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003110:	1c5a      	adds	r2, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800311a:	b29b      	uxth	r3, r3
 800311c:	3b01      	subs	r3, #1
 800311e:	b29a      	uxth	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003124:	e025      	b.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800312a:	b29b      	uxth	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d120      	bne.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	2b21      	cmp	r3, #33	; 0x21
 8003134:	d11d      	bne.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	685a      	ldr	r2, [r3, #4]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003144:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003154:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7ff fe40 	bl	8002df2 <HAL_I2C_MemTxCpltCallback>
}
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b084      	sub	sp, #16
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b22      	cmp	r3, #34	; 0x22
 800318c:	f040 80a2 	bne.w	80032d4 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003194:	b29b      	uxth	r3, r3
 8003196:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2b03      	cmp	r3, #3
 800319c:	d921      	bls.n	80031e2 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	691a      	ldr	r2, [r3, #16]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a8:	b2d2      	uxtb	r2, r2
 80031aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b0:	1c5a      	adds	r2, r3, #1
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	f040 8082 	bne.w	80032d4 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031de:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80031e0:	e078      	b.n	80032d4 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d074      	beq.n	80032d4 <I2C_MasterReceive_RXNE+0x15a>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d002      	beq.n	80031f6 <I2C_MasterReceive_RXNE+0x7c>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d16e      	bne.n	80032d4 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 ffae 	bl	8004158 <I2C_WaitOnSTOPRequestThroughIT>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d142      	bne.n	8003288 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003210:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003220:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	691a      	ldr	r2, [r3, #16]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323e:	b29b      	uxth	r3, r3
 8003240:	3b01      	subs	r3, #1
 8003242:	b29a      	uxth	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2220      	movs	r2, #32
 800324c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b40      	cmp	r3, #64	; 0x40
 800325a:	d10a      	bne.n	8003272 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f00a fa06 	bl	800d67c <HAL_I2C_MemRxCpltCallback>
}
 8003270:	e030      	b.n	80032d4 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2212      	movs	r2, #18
 800327e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f7ff fd80 	bl	8002d86 <HAL_I2C_MasterRxCpltCallback>
}
 8003286:	e025      	b.n	80032d4 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003296:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	691a      	ldr	r2, [r3, #16]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032aa:	1c5a      	adds	r2, r3, #1
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	3b01      	subs	r3, #1
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2220      	movs	r2, #32
 80032c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7ff fd99 	bl	8002e06 <HAL_I2C_ErrorCallback>
}
 80032d4:	bf00      	nop
 80032d6:	3710      	adds	r7, #16
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d11b      	bne.n	800332c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003302:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	691a      	ldr	r2, [r3, #16]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	1c5a      	adds	r2, r3, #1
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003320:	b29b      	uxth	r3, r3
 8003322:	3b01      	subs	r3, #1
 8003324:	b29a      	uxth	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800332a:	e0bd      	b.n	80034a8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003330:	b29b      	uxth	r3, r3
 8003332:	2b03      	cmp	r3, #3
 8003334:	d129      	bne.n	800338a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003344:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2b04      	cmp	r3, #4
 800334a:	d00a      	beq.n	8003362 <I2C_MasterReceive_BTF+0x86>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d007      	beq.n	8003362 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003360:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	691a      	ldr	r2, [r3, #16]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	1c5a      	adds	r2, r3, #1
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800337e:	b29b      	uxth	r3, r3
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003388:	e08e      	b.n	80034a8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d176      	bne.n	8003482 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d002      	beq.n	80033a0 <I2C_MasterReceive_BTF+0xc4>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2b10      	cmp	r3, #16
 800339e:	d108      	bne.n	80033b2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	e019      	b.n	80033e6 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d002      	beq.n	80033be <I2C_MasterReceive_BTF+0xe2>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d108      	bne.n	80033d0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033cc:	601a      	str	r2, [r3, #0]
 80033ce:	e00a      	b.n	80033e6 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2b10      	cmp	r3, #16
 80033d4:	d007      	beq.n	80033e6 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033e4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	691a      	ldr	r2, [r3, #16]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	b2d2      	uxtb	r2, r2
 80033f2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003402:	b29b      	uxth	r3, r3
 8003404:	3b01      	subs	r3, #1
 8003406:	b29a      	uxth	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	691a      	ldr	r2, [r3, #16]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	1c5a      	adds	r2, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003428:	b29b      	uxth	r3, r3
 800342a:	3b01      	subs	r3, #1
 800342c:	b29a      	uxth	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003440:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2220      	movs	r2, #32
 8003446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b40      	cmp	r3, #64	; 0x40
 8003454:	d10a      	bne.n	800346c <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f00a f909 	bl	800d67c <HAL_I2C_MemRxCpltCallback>
}
 800346a:	e01d      	b.n	80034a8 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2212      	movs	r2, #18
 8003478:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7ff fc83 	bl	8002d86 <HAL_I2C_MasterRxCpltCallback>
}
 8003480:	e012      	b.n	80034a8 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	691a      	ldr	r2, [r3, #16]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003494:	1c5a      	adds	r2, r3, #1
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800349e:	b29b      	uxth	r3, r3
 80034a0:	3b01      	subs	r3, #1
 80034a2:	b29a      	uxth	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80034a8:	bf00      	nop
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b40      	cmp	r3, #64	; 0x40
 80034c2:	d117      	bne.n	80034f4 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d109      	bne.n	80034e0 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	461a      	mov	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034dc:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80034de:	e067      	b.n	80035b0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	611a      	str	r2, [r3, #16]
}
 80034f2:	e05d      	b.n	80035b0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034fc:	d133      	bne.n	8003566 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b21      	cmp	r3, #33	; 0x21
 8003508:	d109      	bne.n	800351e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	b2db      	uxtb	r3, r3
 8003510:	461a      	mov	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800351a:	611a      	str	r2, [r3, #16]
 800351c:	e008      	b.n	8003530 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003522:	b2db      	uxtb	r3, r3
 8003524:	f043 0301 	orr.w	r3, r3, #1
 8003528:	b2da      	uxtb	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003534:	2b00      	cmp	r3, #0
 8003536:	d004      	beq.n	8003542 <I2C_Master_SB+0x92>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800353c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d108      	bne.n	8003554 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003546:	2b00      	cmp	r3, #0
 8003548:	d032      	beq.n	80035b0 <I2C_Master_SB+0x100>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003550:	2b00      	cmp	r3, #0
 8003552:	d02d      	beq.n	80035b0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003562:	605a      	str	r2, [r3, #4]
}
 8003564:	e024      	b.n	80035b0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10e      	bne.n	800358c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003572:	b29b      	uxth	r3, r3
 8003574:	11db      	asrs	r3, r3, #7
 8003576:	b2db      	uxtb	r3, r3
 8003578:	f003 0306 	and.w	r3, r3, #6
 800357c:	b2db      	uxtb	r3, r3
 800357e:	f063 030f 	orn	r3, r3, #15
 8003582:	b2da      	uxtb	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	611a      	str	r2, [r3, #16]
}
 800358a:	e011      	b.n	80035b0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003590:	2b01      	cmp	r3, #1
 8003592:	d10d      	bne.n	80035b0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003598:	b29b      	uxth	r3, r3
 800359a:	11db      	asrs	r3, r3, #7
 800359c:	b2db      	uxtb	r3, r3
 800359e:	f003 0306 	and.w	r3, r3, #6
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	f063 030e 	orn	r3, r3, #14
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	611a      	str	r2, [r3, #16]
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d004      	beq.n	80035e2 <I2C_Master_ADD10+0x26>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d108      	bne.n	80035f4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00c      	beq.n	8003604 <I2C_Master_ADD10+0x48>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d007      	beq.n	8003604 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003602:	605a      	str	r2, [r3, #4]
  }
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003610:	b480      	push	{r7}
 8003612:	b091      	sub	sp, #68	; 0x44
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800361e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003626:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b22      	cmp	r3, #34	; 0x22
 8003638:	f040 8169 	bne.w	800390e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003640:	2b00      	cmp	r3, #0
 8003642:	d10f      	bne.n	8003664 <I2C_Master_ADDR+0x54>
 8003644:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003648:	2b40      	cmp	r3, #64	; 0x40
 800364a:	d10b      	bne.n	8003664 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800364c:	2300      	movs	r3, #0
 800364e:	633b      	str	r3, [r7, #48]	; 0x30
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	633b      	str	r3, [r7, #48]	; 0x30
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	633b      	str	r3, [r7, #48]	; 0x30
 8003660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003662:	e160      	b.n	8003926 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003668:	2b00      	cmp	r3, #0
 800366a:	d11d      	bne.n	80036a8 <I2C_Master_ADDR+0x98>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003674:	d118      	bne.n	80036a8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003676:	2300      	movs	r3, #0
 8003678:	62fb      	str	r3, [r7, #44]	; 0x2c
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	62fb      	str	r3, [r7, #44]	; 0x2c
 800368a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800369a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036a0:	1c5a      	adds	r2, r3, #1
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	651a      	str	r2, [r3, #80]	; 0x50
 80036a6:	e13e      	b.n	8003926 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d113      	bne.n	80036da <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036b2:	2300      	movs	r3, #0
 80036b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	695b      	ldr	r3, [r3, #20]
 80036bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80036c6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	e115      	b.n	8003906 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036de:	b29b      	uxth	r3, r3
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	f040 808a 	bne.w	80037fa <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80036e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036ec:	d137      	bne.n	800375e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036fc:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800370c:	d113      	bne.n	8003736 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800371c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800371e:	2300      	movs	r3, #0
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	627b      	str	r3, [r7, #36]	; 0x24
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	627b      	str	r3, [r7, #36]	; 0x24
 8003732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003734:	e0e7      	b.n	8003906 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003736:	2300      	movs	r3, #0
 8003738:	623b      	str	r3, [r7, #32]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	623b      	str	r3, [r7, #32]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	623b      	str	r3, [r7, #32]
 800374a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	e0d3      	b.n	8003906 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800375e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003760:	2b08      	cmp	r3, #8
 8003762:	d02e      	beq.n	80037c2 <I2C_Master_ADDR+0x1b2>
 8003764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003766:	2b20      	cmp	r3, #32
 8003768:	d02b      	beq.n	80037c2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800376a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800376c:	2b12      	cmp	r3, #18
 800376e:	d102      	bne.n	8003776 <I2C_Master_ADDR+0x166>
 8003770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003772:	2b01      	cmp	r3, #1
 8003774:	d125      	bne.n	80037c2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003778:	2b04      	cmp	r3, #4
 800377a:	d00e      	beq.n	800379a <I2C_Master_ADDR+0x18a>
 800377c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377e:	2b02      	cmp	r3, #2
 8003780:	d00b      	beq.n	800379a <I2C_Master_ADDR+0x18a>
 8003782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003784:	2b10      	cmp	r3, #16
 8003786:	d008      	beq.n	800379a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	e007      	b.n	80037aa <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037a8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037aa:	2300      	movs	r3, #0
 80037ac:	61fb      	str	r3, [r7, #28]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	61fb      	str	r3, [r7, #28]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	61fb      	str	r3, [r7, #28]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	e0a1      	b.n	8003906 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037d0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037d2:	2300      	movs	r3, #0
 80037d4:	61bb      	str	r3, [r7, #24]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	695b      	ldr	r3, [r3, #20]
 80037dc:	61bb      	str	r3, [r7, #24]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	61bb      	str	r3, [r7, #24]
 80037e6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	e085      	b.n	8003906 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fe:	b29b      	uxth	r3, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d14d      	bne.n	80038a0 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003806:	2b04      	cmp	r3, #4
 8003808:	d016      	beq.n	8003838 <I2C_Master_ADDR+0x228>
 800380a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800380c:	2b02      	cmp	r3, #2
 800380e:	d013      	beq.n	8003838 <I2C_Master_ADDR+0x228>
 8003810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003812:	2b10      	cmp	r3, #16
 8003814:	d010      	beq.n	8003838 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003824:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	e007      	b.n	8003848 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003846:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003852:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003856:	d117      	bne.n	8003888 <I2C_Master_ADDR+0x278>
 8003858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800385a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800385e:	d00b      	beq.n	8003878 <I2C_Master_ADDR+0x268>
 8003860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003862:	2b01      	cmp	r3, #1
 8003864:	d008      	beq.n	8003878 <I2C_Master_ADDR+0x268>
 8003866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003868:	2b08      	cmp	r3, #8
 800386a:	d005      	beq.n	8003878 <I2C_Master_ADDR+0x268>
 800386c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800386e:	2b10      	cmp	r3, #16
 8003870:	d002      	beq.n	8003878 <I2C_Master_ADDR+0x268>
 8003872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003874:	2b20      	cmp	r3, #32
 8003876:	d107      	bne.n	8003888 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003886:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	e032      	b.n	8003906 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038ae:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038be:	d117      	bne.n	80038f0 <I2C_Master_ADDR+0x2e0>
 80038c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038c6:	d00b      	beq.n	80038e0 <I2C_Master_ADDR+0x2d0>
 80038c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d008      	beq.n	80038e0 <I2C_Master_ADDR+0x2d0>
 80038ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d005      	beq.n	80038e0 <I2C_Master_ADDR+0x2d0>
 80038d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038d6:	2b10      	cmp	r3, #16
 80038d8:	d002      	beq.n	80038e0 <I2C_Master_ADDR+0x2d0>
 80038da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038dc:	2b20      	cmp	r3, #32
 80038de:	d107      	bne.n	80038f0 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685a      	ldr	r2, [r3, #4]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80038ee:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f0:	2300      	movs	r3, #0
 80038f2:	613b      	str	r3, [r7, #16]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	613b      	str	r3, [r7, #16]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	613b      	str	r3, [r7, #16]
 8003904:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800390c:	e00b      	b.n	8003926 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390e:	2300      	movs	r3, #0
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	60fb      	str	r3, [r7, #12]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	60fb      	str	r3, [r7, #12]
 8003922:	68fb      	ldr	r3, [r7, #12]
}
 8003924:	e7ff      	b.n	8003926 <I2C_Master_ADDR+0x316>
 8003926:	bf00      	nop
 8003928:	3744      	adds	r7, #68	; 0x44
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr

08003932 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b084      	sub	sp, #16
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003940:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003946:	b29b      	uxth	r3, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	d02b      	beq.n	80039a4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003950:	781a      	ldrb	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800395c:	1c5a      	adds	r2, r3, #1
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003966:	b29b      	uxth	r3, r3
 8003968:	3b01      	subs	r3, #1
 800396a:	b29a      	uxth	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d114      	bne.n	80039a4 <I2C_SlaveTransmit_TXE+0x72>
 800397a:	7bfb      	ldrb	r3, [r7, #15]
 800397c:	2b29      	cmp	r3, #41	; 0x29
 800397e:	d111      	bne.n	80039a4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800398e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2221      	movs	r2, #33	; 0x21
 8003994:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2228      	movs	r2, #40	; 0x28
 800399a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7ff f9fb 	bl	8002d9a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80039a4:	bf00      	nop
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d011      	beq.n	80039e2 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c2:	781a      	ldrb	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d8:	b29b      	uxth	r3, r3
 80039da:	3b01      	subs	r3, #1
 80039dc:	b29a      	uxth	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b084      	sub	sp, #16
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039fc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d02c      	beq.n	8003a62 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	691a      	ldr	r2, [r3, #16]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	b2d2      	uxtb	r2, r2
 8003a14:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d114      	bne.n	8003a62 <I2C_SlaveReceive_RXNE+0x74>
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	2b2a      	cmp	r3, #42	; 0x2a
 8003a3c:	d111      	bne.n	8003a62 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a4c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2222      	movs	r2, #34	; 0x22
 8003a52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2228      	movs	r2, #40	; 0x28
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f7ff f9a6 	bl	8002dae <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003a62:	bf00      	nop
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d012      	beq.n	8003aa2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	691a      	ldr	r2, [r3, #16]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a86:	b2d2      	uxtb	r2, r2
 8003a88:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8e:	1c5a      	adds	r2, r3, #1
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b084      	sub	sp, #16
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
 8003ab6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003ac8:	2b28      	cmp	r3, #40	; 0x28
 8003aca:	d127      	bne.n	8003b1c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	685a      	ldr	r2, [r3, #4]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ada:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	089b      	lsrs	r3, r3, #2
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	09db      	lsrs	r3, r3, #7
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d103      	bne.n	8003b00 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	81bb      	strh	r3, [r7, #12]
 8003afe:	e002      	b.n	8003b06 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003b0e:	89ba      	ldrh	r2, [r7, #12]
 8003b10:	7bfb      	ldrb	r3, [r7, #15]
 8003b12:	4619      	mov	r1, r3
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f7ff f954 	bl	8002dc2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003b1a:	e00e      	b.n	8003b3a <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	60bb      	str	r3, [r7, #8]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	60bb      	str	r3, [r7, #8]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	60bb      	str	r3, [r7, #8]
 8003b30:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003b3a:	bf00      	nop
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
	...

08003b44 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b52:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b62:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003b64:	2300      	movs	r3, #0
 8003b66:	60bb      	str	r3, [r7, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	60bb      	str	r3, [r7, #8]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 0201 	orr.w	r2, r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b90:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ba0:	d172      	bne.n	8003c88 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
 8003ba4:	2b22      	cmp	r3, #34	; 0x22
 8003ba6:	d002      	beq.n	8003bae <I2C_Slave_STOPF+0x6a>
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	2b2a      	cmp	r3, #42	; 0x2a
 8003bac:	d135      	bne.n	8003c1a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d005      	beq.n	8003bd2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bca:	f043 0204 	orr.w	r2, r3, #4
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003be0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe fa9c 	bl	8002124 <HAL_DMA_GetState>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d049      	beq.n	8003c86 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf6:	4a69      	ldr	r2, [pc, #420]	; (8003d9c <I2C_Slave_STOPF+0x258>)
 8003bf8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fe f8e4 	bl	8001dcc <HAL_DMA_Abort_IT>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d03d      	beq.n	8003c86 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c14:	4610      	mov	r0, r2
 8003c16:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c18:	e035      	b.n	8003c86 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d005      	beq.n	8003c3e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	f043 0204 	orr.w	r2, r3, #4
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c4c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fe fa66 	bl	8002124 <HAL_DMA_GetState>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d014      	beq.n	8003c88 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c62:	4a4e      	ldr	r2, [pc, #312]	; (8003d9c <I2C_Slave_STOPF+0x258>)
 8003c64:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fe f8ae 	bl	8001dcc <HAL_DMA_Abort_IT>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c80:	4610      	mov	r0, r2
 8003c82:	4798      	blx	r3
 8003c84:	e000      	b.n	8003c88 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c86:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d03e      	beq.n	8003d10 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d112      	bne.n	8003cc6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	691a      	ldr	r2, [r3, #16]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	b2d2      	uxtb	r2, r2
 8003cac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	695b      	ldr	r3, [r3, #20]
 8003ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd0:	2b40      	cmp	r3, #64	; 0x40
 8003cd2:	d112      	bne.n	8003cfa <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	691a      	ldr	r2, [r3, #16]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	1c5a      	adds	r2, r3, #1
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d08:	f043 0204 	orr.w	r2, r3, #4
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d003      	beq.n	8003d20 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f000 f843 	bl	8003da4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003d1e:	e039      	b.n	8003d94 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003d20:	7bfb      	ldrb	r3, [r7, #15]
 8003d22:	2b2a      	cmp	r3, #42	; 0x2a
 8003d24:	d109      	bne.n	8003d3a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2228      	movs	r2, #40	; 0x28
 8003d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f7ff f83a 	bl	8002dae <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b28      	cmp	r3, #40	; 0x28
 8003d44:	d111      	bne.n	8003d6a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a15      	ldr	r2, [pc, #84]	; (8003da0 <I2C_Slave_STOPF+0x25c>)
 8003d4a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2220      	movs	r2, #32
 8003d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f7ff f83b 	bl	8002dde <HAL_I2C_ListenCpltCallback>
}
 8003d68:	e014      	b.n	8003d94 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6e:	2b22      	cmp	r3, #34	; 0x22
 8003d70:	d002      	beq.n	8003d78 <I2C_Slave_STOPF+0x234>
 8003d72:	7bfb      	ldrb	r3, [r7, #15]
 8003d74:	2b22      	cmp	r3, #34	; 0x22
 8003d76:	d10d      	bne.n	8003d94 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2220      	movs	r2, #32
 8003d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7ff f80d 	bl	8002dae <HAL_I2C_SlaveRxCpltCallback>
}
 8003d94:	bf00      	nop
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	08004009 	.word	0x08004009
 8003da0:	ffff0000 	.word	0xffff0000

08003da4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003db2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dba:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003dbc:	7bbb      	ldrb	r3, [r7, #14]
 8003dbe:	2b10      	cmp	r3, #16
 8003dc0:	d002      	beq.n	8003dc8 <I2C_ITError+0x24>
 8003dc2:	7bbb      	ldrb	r3, [r7, #14]
 8003dc4:	2b40      	cmp	r3, #64	; 0x40
 8003dc6:	d10a      	bne.n	8003dde <I2C_ITError+0x3a>
 8003dc8:	7bfb      	ldrb	r3, [r7, #15]
 8003dca:	2b22      	cmp	r3, #34	; 0x22
 8003dcc:	d107      	bne.n	8003dde <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ddc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
 8003de0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003de4:	2b28      	cmp	r3, #40	; 0x28
 8003de6:	d107      	bne.n	8003df8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2228      	movs	r2, #40	; 0x28
 8003df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003df6:	e015      	b.n	8003e24 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e06:	d00a      	beq.n	8003e1e <I2C_ITError+0x7a>
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
 8003e0a:	2b60      	cmp	r3, #96	; 0x60
 8003e0c:	d007      	beq.n	8003e1e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2220      	movs	r2, #32
 8003e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e32:	d162      	bne.n	8003efa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e42:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d020      	beq.n	8003e94 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e56:	4a6a      	ldr	r2, [pc, #424]	; (8004000 <I2C_ITError+0x25c>)
 8003e58:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7fd ffb4 	bl	8001dcc <HAL_DMA_Abort_IT>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f000 8089 	beq.w	8003f7e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0201 	bic.w	r2, r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2220      	movs	r2, #32
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e8e:	4610      	mov	r0, r2
 8003e90:	4798      	blx	r3
 8003e92:	e074      	b.n	8003f7e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e98:	4a59      	ldr	r2, [pc, #356]	; (8004000 <I2C_ITError+0x25c>)
 8003e9a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7fd ff93 	bl	8001dcc <HAL_DMA_Abort_IT>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d068      	beq.n	8003f7e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb6:	2b40      	cmp	r3, #64	; 0x40
 8003eb8:	d10b      	bne.n	8003ed2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	691a      	ldr	r2, [r3, #16]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	b2d2      	uxtb	r2, r2
 8003ec6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	1c5a      	adds	r2, r3, #1
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 0201 	bic.w	r2, r2, #1
 8003ee0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ef4:	4610      	mov	r0, r2
 8003ef6:	4798      	blx	r3
 8003ef8:	e041      	b.n	8003f7e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b60      	cmp	r3, #96	; 0x60
 8003f04:	d125      	bne.n	8003f52 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2220      	movs	r2, #32
 8003f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f1e:	2b40      	cmp	r3, #64	; 0x40
 8003f20:	d10b      	bne.n	8003f3a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	b2d2      	uxtb	r2, r2
 8003f2e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	1c5a      	adds	r2, r3, #1
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 0201 	bic.w	r2, r2, #1
 8003f48:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7fe ff65 	bl	8002e1a <HAL_I2C_AbortCpltCallback>
 8003f50:	e015      	b.n	8003f7e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f5c:	2b40      	cmp	r3, #64	; 0x40
 8003f5e:	d10b      	bne.n	8003f78 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	691a      	ldr	r2, [r3, #16]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	1c5a      	adds	r2, r3, #1
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f7fe ff44 	bl	8002e06 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f82:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10e      	bne.n	8003fac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d109      	bne.n	8003fac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d104      	bne.n	8003fac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d007      	beq.n	8003fbc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003fba:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc8:	f003 0304 	and.w	r3, r3, #4
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	d113      	bne.n	8003ff8 <I2C_ITError+0x254>
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
 8003fd2:	2b28      	cmp	r3, #40	; 0x28
 8003fd4:	d110      	bne.n	8003ff8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a0a      	ldr	r2, [pc, #40]	; (8004004 <I2C_ITError+0x260>)
 8003fda:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7fe fef3 	bl	8002dde <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003ff8:	bf00      	nop
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	08004009 	.word	0x08004009
 8004004:	ffff0000 	.word	0xffff0000

08004008 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004010:	2300      	movs	r3, #0
 8004012:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004018:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004020:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004022:	4b4b      	ldr	r3, [pc, #300]	; (8004150 <I2C_DMAAbort+0x148>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	08db      	lsrs	r3, r3, #3
 8004028:	4a4a      	ldr	r2, [pc, #296]	; (8004154 <I2C_DMAAbort+0x14c>)
 800402a:	fba2 2303 	umull	r2, r3, r2, r3
 800402e:	0a1a      	lsrs	r2, r3, #8
 8004030:	4613      	mov	r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	4413      	add	r3, r2
 8004036:	00da      	lsls	r2, r3, #3
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	f043 0220 	orr.w	r2, r3, #32
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800404e:	e00a      	b.n	8004066 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	3b01      	subs	r3, #1
 8004054:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004060:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004064:	d0ea      	beq.n	800403c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004072:	2200      	movs	r2, #0
 8004074:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004082:	2200      	movs	r2, #0
 8004084:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004094:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	2200      	movs	r2, #0
 800409a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a8:	2200      	movs	r2, #0
 80040aa:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b8:	2200      	movs	r2, #0
 80040ba:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 0201 	bic.w	r2, r2, #1
 80040ca:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b60      	cmp	r3, #96	; 0x60
 80040d6:	d10e      	bne.n	80040f6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	2220      	movs	r2, #32
 80040dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	2200      	movs	r2, #0
 80040ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80040ee:	6978      	ldr	r0, [r7, #20]
 80040f0:	f7fe fe93 	bl	8002e1a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80040f4:	e027      	b.n	8004146 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80040f6:	7cfb      	ldrb	r3, [r7, #19]
 80040f8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80040fc:	2b28      	cmp	r3, #40	; 0x28
 80040fe:	d117      	bne.n	8004130 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 0201 	orr.w	r2, r2, #1
 800410e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800411e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	2200      	movs	r2, #0
 8004124:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	2228      	movs	r2, #40	; 0x28
 800412a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800412e:	e007      	b.n	8004140 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	2220      	movs	r2, #32
 8004134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004140:	6978      	ldr	r0, [r7, #20]
 8004142:	f7fe fe60 	bl	8002e06 <HAL_I2C_ErrorCallback>
}
 8004146:	bf00      	nop
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	20000118 	.word	0x20000118
 8004154:	14f8b589 	.word	0x14f8b589

08004158 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004160:	2300      	movs	r3, #0
 8004162:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004164:	4b13      	ldr	r3, [pc, #76]	; (80041b4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	08db      	lsrs	r3, r3, #3
 800416a:	4a13      	ldr	r2, [pc, #76]	; (80041b8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800416c:	fba2 2303 	umull	r2, r3, r2, r3
 8004170:	0a1a      	lsrs	r2, r3, #8
 8004172:	4613      	mov	r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	4413      	add	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	3b01      	subs	r3, #1
 800417e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d107      	bne.n	8004196 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418a:	f043 0220 	orr.w	r2, r3, #32
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e008      	b.n	80041a8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041a4:	d0e9      	beq.n	800417a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	20000118 	.word	0x20000118
 80041b8:	14f8b589 	.word	0x14f8b589

080041bc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80041cc:	d103      	bne.n	80041d6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2201      	movs	r2, #1
 80041d2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80041d4:	e007      	b.n	80041e6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041da:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80041de:	d102      	bne.n	80041e6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2208      	movs	r2, #8
 80041e4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80041f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041f4:	b08f      	sub	sp, #60	; 0x3c
 80041f6:	af0a      	add	r7, sp, #40	; 0x28
 80041f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e10f      	b.n	8004424 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	d106      	bne.n	8004224 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f009 fb52 	bl	800d8c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2203      	movs	r2, #3
 8004228:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004234:	2b00      	cmp	r3, #0
 8004236:	d102      	bne.n	800423e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f004 fd21 	bl	8008c8a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	603b      	str	r3, [r7, #0]
 800424e:	687e      	ldr	r6, [r7, #4]
 8004250:	466d      	mov	r5, sp
 8004252:	f106 0410 	add.w	r4, r6, #16
 8004256:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004258:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800425a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800425c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800425e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004262:	e885 0003 	stmia.w	r5, {r0, r1}
 8004266:	1d33      	adds	r3, r6, #4
 8004268:	cb0e      	ldmia	r3, {r1, r2, r3}
 800426a:	6838      	ldr	r0, [r7, #0]
 800426c:	f004 fbf8 	bl	8008a60 <USB_CoreInit>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d005      	beq.n	8004282 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2202      	movs	r2, #2
 800427a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e0d0      	b.n	8004424 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2100      	movs	r1, #0
 8004288:	4618      	mov	r0, r3
 800428a:	f004 fd0f 	bl	8008cac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800428e:	2300      	movs	r3, #0
 8004290:	73fb      	strb	r3, [r7, #15]
 8004292:	e04a      	b.n	800432a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004294:	7bfa      	ldrb	r2, [r7, #15]
 8004296:	6879      	ldr	r1, [r7, #4]
 8004298:	4613      	mov	r3, r2
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	1a9b      	subs	r3, r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	440b      	add	r3, r1
 80042a2:	333d      	adds	r3, #61	; 0x3d
 80042a4:	2201      	movs	r2, #1
 80042a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80042a8:	7bfa      	ldrb	r2, [r7, #15]
 80042aa:	6879      	ldr	r1, [r7, #4]
 80042ac:	4613      	mov	r3, r2
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	1a9b      	subs	r3, r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	440b      	add	r3, r1
 80042b6:	333c      	adds	r3, #60	; 0x3c
 80042b8:	7bfa      	ldrb	r2, [r7, #15]
 80042ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80042bc:	7bfa      	ldrb	r2, [r7, #15]
 80042be:	7bfb      	ldrb	r3, [r7, #15]
 80042c0:	b298      	uxth	r0, r3
 80042c2:	6879      	ldr	r1, [r7, #4]
 80042c4:	4613      	mov	r3, r2
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	1a9b      	subs	r3, r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	3342      	adds	r3, #66	; 0x42
 80042d0:	4602      	mov	r2, r0
 80042d2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80042d4:	7bfa      	ldrb	r2, [r7, #15]
 80042d6:	6879      	ldr	r1, [r7, #4]
 80042d8:	4613      	mov	r3, r2
 80042da:	00db      	lsls	r3, r3, #3
 80042dc:	1a9b      	subs	r3, r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	440b      	add	r3, r1
 80042e2:	333f      	adds	r3, #63	; 0x3f
 80042e4:	2200      	movs	r2, #0
 80042e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80042e8:	7bfa      	ldrb	r2, [r7, #15]
 80042ea:	6879      	ldr	r1, [r7, #4]
 80042ec:	4613      	mov	r3, r2
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	1a9b      	subs	r3, r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	440b      	add	r3, r1
 80042f6:	3344      	adds	r3, #68	; 0x44
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80042fc:	7bfa      	ldrb	r2, [r7, #15]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	3348      	adds	r3, #72	; 0x48
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004310:	7bfa      	ldrb	r2, [r7, #15]
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	4613      	mov	r3, r2
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	440b      	add	r3, r1
 800431e:	3350      	adds	r3, #80	; 0x50
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004324:	7bfb      	ldrb	r3, [r7, #15]
 8004326:	3301      	adds	r3, #1
 8004328:	73fb      	strb	r3, [r7, #15]
 800432a:	7bfa      	ldrb	r2, [r7, #15]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	429a      	cmp	r2, r3
 8004332:	d3af      	bcc.n	8004294 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004334:	2300      	movs	r3, #0
 8004336:	73fb      	strb	r3, [r7, #15]
 8004338:	e044      	b.n	80043c4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800433a:	7bfa      	ldrb	r2, [r7, #15]
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	4613      	mov	r3, r2
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	1a9b      	subs	r3, r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800434c:	2200      	movs	r2, #0
 800434e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004350:	7bfa      	ldrb	r2, [r7, #15]
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	4613      	mov	r3, r2
 8004356:	00db      	lsls	r3, r3, #3
 8004358:	1a9b      	subs	r3, r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004362:	7bfa      	ldrb	r2, [r7, #15]
 8004364:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004366:	7bfa      	ldrb	r2, [r7, #15]
 8004368:	6879      	ldr	r1, [r7, #4]
 800436a:	4613      	mov	r3, r2
 800436c:	00db      	lsls	r3, r3, #3
 800436e:	1a9b      	subs	r3, r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	440b      	add	r3, r1
 8004374:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800437c:	7bfa      	ldrb	r2, [r7, #15]
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	4613      	mov	r3, r2
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	1a9b      	subs	r3, r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	440b      	add	r3, r1
 800438a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800438e:	2200      	movs	r2, #0
 8004390:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004392:	7bfa      	ldrb	r2, [r7, #15]
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	4613      	mov	r3, r2
 8004398:	00db      	lsls	r3, r3, #3
 800439a:	1a9b      	subs	r3, r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	440b      	add	r3, r1
 80043a0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80043a4:	2200      	movs	r2, #0
 80043a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80043a8:	7bfa      	ldrb	r2, [r7, #15]
 80043aa:	6879      	ldr	r1, [r7, #4]
 80043ac:	4613      	mov	r3, r2
 80043ae:	00db      	lsls	r3, r3, #3
 80043b0:	1a9b      	subs	r3, r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80043ba:	2200      	movs	r2, #0
 80043bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043be:	7bfb      	ldrb	r3, [r7, #15]
 80043c0:	3301      	adds	r3, #1
 80043c2:	73fb      	strb	r3, [r7, #15]
 80043c4:	7bfa      	ldrb	r2, [r7, #15]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d3b5      	bcc.n	800433a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	603b      	str	r3, [r7, #0]
 80043d4:	687e      	ldr	r6, [r7, #4]
 80043d6:	466d      	mov	r5, sp
 80043d8:	f106 0410 	add.w	r4, r6, #16
 80043dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80043e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80043ec:	1d33      	adds	r3, r6, #4
 80043ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043f0:	6838      	ldr	r0, [r7, #0]
 80043f2:	f004 fca7 	bl	8008d44 <USB_DevInit>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e00d      	b.n	8004424 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4618      	mov	r0, r3
 800441e:	f005 fd23 	bl	8009e68 <USB_DevDisconnect>

  return HAL_OK;
 8004422:	2300      	movs	r3, #0
}
 8004424:	4618      	mov	r0, r3
 8004426:	3714      	adds	r7, #20
 8004428:	46bd      	mov	sp, r7
 800442a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800442c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004440:	2b01      	cmp	r3, #1
 8004442:	d101      	bne.n	8004448 <HAL_PCD_Start+0x1c>
 8004444:	2302      	movs	r3, #2
 8004446:	e020      	b.n	800448a <HAL_PCD_Start+0x5e>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004454:	2b01      	cmp	r3, #1
 8004456:	d109      	bne.n	800446c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800445c:	2b01      	cmp	r3, #1
 800445e:	d005      	beq.n	800446c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004464:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f004 fbf9 	bl	8008c68 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f005 fcd3 	bl	8009e26 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004492:	b590      	push	{r4, r7, lr}
 8004494:	b08d      	sub	sp, #52	; 0x34
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044a0:	6a3b      	ldr	r3, [r7, #32]
 80044a2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f005 fd91 	bl	8009fd0 <USB_GetMode>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f040 839d 	bne.w	8004bf0 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f005 fcf5 	bl	8009eaa <USB_ReadInterrupts>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 8393 	beq.w	8004bee <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4618      	mov	r0, r3
 80044ce:	f005 fcec 	bl	8009eaa <USB_ReadInterrupts>
 80044d2:	4603      	mov	r3, r0
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d107      	bne.n	80044ec <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	695a      	ldr	r2, [r3, #20]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f002 0202 	and.w	r2, r2, #2
 80044ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f005 fcda 	bl	8009eaa <USB_ReadInterrupts>
 80044f6:	4603      	mov	r3, r0
 80044f8:	f003 0310 	and.w	r3, r3, #16
 80044fc:	2b10      	cmp	r3, #16
 80044fe:	d161      	bne.n	80045c4 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	699a      	ldr	r2, [r3, #24]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0210 	bic.w	r2, r2, #16
 800450e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	f003 020f 	and.w	r2, r3, #15
 800451c:	4613      	mov	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	1a9b      	subs	r3, r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	4413      	add	r3, r2
 800452c:	3304      	adds	r3, #4
 800452e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	0c5b      	lsrs	r3, r3, #17
 8004534:	f003 030f 	and.w	r3, r3, #15
 8004538:	2b02      	cmp	r3, #2
 800453a:	d124      	bne.n	8004586 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004542:	4013      	ands	r3, r2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d035      	beq.n	80045b4 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	091b      	lsrs	r3, r3, #4
 8004550:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004552:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004556:	b29b      	uxth	r3, r3
 8004558:	461a      	mov	r2, r3
 800455a:	6a38      	ldr	r0, [r7, #32]
 800455c:	f005 fb11 	bl	8009b82 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	68da      	ldr	r2, [r3, #12]
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	091b      	lsrs	r3, r3, #4
 8004568:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800456c:	441a      	add	r2, r3
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	699a      	ldr	r2, [r3, #24]
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	091b      	lsrs	r3, r3, #4
 800457a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800457e:	441a      	add	r2, r3
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	619a      	str	r2, [r3, #24]
 8004584:	e016      	b.n	80045b4 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	0c5b      	lsrs	r3, r3, #17
 800458a:	f003 030f 	and.w	r3, r3, #15
 800458e:	2b06      	cmp	r3, #6
 8004590:	d110      	bne.n	80045b4 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004598:	2208      	movs	r2, #8
 800459a:	4619      	mov	r1, r3
 800459c:	6a38      	ldr	r0, [r7, #32]
 800459e:	f005 faf0 	bl	8009b82 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	699a      	ldr	r2, [r3, #24]
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	091b      	lsrs	r3, r3, #4
 80045aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80045ae:	441a      	add	r2, r3
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	699a      	ldr	r2, [r3, #24]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0210 	orr.w	r2, r2, #16
 80045c2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f005 fc6e 	bl	8009eaa <USB_ReadInterrupts>
 80045ce:	4603      	mov	r3, r0
 80045d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045d4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80045d8:	d16e      	bne.n	80046b8 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f005 fc74 	bl	8009ed0 <USB_ReadDevAllOutEpInterrupt>
 80045e8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80045ea:	e062      	b.n	80046b2 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80045ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d057      	beq.n	80046a6 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	4611      	mov	r1, r2
 8004600:	4618      	mov	r0, r3
 8004602:	f005 fc99 	bl	8009f38 <USB_ReadDevOutEPInterrupt>
 8004606:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00c      	beq.n	800462c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	4413      	add	r3, r2
 800461a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800461e:	461a      	mov	r2, r3
 8004620:	2301      	movs	r3, #1
 8004622:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004624:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 fdb0 	bl	800518c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	f003 0308 	and.w	r3, r3, #8
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00c      	beq.n	8004650 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	015a      	lsls	r2, r3, #5
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	4413      	add	r3, r2
 800463e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004642:	461a      	mov	r2, r3
 8004644:	2308      	movs	r3, #8
 8004646:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004648:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 feaa 	bl	80053a4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	f003 0310 	and.w	r3, r3, #16
 8004656:	2b00      	cmp	r3, #0
 8004658:	d008      	beq.n	800466c <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800465a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465c:	015a      	lsls	r2, r3, #5
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	4413      	add	r3, r2
 8004662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004666:	461a      	mov	r2, r3
 8004668:	2310      	movs	r3, #16
 800466a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	f003 0320 	and.w	r3, r3, #32
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004678:	015a      	lsls	r2, r3, #5
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	4413      	add	r3, r2
 800467e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004682:	461a      	mov	r2, r3
 8004684:	2320      	movs	r3, #32
 8004686:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d009      	beq.n	80046a6 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004694:	015a      	lsls	r2, r3, #5
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	4413      	add	r3, r2
 800469a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800469e:	461a      	mov	r2, r3
 80046a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046a4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80046a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a8:	3301      	adds	r3, #1
 80046aa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80046ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ae:	085b      	lsrs	r3, r3, #1
 80046b0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80046b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d199      	bne.n	80045ec <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f005 fbf4 	bl	8009eaa <USB_ReadInterrupts>
 80046c2:	4603      	mov	r3, r0
 80046c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80046cc:	f040 80c0 	bne.w	8004850 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f005 fc15 	bl	8009f04 <USB_ReadDevAllInEpInterrupt>
 80046da:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80046e0:	e0b2      	b.n	8004848 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80046e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 80a7 	beq.w	800483c <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	4611      	mov	r1, r2
 80046f8:	4618      	mov	r0, r3
 80046fa:	f005 fc3b 	bl	8009f74 <USB_ReadDevInEPInterrupt>
 80046fe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d057      	beq.n	80047ba <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800470a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470c:	f003 030f 	and.w	r3, r3, #15
 8004710:	2201      	movs	r2, #1
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800471e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	43db      	mvns	r3, r3
 8004724:	69f9      	ldr	r1, [r7, #28]
 8004726:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800472a:	4013      	ands	r3, r2
 800472c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800472e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004730:	015a      	lsls	r2, r3, #5
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	4413      	add	r3, r2
 8004736:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800473a:	461a      	mov	r2, r3
 800473c:	2301      	movs	r3, #1
 800473e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d132      	bne.n	80047ae <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800474c:	4613      	mov	r3, r2
 800474e:	00db      	lsls	r3, r3, #3
 8004750:	1a9b      	subs	r3, r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	3348      	adds	r3, #72	; 0x48
 8004758:	6819      	ldr	r1, [r3, #0]
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800475e:	4613      	mov	r3, r2
 8004760:	00db      	lsls	r3, r3, #3
 8004762:	1a9b      	subs	r3, r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4403      	add	r3, r0
 8004768:	3344      	adds	r3, #68	; 0x44
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4419      	add	r1, r3
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004772:	4613      	mov	r3, r2
 8004774:	00db      	lsls	r3, r3, #3
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4403      	add	r3, r0
 800477c:	3348      	adds	r3, #72	; 0x48
 800477e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004782:	2b00      	cmp	r3, #0
 8004784:	d113      	bne.n	80047ae <HAL_PCD_IRQHandler+0x31c>
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800478a:	4613      	mov	r3, r2
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	1a9b      	subs	r3, r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	440b      	add	r3, r1
 8004794:	3350      	adds	r3, #80	; 0x50
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d108      	bne.n	80047ae <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6818      	ldr	r0, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80047a6:	461a      	mov	r2, r3
 80047a8:	2101      	movs	r1, #1
 80047aa:	f005 fc43 	bl	800a034 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	4619      	mov	r1, r3
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f009 f908 	bl	800d9ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f003 0308 	and.w	r3, r3, #8
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d008      	beq.n	80047d6 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80047c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c6:	015a      	lsls	r2, r3, #5
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	4413      	add	r3, r2
 80047cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047d0:	461a      	mov	r2, r3
 80047d2:	2308      	movs	r3, #8
 80047d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	f003 0310 	and.w	r3, r3, #16
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d008      	beq.n	80047f2 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80047e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e2:	015a      	lsls	r2, r3, #5
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	4413      	add	r3, r2
 80047e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047ec:	461a      	mov	r2, r3
 80047ee:	2310      	movs	r3, #16
 80047f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d008      	beq.n	800480e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80047fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fe:	015a      	lsls	r2, r3, #5
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	4413      	add	r3, r2
 8004804:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004808:	461a      	mov	r2, r3
 800480a:	2340      	movs	r3, #64	; 0x40
 800480c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d008      	beq.n	800482a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481a:	015a      	lsls	r2, r3, #5
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	4413      	add	r3, r2
 8004820:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004824:	461a      	mov	r2, r3
 8004826:	2302      	movs	r3, #2
 8004828:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004830:	2b00      	cmp	r3, #0
 8004832:	d003      	beq.n	800483c <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004834:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 fc1b 	bl	8005072 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	3301      	adds	r3, #1
 8004840:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004844:	085b      	lsrs	r3, r3, #1
 8004846:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800484a:	2b00      	cmp	r3, #0
 800484c:	f47f af49 	bne.w	80046e2 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4618      	mov	r0, r3
 8004856:	f005 fb28 	bl	8009eaa <USB_ReadInterrupts>
 800485a:	4603      	mov	r3, r0
 800485c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004860:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004864:	d122      	bne.n	80048ac <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	69fa      	ldr	r2, [r7, #28]
 8004870:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004874:	f023 0301 	bic.w	r3, r3, #1
 8004878:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004880:	2b01      	cmp	r3, #1
 8004882:	d108      	bne.n	8004896 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800488c:	2100      	movs	r1, #0
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 fe26 	bl	80054e0 <HAL_PCDEx_LPM_Callback>
 8004894:	e002      	b.n	800489c <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f009 f904 	bl	800daa4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	695a      	ldr	r2, [r3, #20]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80048aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f005 fafa 	bl	8009eaa <USB_ReadInterrupts>
 80048b6:	4603      	mov	r3, r0
 80048b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048c0:	d112      	bne.n	80048e8 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d102      	bne.n	80048d8 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f009 f8c0 	bl	800da58 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695a      	ldr	r2, [r3, #20]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80048e6:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f005 fadc 	bl	8009eaa <USB_ReadInterrupts>
 80048f2:	4603      	mov	r3, r0
 80048f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048fc:	f040 80c7 	bne.w	8004a8e <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	69fa      	ldr	r2, [r7, #28]
 800490a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800490e:	f023 0301 	bic.w	r3, r3, #1
 8004912:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2110      	movs	r1, #16
 800491a:	4618      	mov	r0, r3
 800491c:	f004 fb76 	bl	800900c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004920:	2300      	movs	r3, #0
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004924:	e056      	b.n	80049d4 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004928:	015a      	lsls	r2, r3, #5
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	4413      	add	r3, r2
 800492e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004932:	461a      	mov	r2, r3
 8004934:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004938:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800493a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	4413      	add	r3, r2
 8004942:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800494a:	0151      	lsls	r1, r2, #5
 800494c:	69fa      	ldr	r2, [r7, #28]
 800494e:	440a      	add	r2, r1
 8004950:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004954:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004958:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800495a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800495c:	015a      	lsls	r2, r3, #5
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	4413      	add	r3, r2
 8004962:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800496a:	0151      	lsls	r1, r2, #5
 800496c:	69fa      	ldr	r2, [r7, #28]
 800496e:	440a      	add	r2, r1
 8004970:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004974:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004978:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800497a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800497c:	015a      	lsls	r2, r3, #5
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	4413      	add	r3, r2
 8004982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004986:	461a      	mov	r2, r3
 8004988:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800498c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800498e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004990:	015a      	lsls	r2, r3, #5
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	4413      	add	r3, r2
 8004996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800499e:	0151      	lsls	r1, r2, #5
 80049a0:	69fa      	ldr	r2, [r7, #28]
 80049a2:	440a      	add	r2, r1
 80049a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80049ac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80049ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b0:	015a      	lsls	r2, r3, #5
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	4413      	add	r3, r2
 80049b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049be:	0151      	lsls	r1, r2, #5
 80049c0:	69fa      	ldr	r2, [r7, #28]
 80049c2:	440a      	add	r2, r1
 80049c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049c8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80049cc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d0:	3301      	adds	r3, #1
 80049d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049da:	429a      	cmp	r2, r3
 80049dc:	d3a3      	bcc.n	8004926 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	69fa      	ldr	r2, [r7, #28]
 80049e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049ec:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80049f0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d016      	beq.n	8004a28 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a04:	69fa      	ldr	r2, [r7, #28]
 8004a06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a0a:	f043 030b 	orr.w	r3, r3, #11
 8004a0e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1a:	69fa      	ldr	r2, [r7, #28]
 8004a1c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a20:	f043 030b 	orr.w	r3, r3, #11
 8004a24:	6453      	str	r3, [r2, #68]	; 0x44
 8004a26:	e015      	b.n	8004a54 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a2e:	695b      	ldr	r3, [r3, #20]
 8004a30:	69fa      	ldr	r2, [r7, #28]
 8004a32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a36:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004a3a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004a3e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	69fa      	ldr	r2, [r7, #28]
 8004a4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a4e:	f043 030b 	orr.w	r3, r3, #11
 8004a52:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	69fa      	ldr	r2, [r7, #28]
 8004a5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a62:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004a66:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6818      	ldr	r0, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004a78:	461a      	mov	r2, r3
 8004a7a:	f005 fadb 	bl	800a034 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	695a      	ldr	r2, [r3, #20]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004a8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f005 fa09 	bl	8009eaa <USB_ReadInterrupts>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aa2:	d124      	bne.n	8004aee <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f005 fa9f 	bl	8009fec <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f004 fb07 	bl	80090c6 <USB_GetDevSpeed>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	461a      	mov	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681c      	ldr	r4, [r3, #0]
 8004ac4:	f001 f936 	bl	8005d34 <HAL_RCC_GetHCLKFreq>
 8004ac8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	4620      	mov	r0, r4
 8004ad4:	f004 f826 	bl	8008b24 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f008 ff9e 	bl	800da1a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	695a      	ldr	r2, [r3, #20]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004aec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f005 f9d9 	bl	8009eaa <USB_ReadInterrupts>
 8004af8:	4603      	mov	r3, r0
 8004afa:	f003 0308 	and.w	r3, r3, #8
 8004afe:	2b08      	cmp	r3, #8
 8004b00:	d10a      	bne.n	8004b18 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f008 ff7b 	bl	800d9fe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695a      	ldr	r2, [r3, #20]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f002 0208 	and.w	r2, r2, #8
 8004b16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f005 f9c4 	bl	8009eaa <USB_ReadInterrupts>
 8004b22:	4603      	mov	r3, r0
 8004b24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b2c:	d10f      	bne.n	8004b4e <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	4619      	mov	r1, r3
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f008 ffd3 	bl	800dae4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	695a      	ldr	r2, [r3, #20]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004b4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f005 f9a9 	bl	8009eaa <USB_ReadInterrupts>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b5e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b62:	d10f      	bne.n	8004b84 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f008 ffa6 	bl	800dac0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	695a      	ldr	r2, [r3, #20]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004b82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f005 f98e 	bl	8009eaa <USB_ReadInterrupts>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004b94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b98:	d10a      	bne.n	8004bb0 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f008 ffb4 	bl	800db08 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695a      	ldr	r2, [r3, #20]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004bae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f005 f978 	bl	8009eaa <USB_ReadInterrupts>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	d115      	bne.n	8004bf0 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	f003 0304 	and.w	r3, r3, #4
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d002      	beq.n	8004bdc <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f008 ffa4 	bl	800db24 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6859      	ldr	r1, [r3, #4]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	69ba      	ldr	r2, [r7, #24]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	605a      	str	r2, [r3, #4]
 8004bec:	e000      	b.n	8004bf0 <HAL_PCD_IRQHandler+0x75e>
      return;
 8004bee:	bf00      	nop
    }
  }
}
 8004bf0:	3734      	adds	r7, #52	; 0x34
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd90      	pop	{r4, r7, pc}

08004bf6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b082      	sub	sp, #8
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
 8004bfe:	460b      	mov	r3, r1
 8004c00:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <HAL_PCD_SetAddress+0x1a>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e013      	b.n	8004c38 <HAL_PCD_SetAddress+0x42>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	78fa      	ldrb	r2, [r7, #3]
 8004c1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	78fa      	ldrb	r2, [r7, #3]
 8004c26:	4611      	mov	r1, r2
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f005 f8d6 	bl	8009dda <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3708      	adds	r7, #8
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	4608      	mov	r0, r1
 8004c4a:	4611      	mov	r1, r2
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	4603      	mov	r3, r0
 8004c50:	70fb      	strb	r3, [r7, #3]
 8004c52:	460b      	mov	r3, r1
 8004c54:	803b      	strh	r3, [r7, #0]
 8004c56:	4613      	mov	r3, r2
 8004c58:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	da0f      	bge.n	8004c86 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c66:	78fb      	ldrb	r3, [r7, #3]
 8004c68:	f003 020f 	and.w	r2, r3, #15
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	3338      	adds	r3, #56	; 0x38
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	4413      	add	r3, r2
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	705a      	strb	r2, [r3, #1]
 8004c84:	e00f      	b.n	8004ca6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c86:	78fb      	ldrb	r3, [r7, #3]
 8004c88:	f003 020f 	and.w	r2, r3, #15
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	00db      	lsls	r3, r3, #3
 8004c90:	1a9b      	subs	r3, r3, r2
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	4413      	add	r3, r2
 8004c9c:	3304      	adds	r3, #4
 8004c9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004ca6:	78fb      	ldrb	r3, [r7, #3]
 8004ca8:	f003 030f 	and.w	r3, r3, #15
 8004cac:	b2da      	uxtb	r2, r3
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004cb2:	883a      	ldrh	r2, [r7, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	78ba      	ldrb	r2, [r7, #2]
 8004cbc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	785b      	ldrb	r3, [r3, #1]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d004      	beq.n	8004cd0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	b29a      	uxth	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004cd0:	78bb      	ldrb	r3, [r7, #2]
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d102      	bne.n	8004cdc <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d101      	bne.n	8004cea <HAL_PCD_EP_Open+0xaa>
 8004ce6:	2302      	movs	r3, #2
 8004ce8:	e00e      	b.n	8004d08 <HAL_PCD_EP_Open+0xc8>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2201      	movs	r2, #1
 8004cee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68f9      	ldr	r1, [r7, #12]
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f004 fa09 	bl	8009110 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004d06:	7afb      	ldrb	r3, [r7, #11]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3710      	adds	r7, #16
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	460b      	mov	r3, r1
 8004d1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	da0f      	bge.n	8004d44 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d24:	78fb      	ldrb	r3, [r7, #3]
 8004d26:	f003 020f 	and.w	r2, r3, #15
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	1a9b      	subs	r3, r3, r2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	3338      	adds	r3, #56	; 0x38
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	4413      	add	r3, r2
 8004d38:	3304      	adds	r3, #4
 8004d3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	705a      	strb	r2, [r3, #1]
 8004d42:	e00f      	b.n	8004d64 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d44:	78fb      	ldrb	r3, [r7, #3]
 8004d46:	f003 020f 	and.w	r2, r3, #15
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	00db      	lsls	r3, r3, #3
 8004d4e:	1a9b      	subs	r3, r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	4413      	add	r3, r2
 8004d5a:	3304      	adds	r3, #4
 8004d5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004d64:	78fb      	ldrb	r3, [r7, #3]
 8004d66:	f003 030f 	and.w	r3, r3, #15
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d101      	bne.n	8004d7e <HAL_PCD_EP_Close+0x6e>
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	e00e      	b.n	8004d9c <HAL_PCD_EP_Close+0x8c>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68f9      	ldr	r1, [r7, #12]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f004 fa47 	bl	8009220 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b086      	sub	sp, #24
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	607a      	str	r2, [r7, #4]
 8004dae:	603b      	str	r3, [r7, #0]
 8004db0:	460b      	mov	r3, r1
 8004db2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004db4:	7afb      	ldrb	r3, [r7, #11]
 8004db6:	f003 020f 	and.w	r2, r3, #15
 8004dba:	4613      	mov	r3, r2
 8004dbc:	00db      	lsls	r3, r3, #3
 8004dbe:	1a9b      	subs	r3, r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	4413      	add	r3, r2
 8004dca:	3304      	adds	r3, #4
 8004dcc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	2200      	movs	r2, #0
 8004de4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004de6:	7afb      	ldrb	r3, [r7, #11]
 8004de8:	f003 030f 	and.w	r3, r3, #15
 8004dec:	b2da      	uxtb	r2, r3
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d102      	bne.n	8004e00 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004e00:	7afb      	ldrb	r3, [r7, #11]
 8004e02:	f003 030f 	and.w	r3, r3, #15
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d109      	bne.n	8004e1e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	461a      	mov	r2, r3
 8004e16:	6979      	ldr	r1, [r7, #20]
 8004e18:	f004 fd22 	bl	8009860 <USB_EP0StartXfer>
 8004e1c:	e008      	b.n	8004e30 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6818      	ldr	r0, [r3, #0]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	461a      	mov	r2, r3
 8004e2a:	6979      	ldr	r1, [r7, #20]
 8004e2c:	f004 fad4 	bl	80093d8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b083      	sub	sp, #12
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
 8004e42:	460b      	mov	r3, r1
 8004e44:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e46:	78fb      	ldrb	r3, [r7, #3]
 8004e48:	f003 020f 	and.w	r2, r3, #15
 8004e4c:	6879      	ldr	r1, [r7, #4]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	1a9b      	subs	r3, r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	440b      	add	r3, r1
 8004e58:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004e5c:	681b      	ldr	r3, [r3, #0]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr

08004e6a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b086      	sub	sp, #24
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	60f8      	str	r0, [r7, #12]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	603b      	str	r3, [r7, #0]
 8004e76:	460b      	mov	r3, r1
 8004e78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e7a:	7afb      	ldrb	r3, [r7, #11]
 8004e7c:	f003 020f 	and.w	r2, r3, #15
 8004e80:	4613      	mov	r3, r2
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	1a9b      	subs	r3, r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	3338      	adds	r3, #56	; 0x38
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	3304      	adds	r3, #4
 8004e90:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004eaa:	7afb      	ldrb	r3, [r7, #11]
 8004eac:	f003 030f 	and.w	r3, r3, #15
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d102      	bne.n	8004ec4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ec4:	7afb      	ldrb	r3, [r7, #11]
 8004ec6:	f003 030f 	and.w	r3, r3, #15
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d109      	bne.n	8004ee2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6818      	ldr	r0, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	461a      	mov	r2, r3
 8004eda:	6979      	ldr	r1, [r7, #20]
 8004edc:	f004 fcc0 	bl	8009860 <USB_EP0StartXfer>
 8004ee0:	e008      	b.n	8004ef4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6818      	ldr	r0, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	461a      	mov	r2, r3
 8004eee:	6979      	ldr	r1, [r7, #20]
 8004ef0:	f004 fa72 	bl	80093d8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b084      	sub	sp, #16
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
 8004f06:	460b      	mov	r3, r1
 8004f08:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	f003 020f 	and.w	r2, r3, #15
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d901      	bls.n	8004f1c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e050      	b.n	8004fbe <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	da0f      	bge.n	8004f44 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f24:	78fb      	ldrb	r3, [r7, #3]
 8004f26:	f003 020f 	and.w	r2, r3, #15
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	1a9b      	subs	r3, r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	3338      	adds	r3, #56	; 0x38
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	4413      	add	r3, r2
 8004f38:	3304      	adds	r3, #4
 8004f3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	705a      	strb	r2, [r3, #1]
 8004f42:	e00d      	b.n	8004f60 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f44:	78fa      	ldrb	r2, [r7, #3]
 8004f46:	4613      	mov	r3, r2
 8004f48:	00db      	lsls	r3, r3, #3
 8004f4a:	1a9b      	subs	r3, r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	4413      	add	r3, r2
 8004f56:	3304      	adds	r3, #4
 8004f58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2201      	movs	r2, #1
 8004f64:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f66:	78fb      	ldrb	r3, [r7, #3]
 8004f68:	f003 030f 	and.w	r3, r3, #15
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d101      	bne.n	8004f80 <HAL_PCD_EP_SetStall+0x82>
 8004f7c:	2302      	movs	r3, #2
 8004f7e:	e01e      	b.n	8004fbe <HAL_PCD_EP_SetStall+0xc0>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68f9      	ldr	r1, [r7, #12]
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f004 fe4f 	bl	8009c32 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	f003 030f 	and.w	r3, r3, #15
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10a      	bne.n	8004fb4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6818      	ldr	r0, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	b2d9      	uxtb	r1, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004fae:	461a      	mov	r2, r3
 8004fb0:	f005 f840 	bl	800a034 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3710      	adds	r7, #16
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b084      	sub	sp, #16
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
 8004fce:	460b      	mov	r3, r1
 8004fd0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004fd2:	78fb      	ldrb	r3, [r7, #3]
 8004fd4:	f003 020f 	and.w	r2, r3, #15
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d901      	bls.n	8004fe4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e042      	b.n	800506a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004fe4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	da0f      	bge.n	800500c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fec:	78fb      	ldrb	r3, [r7, #3]
 8004fee:	f003 020f 	and.w	r2, r3, #15
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	00db      	lsls	r3, r3, #3
 8004ff6:	1a9b      	subs	r3, r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	3338      	adds	r3, #56	; 0x38
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	4413      	add	r3, r2
 8005000:	3304      	adds	r3, #4
 8005002:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2201      	movs	r2, #1
 8005008:	705a      	strb	r2, [r3, #1]
 800500a:	e00f      	b.n	800502c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800500c:	78fb      	ldrb	r3, [r7, #3]
 800500e:	f003 020f 	and.w	r2, r3, #15
 8005012:	4613      	mov	r3, r2
 8005014:	00db      	lsls	r3, r3, #3
 8005016:	1a9b      	subs	r3, r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	4413      	add	r3, r2
 8005022:	3304      	adds	r3, #4
 8005024:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005032:	78fb      	ldrb	r3, [r7, #3]
 8005034:	f003 030f 	and.w	r3, r3, #15
 8005038:	b2da      	uxtb	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_PCD_EP_ClrStall+0x86>
 8005048:	2302      	movs	r3, #2
 800504a:	e00e      	b.n	800506a <HAL_PCD_EP_ClrStall+0xa4>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68f9      	ldr	r1, [r7, #12]
 800505a:	4618      	mov	r0, r3
 800505c:	f004 fe57 	bl	8009d0e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}

08005072 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005072:	b580      	push	{r7, lr}
 8005074:	b08a      	sub	sp, #40	; 0x28
 8005076:	af02      	add	r7, sp, #8
 8005078:	6078      	str	r0, [r7, #4]
 800507a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	4613      	mov	r3, r2
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	1a9b      	subs	r3, r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	3338      	adds	r3, #56	; 0x38
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	4413      	add	r3, r2
 8005096:	3304      	adds	r3, #4
 8005098:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	699a      	ldr	r2, [r3, #24]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d901      	bls.n	80050aa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e06c      	b.n	8005184 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	695a      	ldr	r2, [r3, #20]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	69fa      	ldr	r2, [r7, #28]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d902      	bls.n	80050c6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	3303      	adds	r3, #3
 80050ca:	089b      	lsrs	r3, r3, #2
 80050cc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80050ce:	e02b      	b.n	8005128 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	695a      	ldr	r2, [r3, #20]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	69fa      	ldr	r2, [r7, #28]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d902      	bls.n	80050ec <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	3303      	adds	r3, #3
 80050f0:	089b      	lsrs	r3, r3, #2
 80050f2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	68d9      	ldr	r1, [r3, #12]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005104:	b2db      	uxtb	r3, r3
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	4603      	mov	r3, r0
 800510a:	6978      	ldr	r0, [r7, #20]
 800510c:	f004 fcfb 	bl	8009b06 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	68da      	ldr	r2, [r3, #12]
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	441a      	add	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	699a      	ldr	r2, [r3, #24]
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	441a      	add	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	015a      	lsls	r2, r3, #5
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	4413      	add	r3, r2
 8005130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	b29b      	uxth	r3, r3
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	429a      	cmp	r2, r3
 800513c:	d809      	bhi.n	8005152 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	699a      	ldr	r2, [r3, #24]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005146:	429a      	cmp	r2, r3
 8005148:	d203      	bcs.n	8005152 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1be      	bne.n	80050d0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	695a      	ldr	r2, [r3, #20]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	429a      	cmp	r2, r3
 800515c:	d811      	bhi.n	8005182 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	f003 030f 	and.w	r3, r3, #15
 8005164:	2201      	movs	r2, #1
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005172:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	43db      	mvns	r3, r3
 8005178:	6939      	ldr	r1, [r7, #16]
 800517a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800517e:	4013      	ands	r3, r2
 8005180:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3720      	adds	r7, #32
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	333c      	adds	r3, #60	; 0x3c
 80051a4:	3304      	adds	r3, #4
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	015a      	lsls	r2, r3, #5
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	4413      	add	r3, r2
 80051b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	f040 80a0 	bne.w	8005304 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d015      	beq.n	80051fa <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4a72      	ldr	r2, [pc, #456]	; (800539c <PCD_EP_OutXfrComplete_int+0x210>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	f240 80dd 	bls.w	8005392 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f000 80d7 	beq.w	8005392 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051f0:	461a      	mov	r2, r3
 80051f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051f6:	6093      	str	r3, [r2, #8]
 80051f8:	e0cb      	b.n	8005392 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	f003 0320 	and.w	r3, r3, #32
 8005200:	2b00      	cmp	r3, #0
 8005202:	d009      	beq.n	8005218 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	015a      	lsls	r2, r3, #5
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	4413      	add	r3, r2
 800520c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005210:	461a      	mov	r2, r3
 8005212:	2320      	movs	r3, #32
 8005214:	6093      	str	r3, [r2, #8]
 8005216:	e0bc      	b.n	8005392 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800521e:	2b00      	cmp	r3, #0
 8005220:	f040 80b7 	bne.w	8005392 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	4a5d      	ldr	r2, [pc, #372]	; (800539c <PCD_EP_OutXfrComplete_int+0x210>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d90f      	bls.n	800524c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00a      	beq.n	800524c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	4413      	add	r3, r2
 800523e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005242:	461a      	mov	r2, r3
 8005244:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005248:	6093      	str	r3, [r2, #8]
 800524a:	e0a2      	b.n	8005392 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	4613      	mov	r3, r2
 8005252:	00db      	lsls	r3, r3, #3
 8005254:	1a9b      	subs	r3, r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	440b      	add	r3, r1
 800525a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800525e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	0159      	lsls	r1, r3, #5
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	440b      	add	r3, r1
 8005268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005272:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	683a      	ldr	r2, [r7, #0]
 8005278:	4613      	mov	r3, r2
 800527a:	00db      	lsls	r3, r3, #3
 800527c:	1a9b      	subs	r3, r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4403      	add	r3, r0
 8005282:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005286:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005288:	6879      	ldr	r1, [r7, #4]
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	4613      	mov	r3, r2
 800528e:	00db      	lsls	r3, r3, #3
 8005290:	1a9b      	subs	r3, r3, r2
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	440b      	add	r3, r1
 8005296:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800529a:	6819      	ldr	r1, [r3, #0]
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	4613      	mov	r3, r2
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	1a9b      	subs	r3, r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4403      	add	r3, r0
 80052aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4419      	add	r1, r3
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	4613      	mov	r3, r2
 80052b8:	00db      	lsls	r3, r3, #3
 80052ba:	1a9b      	subs	r3, r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4403      	add	r3, r0
 80052c0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80052c4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d114      	bne.n	80052f6 <PCD_EP_OutXfrComplete_int+0x16a>
 80052cc:	6879      	ldr	r1, [r7, #4]
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	4613      	mov	r3, r2
 80052d2:	00db      	lsls	r3, r3, #3
 80052d4:	1a9b      	subs	r3, r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	440b      	add	r3, r1
 80052da:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d108      	bne.n	80052f6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6818      	ldr	r0, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80052ee:	461a      	mov	r2, r3
 80052f0:	2101      	movs	r1, #1
 80052f2:	f004 fe9f 	bl	800a034 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	4619      	mov	r1, r3
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f008 fb49 	bl	800d994 <HAL_PCD_DataOutStageCallback>
 8005302:	e046      	b.n	8005392 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	4a26      	ldr	r2, [pc, #152]	; (80053a0 <PCD_EP_OutXfrComplete_int+0x214>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d124      	bne.n	8005356 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00a      	beq.n	800532c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	015a      	lsls	r2, r3, #5
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	4413      	add	r3, r2
 800531e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005322:	461a      	mov	r2, r3
 8005324:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005328:	6093      	str	r3, [r2, #8]
 800532a:	e032      	b.n	8005392 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f003 0320 	and.w	r3, r3, #32
 8005332:	2b00      	cmp	r3, #0
 8005334:	d008      	beq.n	8005348 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	015a      	lsls	r2, r3, #5
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	4413      	add	r3, r2
 800533e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005342:	461a      	mov	r2, r3
 8005344:	2320      	movs	r3, #32
 8005346:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	b2db      	uxtb	r3, r3
 800534c:	4619      	mov	r1, r3
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f008 fb20 	bl	800d994 <HAL_PCD_DataOutStageCallback>
 8005354:	e01d      	b.n	8005392 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d114      	bne.n	8005386 <PCD_EP_OutXfrComplete_int+0x1fa>
 800535c:	6879      	ldr	r1, [r7, #4]
 800535e:	683a      	ldr	r2, [r7, #0]
 8005360:	4613      	mov	r3, r2
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	1a9b      	subs	r3, r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	440b      	add	r3, r1
 800536a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d108      	bne.n	8005386 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6818      	ldr	r0, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800537e:	461a      	mov	r2, r3
 8005380:	2100      	movs	r1, #0
 8005382:	f004 fe57 	bl	800a034 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	b2db      	uxtb	r3, r3
 800538a:	4619      	mov	r1, r3
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f008 fb01 	bl	800d994 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3718      	adds	r7, #24
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	4f54300a 	.word	0x4f54300a
 80053a0:	4f54310a 	.word	0x4f54310a

080053a4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b086      	sub	sp, #24
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	333c      	adds	r3, #60	; 0x3c
 80053bc:	3304      	adds	r3, #4
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	015a      	lsls	r2, r3, #5
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	4413      	add	r3, r2
 80053ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	4a15      	ldr	r2, [pc, #84]	; (800542c <PCD_EP_OutSetupPacket_int+0x88>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d90e      	bls.n	80053f8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d009      	beq.n	80053f8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	015a      	lsls	r2, r3, #5
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	4413      	add	r3, r2
 80053ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f0:	461a      	mov	r2, r3
 80053f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f008 fab9 	bl	800d970 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4a0a      	ldr	r2, [pc, #40]	; (800542c <PCD_EP_OutSetupPacket_int+0x88>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d90c      	bls.n	8005420 <PCD_EP_OutSetupPacket_int+0x7c>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d108      	bne.n	8005420 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6818      	ldr	r0, [r3, #0]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005418:	461a      	mov	r2, r3
 800541a:	2101      	movs	r1, #1
 800541c:	f004 fe0a 	bl	800a034 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3718      	adds	r7, #24
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	4f54300a 	.word	0x4f54300a

08005430 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005430:	b480      	push	{r7}
 8005432:	b085      	sub	sp, #20
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	460b      	mov	r3, r1
 800543a:	70fb      	strb	r3, [r7, #3]
 800543c:	4613      	mov	r3, r2
 800543e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005446:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005448:	78fb      	ldrb	r3, [r7, #3]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d107      	bne.n	800545e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800544e:	883b      	ldrh	r3, [r7, #0]
 8005450:	0419      	lsls	r1, r3, #16
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	430a      	orrs	r2, r1
 800545a:	629a      	str	r2, [r3, #40]	; 0x28
 800545c:	e028      	b.n	80054b0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005464:	0c1b      	lsrs	r3, r3, #16
 8005466:	68ba      	ldr	r2, [r7, #8]
 8005468:	4413      	add	r3, r2
 800546a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800546c:	2300      	movs	r3, #0
 800546e:	73fb      	strb	r3, [r7, #15]
 8005470:	e00d      	b.n	800548e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	7bfb      	ldrb	r3, [r7, #15]
 8005478:	3340      	adds	r3, #64	; 0x40
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4413      	add	r3, r2
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	0c1b      	lsrs	r3, r3, #16
 8005482:	68ba      	ldr	r2, [r7, #8]
 8005484:	4413      	add	r3, r2
 8005486:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005488:	7bfb      	ldrb	r3, [r7, #15]
 800548a:	3301      	adds	r3, #1
 800548c:	73fb      	strb	r3, [r7, #15]
 800548e:	7bfa      	ldrb	r2, [r7, #15]
 8005490:	78fb      	ldrb	r3, [r7, #3]
 8005492:	3b01      	subs	r3, #1
 8005494:	429a      	cmp	r2, r3
 8005496:	d3ec      	bcc.n	8005472 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005498:	883b      	ldrh	r3, [r7, #0]
 800549a:	0418      	lsls	r0, r3, #16
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6819      	ldr	r1, [r3, #0]
 80054a0:	78fb      	ldrb	r3, [r7, #3]
 80054a2:	3b01      	subs	r3, #1
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	4302      	orrs	r2, r0
 80054a8:	3340      	adds	r3, #64	; 0x40
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	440b      	add	r3, r1
 80054ae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
 80054c6:	460b      	mov	r3, r1
 80054c8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	887a      	ldrh	r2, [r7, #2]
 80054d0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80054d2:	2300      	movs	r3, #0
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	460b      	mov	r3, r1
 80054ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b086      	sub	sp, #24
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e262      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0301 	and.w	r3, r3, #1
 8005512:	2b00      	cmp	r3, #0
 8005514:	d075      	beq.n	8005602 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005516:	4ba3      	ldr	r3, [pc, #652]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f003 030c 	and.w	r3, r3, #12
 800551e:	2b04      	cmp	r3, #4
 8005520:	d00c      	beq.n	800553c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005522:	4ba0      	ldr	r3, [pc, #640]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800552a:	2b08      	cmp	r3, #8
 800552c:	d112      	bne.n	8005554 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800552e:	4b9d      	ldr	r3, [pc, #628]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005536:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800553a:	d10b      	bne.n	8005554 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800553c:	4b99      	ldr	r3, [pc, #612]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d05b      	beq.n	8005600 <HAL_RCC_OscConfig+0x108>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d157      	bne.n	8005600 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e23d      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800555c:	d106      	bne.n	800556c <HAL_RCC_OscConfig+0x74>
 800555e:	4b91      	ldr	r3, [pc, #580]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a90      	ldr	r2, [pc, #576]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	e01d      	b.n	80055a8 <HAL_RCC_OscConfig+0xb0>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005574:	d10c      	bne.n	8005590 <HAL_RCC_OscConfig+0x98>
 8005576:	4b8b      	ldr	r3, [pc, #556]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a8a      	ldr	r2, [pc, #552]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800557c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005580:	6013      	str	r3, [r2, #0]
 8005582:	4b88      	ldr	r3, [pc, #544]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a87      	ldr	r2, [pc, #540]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	e00b      	b.n	80055a8 <HAL_RCC_OscConfig+0xb0>
 8005590:	4b84      	ldr	r3, [pc, #528]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a83      	ldr	r2, [pc, #524]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005596:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	4b81      	ldr	r3, [pc, #516]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a80      	ldr	r2, [pc, #512]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 80055a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d013      	beq.n	80055d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b0:	f7fb fd76 	bl	80010a0 <HAL_GetTick>
 80055b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055b6:	e008      	b.n	80055ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055b8:	f7fb fd72 	bl	80010a0 <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	2b64      	cmp	r3, #100	; 0x64
 80055c4:	d901      	bls.n	80055ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e202      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ca:	4b76      	ldr	r3, [pc, #472]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d0f0      	beq.n	80055b8 <HAL_RCC_OscConfig+0xc0>
 80055d6:	e014      	b.n	8005602 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d8:	f7fb fd62 	bl	80010a0 <HAL_GetTick>
 80055dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055de:	e008      	b.n	80055f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055e0:	f7fb fd5e 	bl	80010a0 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b64      	cmp	r3, #100	; 0x64
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e1ee      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055f2:	4b6c      	ldr	r3, [pc, #432]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1f0      	bne.n	80055e0 <HAL_RCC_OscConfig+0xe8>
 80055fe:	e000      	b.n	8005602 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d063      	beq.n	80056d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800560e:	4b65      	ldr	r3, [pc, #404]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f003 030c 	and.w	r3, r3, #12
 8005616:	2b00      	cmp	r3, #0
 8005618:	d00b      	beq.n	8005632 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800561a:	4b62      	ldr	r3, [pc, #392]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005622:	2b08      	cmp	r3, #8
 8005624:	d11c      	bne.n	8005660 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005626:	4b5f      	ldr	r3, [pc, #380]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d116      	bne.n	8005660 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005632:	4b5c      	ldr	r3, [pc, #368]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <HAL_RCC_OscConfig+0x152>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d001      	beq.n	800564a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e1c2      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800564a:	4b56      	ldr	r3, [pc, #344]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	00db      	lsls	r3, r3, #3
 8005658:	4952      	ldr	r1, [pc, #328]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800565a:	4313      	orrs	r3, r2
 800565c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800565e:	e03a      	b.n	80056d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d020      	beq.n	80056aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005668:	4b4f      	ldr	r3, [pc, #316]	; (80057a8 <HAL_RCC_OscConfig+0x2b0>)
 800566a:	2201      	movs	r2, #1
 800566c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800566e:	f7fb fd17 	bl	80010a0 <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005674:	e008      	b.n	8005688 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005676:	f7fb fd13 	bl	80010a0 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d901      	bls.n	8005688 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e1a3      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005688:	4b46      	ldr	r3, [pc, #280]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0302 	and.w	r3, r3, #2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d0f0      	beq.n	8005676 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005694:	4b43      	ldr	r3, [pc, #268]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	00db      	lsls	r3, r3, #3
 80056a2:	4940      	ldr	r1, [pc, #256]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	600b      	str	r3, [r1, #0]
 80056a8:	e015      	b.n	80056d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056aa:	4b3f      	ldr	r3, [pc, #252]	; (80057a8 <HAL_RCC_OscConfig+0x2b0>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b0:	f7fb fcf6 	bl	80010a0 <HAL_GetTick>
 80056b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056b6:	e008      	b.n	80056ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056b8:	f7fb fcf2 	bl	80010a0 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e182      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056ca:	4b36      	ldr	r3, [pc, #216]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1f0      	bne.n	80056b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0308 	and.w	r3, r3, #8
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d030      	beq.n	8005744 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d016      	beq.n	8005718 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056ea:	4b30      	ldr	r3, [pc, #192]	; (80057ac <HAL_RCC_OscConfig+0x2b4>)
 80056ec:	2201      	movs	r2, #1
 80056ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f0:	f7fb fcd6 	bl	80010a0 <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056f6:	e008      	b.n	800570a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056f8:	f7fb fcd2 	bl	80010a0 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b02      	cmp	r3, #2
 8005704:	d901      	bls.n	800570a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e162      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800570a:	4b26      	ldr	r3, [pc, #152]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800570c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b00      	cmp	r3, #0
 8005714:	d0f0      	beq.n	80056f8 <HAL_RCC_OscConfig+0x200>
 8005716:	e015      	b.n	8005744 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005718:	4b24      	ldr	r3, [pc, #144]	; (80057ac <HAL_RCC_OscConfig+0x2b4>)
 800571a:	2200      	movs	r2, #0
 800571c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800571e:	f7fb fcbf 	bl	80010a0 <HAL_GetTick>
 8005722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005724:	e008      	b.n	8005738 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005726:	f7fb fcbb 	bl	80010a0 <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	2b02      	cmp	r3, #2
 8005732:	d901      	bls.n	8005738 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e14b      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005738:	4b1a      	ldr	r3, [pc, #104]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800573a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800573c:	f003 0302 	and.w	r3, r3, #2
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1f0      	bne.n	8005726 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0304 	and.w	r3, r3, #4
 800574c:	2b00      	cmp	r3, #0
 800574e:	f000 809e 	beq.w	800588e <HAL_RCC_OscConfig+0x396>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005752:	2300      	movs	r3, #0
 8005754:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005756:	4b13      	ldr	r3, [pc, #76]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d10f      	bne.n	8005782 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005762:	2300      	movs	r3, #0
 8005764:	60bb      	str	r3, [r7, #8]
 8005766:	4b0f      	ldr	r3, [pc, #60]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576a:	4a0e      	ldr	r2, [pc, #56]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 800576c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005770:	6413      	str	r3, [r2, #64]	; 0x40
 8005772:	4b0c      	ldr	r3, [pc, #48]	; (80057a4 <HAL_RCC_OscConfig+0x2ac>)
 8005774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800577a:	60bb      	str	r3, [r7, #8]
 800577c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800577e:	2301      	movs	r3, #1
 8005780:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005782:	4b0b      	ldr	r3, [pc, #44]	; (80057b0 <HAL_RCC_OscConfig+0x2b8>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800578a:	2b00      	cmp	r3, #0
 800578c:	d121      	bne.n	80057d2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800578e:	4b08      	ldr	r3, [pc, #32]	; (80057b0 <HAL_RCC_OscConfig+0x2b8>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a07      	ldr	r2, [pc, #28]	; (80057b0 <HAL_RCC_OscConfig+0x2b8>)
 8005794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800579a:	f7fb fc81 	bl	80010a0 <HAL_GetTick>
 800579e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057a0:	e011      	b.n	80057c6 <HAL_RCC_OscConfig+0x2ce>
 80057a2:	bf00      	nop
 80057a4:	40023800 	.word	0x40023800
 80057a8:	42470000 	.word	0x42470000
 80057ac:	42470e80 	.word	0x42470e80
 80057b0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b4:	f7fb fc74 	bl	80010a0 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e104      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057c6:	4b84      	ldr	r3, [pc, #528]	; (80059d8 <HAL_RCC_OscConfig+0x4e0>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0f0      	beq.n	80057b4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d106      	bne.n	80057e8 <HAL_RCC_OscConfig+0x2f0>
 80057da:	4b80      	ldr	r3, [pc, #512]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 80057dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057de:	4a7f      	ldr	r2, [pc, #508]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 80057e0:	f043 0301 	orr.w	r3, r3, #1
 80057e4:	6713      	str	r3, [r2, #112]	; 0x70
 80057e6:	e01c      	b.n	8005822 <HAL_RCC_OscConfig+0x32a>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	2b05      	cmp	r3, #5
 80057ee:	d10c      	bne.n	800580a <HAL_RCC_OscConfig+0x312>
 80057f0:	4b7a      	ldr	r3, [pc, #488]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 80057f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057f4:	4a79      	ldr	r2, [pc, #484]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 80057f6:	f043 0304 	orr.w	r3, r3, #4
 80057fa:	6713      	str	r3, [r2, #112]	; 0x70
 80057fc:	4b77      	ldr	r3, [pc, #476]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 80057fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005800:	4a76      	ldr	r2, [pc, #472]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005802:	f043 0301 	orr.w	r3, r3, #1
 8005806:	6713      	str	r3, [r2, #112]	; 0x70
 8005808:	e00b      	b.n	8005822 <HAL_RCC_OscConfig+0x32a>
 800580a:	4b74      	ldr	r3, [pc, #464]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 800580c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800580e:	4a73      	ldr	r2, [pc, #460]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005810:	f023 0301 	bic.w	r3, r3, #1
 8005814:	6713      	str	r3, [r2, #112]	; 0x70
 8005816:	4b71      	ldr	r3, [pc, #452]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800581a:	4a70      	ldr	r2, [pc, #448]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 800581c:	f023 0304 	bic.w	r3, r3, #4
 8005820:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d014      	beq.n	8005854 <HAL_RCC_OscConfig+0x35c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800582a:	f7fb fc39 	bl	80010a0 <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005830:	e009      	b.n	8005846 <HAL_RCC_OscConfig+0x34e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005832:	f7fb fc35 	bl	80010a0 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005840:	d901      	bls.n	8005846 <HAL_RCC_OscConfig+0x34e>
        {
          return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e0c4      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005846:	4b65      	ldr	r3, [pc, #404]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800584a:	f003 0302 	and.w	r3, r3, #2
 800584e:	2b00      	cmp	r3, #0
 8005850:	d0ef      	beq.n	8005832 <HAL_RCC_OscConfig+0x33a>
 8005852:	e013      	b.n	800587c <HAL_RCC_OscConfig+0x384>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005854:	f7fb fc24 	bl	80010a0 <HAL_GetTick>
 8005858:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800585a:	e009      	b.n	8005870 <HAL_RCC_OscConfig+0x378>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800585c:	f7fb fc20 	bl	80010a0 <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800586a:	d901      	bls.n	8005870 <HAL_RCC_OscConfig+0x378>
        {
          return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e0af      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005870:	4b5a      	ldr	r3, [pc, #360]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1ef      	bne.n	800585c <HAL_RCC_OscConfig+0x364>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800587c:	7dfb      	ldrb	r3, [r7, #23]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d105      	bne.n	800588e <HAL_RCC_OscConfig+0x396>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005882:	4b56      	ldr	r3, [pc, #344]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005886:	4a55      	ldr	r2, [pc, #340]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800588c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	2b00      	cmp	r3, #0
 8005894:	f000 809b 	beq.w	80059ce <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005898:	4b50      	ldr	r3, [pc, #320]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	f003 030c 	and.w	r3, r3, #12
 80058a0:	2b08      	cmp	r3, #8
 80058a2:	d05c      	beq.n	800595e <HAL_RCC_OscConfig+0x466>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	699b      	ldr	r3, [r3, #24]
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d141      	bne.n	8005930 <HAL_RCC_OscConfig+0x438>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058ac:	4b4c      	ldr	r3, [pc, #304]	; (80059e0 <HAL_RCC_OscConfig+0x4e8>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058b2:	f7fb fbf5 	bl	80010a0 <HAL_GetTick>
 80058b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058b8:	e008      	b.n	80058cc <HAL_RCC_OscConfig+0x3d4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058ba:	f7fb fbf1 	bl	80010a0 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_OscConfig+0x3d4>
          {
            return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e081      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058cc:	4b43      	ldr	r3, [pc, #268]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1f0      	bne.n	80058ba <HAL_RCC_OscConfig+0x3c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	69da      	ldr	r2, [r3, #28]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	431a      	orrs	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e6:	019b      	lsls	r3, r3, #6
 80058e8:	431a      	orrs	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ee:	085b      	lsrs	r3, r3, #1
 80058f0:	3b01      	subs	r3, #1
 80058f2:	041b      	lsls	r3, r3, #16
 80058f4:	431a      	orrs	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fa:	061b      	lsls	r3, r3, #24
 80058fc:	4937      	ldr	r1, [pc, #220]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005902:	4b37      	ldr	r3, [pc, #220]	; (80059e0 <HAL_RCC_OscConfig+0x4e8>)
 8005904:	2201      	movs	r2, #1
 8005906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005908:	f7fb fbca 	bl	80010a0 <HAL_GetTick>
 800590c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800590e:	e008      	b.n	8005922 <HAL_RCC_OscConfig+0x42a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005910:	f7fb fbc6 	bl	80010a0 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b02      	cmp	r3, #2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e056      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005922:	4b2e      	ldr	r3, [pc, #184]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0f0      	beq.n	8005910 <HAL_RCC_OscConfig+0x418>
 800592e:	e04e      	b.n	80059ce <HAL_RCC_OscConfig+0x4d6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005930:	4b2b      	ldr	r3, [pc, #172]	; (80059e0 <HAL_RCC_OscConfig+0x4e8>)
 8005932:	2200      	movs	r2, #0
 8005934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005936:	f7fb fbb3 	bl	80010a0 <HAL_GetTick>
 800593a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800593c:	e008      	b.n	8005950 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800593e:	f7fb fbaf 	bl	80010a0 <HAL_GetTick>
 8005942:	4602      	mov	r2, r0
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	2b02      	cmp	r3, #2
 800594a:	d901      	bls.n	8005950 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e03f      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005950:	4b22      	ldr	r3, [pc, #136]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1f0      	bne.n	800593e <HAL_RCC_OscConfig+0x446>
 800595c:	e037      	b.n	80059ce <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d101      	bne.n	800596a <HAL_RCC_OscConfig+0x472>
      {
        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e032      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800596a:	4b1c      	ldr	r3, [pc, #112]	; (80059dc <HAL_RCC_OscConfig+0x4e4>)
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d028      	beq.n	80059ca <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005982:	429a      	cmp	r2, r3
 8005984:	d121      	bne.n	80059ca <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005990:	429a      	cmp	r2, r3
 8005992:	d11a      	bne.n	80059ca <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800599a:	4013      	ands	r3, r2
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80059a0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d111      	bne.n	80059ca <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b0:	085b      	lsrs	r3, r3, #1
 80059b2:	3b01      	subs	r3, #1
 80059b4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d107      	bne.n	80059ca <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d001      	beq.n	80059ce <HAL_RCC_OscConfig+0x4d6>
#endif
        {
          return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e000      	b.n	80059d0 <HAL_RCC_OscConfig+0x4d8>
        }
      }
    }
  }
  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3718      	adds	r7, #24
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	40007000 	.word	0x40007000
 80059dc:	40023800 	.word	0x40023800
 80059e0:	42470060 	.word	0x42470060

080059e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e0cc      	b.n	8005b92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059f8:	4b68      	ldr	r3, [pc, #416]	; (8005b9c <HAL_RCC_ClockConfig+0x1b8>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0307 	and.w	r3, r3, #7
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d90c      	bls.n	8005a20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a06:	4b65      	ldr	r3, [pc, #404]	; (8005b9c <HAL_RCC_ClockConfig+0x1b8>)
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	b2d2      	uxtb	r2, r2
 8005a0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a0e:	4b63      	ldr	r3, [pc, #396]	; (8005b9c <HAL_RCC_ClockConfig+0x1b8>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0307 	and.w	r3, r3, #7
 8005a16:	683a      	ldr	r2, [r7, #0]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d001      	beq.n	8005a20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e0b8      	b.n	8005b92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d020      	beq.n	8005a6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0304 	and.w	r3, r3, #4
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d005      	beq.n	8005a44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a38:	4b59      	ldr	r3, [pc, #356]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	4a58      	ldr	r2, [pc, #352]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005a42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0308 	and.w	r3, r3, #8
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d005      	beq.n	8005a5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a50:	4b53      	ldr	r3, [pc, #332]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	4a52      	ldr	r2, [pc, #328]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a5c:	4b50      	ldr	r3, [pc, #320]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	494d      	ldr	r1, [pc, #308]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0301 	and.w	r3, r3, #1
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d044      	beq.n	8005b04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d107      	bne.n	8005a92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a82:	4b47      	ldr	r3, [pc, #284]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d119      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e07f      	b.n	8005b92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d003      	beq.n	8005aa2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a9e:	2b03      	cmp	r3, #3
 8005aa0:	d107      	bne.n	8005ab2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aa2:	4b3f      	ldr	r3, [pc, #252]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d109      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e06f      	b.n	8005b92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ab2:	4b3b      	ldr	r3, [pc, #236]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e067      	b.n	8005b92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ac2:	4b37      	ldr	r3, [pc, #220]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f023 0203 	bic.w	r2, r3, #3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	4934      	ldr	r1, [pc, #208]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ad4:	f7fb fae4 	bl	80010a0 <HAL_GetTick>
 8005ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ada:	e00a      	b.n	8005af2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005adc:	f7fb fae0 	bl	80010a0 <HAL_GetTick>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d901      	bls.n	8005af2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e04f      	b.n	8005b92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005af2:	4b2b      	ldr	r3, [pc, #172]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 020c 	and.w	r2, r3, #12
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d1eb      	bne.n	8005adc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b04:	4b25      	ldr	r3, [pc, #148]	; (8005b9c <HAL_RCC_ClockConfig+0x1b8>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0307 	and.w	r3, r3, #7
 8005b0c:	683a      	ldr	r2, [r7, #0]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d20c      	bcs.n	8005b2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b12:	4b22      	ldr	r3, [pc, #136]	; (8005b9c <HAL_RCC_ClockConfig+0x1b8>)
 8005b14:	683a      	ldr	r2, [r7, #0]
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b1a:	4b20      	ldr	r3, [pc, #128]	; (8005b9c <HAL_RCC_ClockConfig+0x1b8>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0307 	and.w	r3, r3, #7
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d001      	beq.n	8005b2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e032      	b.n	8005b92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b38:	4b19      	ldr	r3, [pc, #100]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	4916      	ldr	r1, [pc, #88]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0308 	and.w	r3, r3, #8
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d009      	beq.n	8005b6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b56:	4b12      	ldr	r3, [pc, #72]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	490e      	ldr	r1, [pc, #56]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005b6a:	f000 f82d 	bl	8005bc8 <HAL_RCC_GetSysClockFreq>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	4b0b      	ldr	r3, [pc, #44]	; (8005ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	091b      	lsrs	r3, r3, #4
 8005b76:	f003 030f 	and.w	r3, r3, #15
 8005b7a:	490a      	ldr	r1, [pc, #40]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b7c:	5ccb      	ldrb	r3, [r1, r3]
 8005b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b82:	4a09      	ldr	r2, [pc, #36]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b86:	4b09      	ldr	r3, [pc, #36]	; (8005bac <HAL_RCC_ClockConfig+0x1c8>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7fb fa44 	bl	8001018 <HAL_InitTick>

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	40023c00 	.word	0x40023c00
 8005ba0:	40023800 	.word	0x40023800
 8005ba4:	08010ffc 	.word	0x08010ffc
 8005ba8:	20000118 	.word	0x20000118
 8005bac:	20000000 	.word	0x20000000

08005bb0 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005bb4:	4b03      	ldr	r3, [pc, #12]	; (8005bc4 <HAL_RCC_EnableCSS+0x14>)
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	601a      	str	r2, [r3, #0]
}
 8005bba:	bf00      	nop
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr
 8005bc4:	4247004c 	.word	0x4247004c

08005bc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bc8:	b5b0      	push	{r4, r5, r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005bce:	2100      	movs	r1, #0
 8005bd0:	6079      	str	r1, [r7, #4]
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	60f9      	str	r1, [r7, #12]
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005bda:	2100      	movs	r1, #0
 8005bdc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bde:	4952      	ldr	r1, [pc, #328]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x160>)
 8005be0:	6889      	ldr	r1, [r1, #8]
 8005be2:	f001 010c 	and.w	r1, r1, #12
 8005be6:	2908      	cmp	r1, #8
 8005be8:	d00d      	beq.n	8005c06 <HAL_RCC_GetSysClockFreq+0x3e>
 8005bea:	2908      	cmp	r1, #8
 8005bec:	f200 8094 	bhi.w	8005d18 <HAL_RCC_GetSysClockFreq+0x150>
 8005bf0:	2900      	cmp	r1, #0
 8005bf2:	d002      	beq.n	8005bfa <HAL_RCC_GetSysClockFreq+0x32>
 8005bf4:	2904      	cmp	r1, #4
 8005bf6:	d003      	beq.n	8005c00 <HAL_RCC_GetSysClockFreq+0x38>
 8005bf8:	e08e      	b.n	8005d18 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005bfa:	4b4c      	ldr	r3, [pc, #304]	; (8005d2c <HAL_RCC_GetSysClockFreq+0x164>)
 8005bfc:	60bb      	str	r3, [r7, #8]
       break;
 8005bfe:	e08e      	b.n	8005d1e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c00:	4b4b      	ldr	r3, [pc, #300]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x168>)
 8005c02:	60bb      	str	r3, [r7, #8]
      break;
 8005c04:	e08b      	b.n	8005d1e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c06:	4948      	ldr	r1, [pc, #288]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x160>)
 8005c08:	6849      	ldr	r1, [r1, #4]
 8005c0a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005c0e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c10:	4945      	ldr	r1, [pc, #276]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x160>)
 8005c12:	6849      	ldr	r1, [r1, #4]
 8005c14:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005c18:	2900      	cmp	r1, #0
 8005c1a:	d024      	beq.n	8005c66 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c1c:	4942      	ldr	r1, [pc, #264]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x160>)
 8005c1e:	6849      	ldr	r1, [r1, #4]
 8005c20:	0989      	lsrs	r1, r1, #6
 8005c22:	4608      	mov	r0, r1
 8005c24:	f04f 0100 	mov.w	r1, #0
 8005c28:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005c2c:	f04f 0500 	mov.w	r5, #0
 8005c30:	ea00 0204 	and.w	r2, r0, r4
 8005c34:	ea01 0305 	and.w	r3, r1, r5
 8005c38:	493d      	ldr	r1, [pc, #244]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x168>)
 8005c3a:	fb01 f003 	mul.w	r0, r1, r3
 8005c3e:	2100      	movs	r1, #0
 8005c40:	fb01 f102 	mul.w	r1, r1, r2
 8005c44:	1844      	adds	r4, r0, r1
 8005c46:	493a      	ldr	r1, [pc, #232]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x168>)
 8005c48:	fba2 0101 	umull	r0, r1, r2, r1
 8005c4c:	1863      	adds	r3, r4, r1
 8005c4e:	4619      	mov	r1, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	461a      	mov	r2, r3
 8005c54:	f04f 0300 	mov.w	r3, #0
 8005c58:	f7fa ffae 	bl	8000bb8 <__aeabi_uldivmod>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	4613      	mov	r3, r2
 8005c62:	60fb      	str	r3, [r7, #12]
 8005c64:	e04a      	b.n	8005cfc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c66:	4b30      	ldr	r3, [pc, #192]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x160>)
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	099b      	lsrs	r3, r3, #6
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	f04f 0300 	mov.w	r3, #0
 8005c72:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005c76:	f04f 0100 	mov.w	r1, #0
 8005c7a:	ea02 0400 	and.w	r4, r2, r0
 8005c7e:	ea03 0501 	and.w	r5, r3, r1
 8005c82:	4620      	mov	r0, r4
 8005c84:	4629      	mov	r1, r5
 8005c86:	f04f 0200 	mov.w	r2, #0
 8005c8a:	f04f 0300 	mov.w	r3, #0
 8005c8e:	014b      	lsls	r3, r1, #5
 8005c90:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005c94:	0142      	lsls	r2, r0, #5
 8005c96:	4610      	mov	r0, r2
 8005c98:	4619      	mov	r1, r3
 8005c9a:	1b00      	subs	r0, r0, r4
 8005c9c:	eb61 0105 	sbc.w	r1, r1, r5
 8005ca0:	f04f 0200 	mov.w	r2, #0
 8005ca4:	f04f 0300 	mov.w	r3, #0
 8005ca8:	018b      	lsls	r3, r1, #6
 8005caa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005cae:	0182      	lsls	r2, r0, #6
 8005cb0:	1a12      	subs	r2, r2, r0
 8005cb2:	eb63 0301 	sbc.w	r3, r3, r1
 8005cb6:	f04f 0000 	mov.w	r0, #0
 8005cba:	f04f 0100 	mov.w	r1, #0
 8005cbe:	00d9      	lsls	r1, r3, #3
 8005cc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005cc4:	00d0      	lsls	r0, r2, #3
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	460b      	mov	r3, r1
 8005cca:	1912      	adds	r2, r2, r4
 8005ccc:	eb45 0303 	adc.w	r3, r5, r3
 8005cd0:	f04f 0000 	mov.w	r0, #0
 8005cd4:	f04f 0100 	mov.w	r1, #0
 8005cd8:	0299      	lsls	r1, r3, #10
 8005cda:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005cde:	0290      	lsls	r0, r2, #10
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	4610      	mov	r0, r2
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	461a      	mov	r2, r3
 8005cec:	f04f 0300 	mov.w	r3, #0
 8005cf0:	f7fa ff62 	bl	8000bb8 <__aeabi_uldivmod>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005cfc:	4b0a      	ldr	r3, [pc, #40]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x160>)
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	0c1b      	lsrs	r3, r3, #16
 8005d02:	f003 0303 	and.w	r3, r3, #3
 8005d06:	3301      	adds	r3, #1
 8005d08:	005b      	lsls	r3, r3, #1
 8005d0a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d14:	60bb      	str	r3, [r7, #8]
      break;
 8005d16:	e002      	b.n	8005d1e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d18:	4b04      	ldr	r3, [pc, #16]	; (8005d2c <HAL_RCC_GetSysClockFreq+0x164>)
 8005d1a:	60bb      	str	r3, [r7, #8]
      break;
 8005d1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d1e:	68bb      	ldr	r3, [r7, #8]
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3710      	adds	r7, #16
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bdb0      	pop	{r4, r5, r7, pc}
 8005d28:	40023800 	.word	0x40023800
 8005d2c:	00f42400 	.word	0x00f42400
 8005d30:	016e3600 	.word	0x016e3600

08005d34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d38:	4b03      	ldr	r3, [pc, #12]	; (8005d48 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	20000118 	.word	0x20000118

08005d4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005d50:	f7ff fff0 	bl	8005d34 <HAL_RCC_GetHCLKFreq>
 8005d54:	4602      	mov	r2, r0
 8005d56:	4b05      	ldr	r3, [pc, #20]	; (8005d6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	0a9b      	lsrs	r3, r3, #10
 8005d5c:	f003 0307 	and.w	r3, r3, #7
 8005d60:	4903      	ldr	r1, [pc, #12]	; (8005d70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d62:	5ccb      	ldrb	r3, [r1, r3]
 8005d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	40023800 	.word	0x40023800
 8005d70:	0801100c 	.word	0x0801100c

08005d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005d78:	f7ff ffdc 	bl	8005d34 <HAL_RCC_GetHCLKFreq>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	4b05      	ldr	r3, [pc, #20]	; (8005d94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	0b5b      	lsrs	r3, r3, #13
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	4903      	ldr	r1, [pc, #12]	; (8005d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d8a:	5ccb      	ldrb	r3, [r1, r3]
 8005d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	bd80      	pop	{r7, pc}
 8005d94:	40023800 	.word	0x40023800
 8005d98:	0801100c 	.word	0x0801100c

08005d9c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8005da0:	4b06      	ldr	r3, [pc, #24]	; (8005dbc <HAL_RCC_NMI_IRQHandler+0x20>)
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005da8:	2b80      	cmp	r3, #128	; 0x80
 8005daa:	d104      	bne.n	8005db6 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8005dac:	f000 f80a 	bl	8005dc4 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8005db0:	4b03      	ldr	r3, [pc, #12]	; (8005dc0 <HAL_RCC_NMI_IRQHandler+0x24>)
 8005db2:	2280      	movs	r2, #128	; 0x80
 8005db4:	701a      	strb	r2, [r3, #0]
  }
}
 8005db6:	bf00      	nop
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	40023800 	.word	0x40023800
 8005dc0:	4002380e 	.word	0x4002380e

08005dc4 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8005dc8:	bf00      	nop
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
	...

08005dd4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d105      	bne.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d038      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005dfc:	4b68      	ldr	r3, [pc, #416]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005dfe:	2200      	movs	r2, #0
 8005e00:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e02:	f7fb f94d 	bl	80010a0 <HAL_GetTick>
 8005e06:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e08:	e008      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e0a:	f7fb f949 	bl	80010a0 <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d901      	bls.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e0bc      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e1c:	4b61      	ldr	r3, [pc, #388]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d1f0      	bne.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	019b      	lsls	r3, r3, #6
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	071b      	lsls	r3, r3, #28
 8005e3a:	495a      	ldr	r1, [pc, #360]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e42:	4b57      	ldr	r3, [pc, #348]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005e44:	2201      	movs	r2, #1
 8005e46:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e48:	f7fb f92a 	bl	80010a0 <HAL_GetTick>
 8005e4c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e50:	f7fb f926 	bl	80010a0 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e099      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e62:	4b50      	ldr	r3, [pc, #320]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0f0      	beq.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f000 8082 	beq.w	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60fb      	str	r3, [r7, #12]
 8005e80:	4b48      	ldr	r3, [pc, #288]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e84:	4a47      	ldr	r2, [pc, #284]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e8a:	6413      	str	r3, [r2, #64]	; 0x40
 8005e8c:	4b45      	ldr	r3, [pc, #276]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005e98:	4b43      	ldr	r3, [pc, #268]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a42      	ldr	r2, [pc, #264]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ea2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ea4:	f7fb f8fc 	bl	80010a0 <HAL_GetTick>
 8005ea8:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005eaa:	e008      	b.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005eac:	f7fb f8f8 	bl	80010a0 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	2b02      	cmp	r3, #2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e06b      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ebe:	4b3a      	ldr	r3, [pc, #232]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d0f0      	beq.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005eca:	4b36      	ldr	r3, [pc, #216]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ed2:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d02e      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d027      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ee8:	4b2e      	ldr	r3, [pc, #184]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ef0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ef2:	4b2e      	ldr	r3, [pc, #184]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ef8:	4b2c      	ldr	r3, [pc, #176]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005efa:	2200      	movs	r2, #0
 8005efc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005efe:	4a29      	ldr	r2, [pc, #164]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f04:	4b27      	ldr	r3, [pc, #156]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f08:	f003 0301 	and.w	r3, r3, #1
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d113      	bne.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005f10:	f7fb f8c6 	bl	80010a0 <HAL_GetTick>
 8005f14:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f16:	e009      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x158>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f18:	f7fb f8c2 	bl	80010a0 <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005f26:	d901      	bls.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x158>
          {
            return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e034      	b.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f2c:	4b1d      	ldr	r3, [pc, #116]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d0ef      	beq.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f44:	d10d      	bne.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8005f46:	4b17      	ldr	r3, [pc, #92]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f5a:	4912      	ldr	r1, [pc, #72]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	608b      	str	r3, [r1, #8]
 8005f60:	e005      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x19a>
 8005f62:	4b10      	ldr	r3, [pc, #64]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	4a0f      	ldr	r2, [pc, #60]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f68:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005f6c:	6093      	str	r3, [r2, #8]
 8005f6e:	4b0d      	ldr	r3, [pc, #52]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f70:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f7a:	490a      	ldr	r1, [pc, #40]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0308 	and.w	r3, r3, #8
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d003      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	7d1a      	ldrb	r2, [r3, #20]
 8005f90:	4b07      	ldr	r3, [pc, #28]	; (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005f92:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3718      	adds	r7, #24
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	42470068 	.word	0x42470068
 8005fa4:	40023800 	.word	0x40023800
 8005fa8:	40007000 	.word	0x40007000
 8005fac:	42470e40 	.word	0x42470e40
 8005fb0:	424711e0 	.word	0x424711e0

08005fb4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e083      	b.n	80060ce <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	7f5b      	ldrb	r3, [r3, #29]
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d105      	bne.n	8005fdc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f007 f9a6 	bl	800d328 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2202      	movs	r2, #2
 8005fe0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	22ca      	movs	r2, #202	; 0xca
 8005fe8:	625a      	str	r2, [r3, #36]	; 0x24
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	2253      	movs	r2, #83	; 0x53
 8005ff0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f9fb 	bl	80063ee <RTC_EnterInitMode>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d008      	beq.n	8006010 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	22ff      	movs	r2, #255	; 0xff
 8006004:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2204      	movs	r2, #4
 800600a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e05e      	b.n	80060ce <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	6812      	ldr	r2, [r2, #0]
 800601a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800601e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006022:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6899      	ldr	r1, [r3, #8]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685a      	ldr	r2, [r3, #4]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	431a      	orrs	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	431a      	orrs	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	68d2      	ldr	r2, [r2, #12]
 800604a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	6919      	ldr	r1, [r3, #16]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	041a      	lsls	r2, r3, #16
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	430a      	orrs	r2, r1
 800605e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68da      	ldr	r2, [r3, #12]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800606e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f003 0320 	and.w	r3, r3, #32
 800607a:	2b00      	cmp	r3, #0
 800607c:	d10e      	bne.n	800609c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f98d 	bl	800639e <HAL_RTC_WaitForSynchro>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d008      	beq.n	800609c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	22ff      	movs	r2, #255	; 0xff
 8006090:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2204      	movs	r2, #4
 8006096:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e018      	b.n	80060ce <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80060aa:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	699a      	ldr	r2, [r3, #24]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	22ff      	movs	r2, #255	; 0xff
 80060c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2201      	movs	r2, #1
 80060ca:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80060cc:	2300      	movs	r3, #0
  }
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80060d6:	b590      	push	{r4, r7, lr}
 80060d8:	b087      	sub	sp, #28
 80060da:	af00      	add	r7, sp, #0
 80060dc:	60f8      	str	r0, [r7, #12]
 80060de:	60b9      	str	r1, [r7, #8]
 80060e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80060e2:	2300      	movs	r3, #0
 80060e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	7f1b      	ldrb	r3, [r3, #28]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d101      	bne.n	80060f2 <HAL_RTC_SetTime+0x1c>
 80060ee:	2302      	movs	r3, #2
 80060f0:	e0aa      	b.n	8006248 <HAL_RTC_SetTime+0x172>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2201      	movs	r2, #1
 80060f6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2202      	movs	r2, #2
 80060fc:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d126      	bne.n	8006152 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800610e:	2b00      	cmp	r3, #0
 8006110:	d102      	bne.n	8006118 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2200      	movs	r2, #0
 8006116:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	4618      	mov	r0, r3
 800611e:	f000 f992 	bl	8006446 <RTC_ByteToBcd2>
 8006122:	4603      	mov	r3, r0
 8006124:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	785b      	ldrb	r3, [r3, #1]
 800612a:	4618      	mov	r0, r3
 800612c:	f000 f98b 	bl	8006446 <RTC_ByteToBcd2>
 8006130:	4603      	mov	r3, r0
 8006132:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006134:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	789b      	ldrb	r3, [r3, #2]
 800613a:	4618      	mov	r0, r3
 800613c:	f000 f983 	bl	8006446 <RTC_ByteToBcd2>
 8006140:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006142:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	78db      	ldrb	r3, [r3, #3]
 800614a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800614c:	4313      	orrs	r3, r2
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	e018      	b.n	8006184 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800615c:	2b00      	cmp	r3, #0
 800615e:	d102      	bne.n	8006166 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	2200      	movs	r2, #0
 8006164:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	785b      	ldrb	r3, [r3, #1]
 8006170:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006172:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8006174:	68ba      	ldr	r2, [r7, #8]
 8006176:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006178:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	78db      	ldrb	r3, [r3, #3]
 800617e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006180:	4313      	orrs	r3, r2
 8006182:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	22ca      	movs	r2, #202	; 0xca
 800618a:	625a      	str	r2, [r3, #36]	; 0x24
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2253      	movs	r2, #83	; 0x53
 8006192:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f000 f92a 	bl	80063ee <RTC_EnterInitMode>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00b      	beq.n	80061b8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	22ff      	movs	r2, #255	; 0xff
 80061a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2204      	movs	r2, #4
 80061ac:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e047      	b.n	8006248 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80061c2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80061c6:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	689a      	ldr	r2, [r3, #8]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80061d6:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	6899      	ldr	r1, [r3, #8]
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	431a      	orrs	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68da      	ldr	r2, [r3, #12]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061fe:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f003 0320 	and.w	r3, r3, #32
 800620a:	2b00      	cmp	r3, #0
 800620c:	d111      	bne.n	8006232 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f000 f8c5 	bl	800639e <HAL_RTC_WaitForSynchro>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00b      	beq.n	8006232 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	22ff      	movs	r2, #255	; 0xff
 8006220:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2204      	movs	r2, #4
 8006226:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e00a      	b.n	8006248 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	22ff      	movs	r2, #255	; 0xff
 8006238:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8006246:	2300      	movs	r3, #0
  }
}
 8006248:	4618      	mov	r0, r3
 800624a:	371c      	adds	r7, #28
 800624c:	46bd      	mov	sp, r7
 800624e:	bd90      	pop	{r4, r7, pc}

08006250 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006250:	b590      	push	{r4, r7, lr}
 8006252:	b087      	sub	sp, #28
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800625c:	2300      	movs	r3, #0
 800625e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	7f1b      	ldrb	r3, [r3, #28]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_RTC_SetDate+0x1c>
 8006268:	2302      	movs	r3, #2
 800626a:	e094      	b.n	8006396 <HAL_RTC_SetDate+0x146>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2201      	movs	r2, #1
 8006270:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2202      	movs	r2, #2
 8006276:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10e      	bne.n	800629c <HAL_RTC_SetDate+0x4c>
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	785b      	ldrb	r3, [r3, #1]
 8006282:	f003 0310 	and.w	r3, r3, #16
 8006286:	2b00      	cmp	r3, #0
 8006288:	d008      	beq.n	800629c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	785b      	ldrb	r3, [r3, #1]
 800628e:	f023 0310 	bic.w	r3, r3, #16
 8006292:	b2db      	uxtb	r3, r3
 8006294:	330a      	adds	r3, #10
 8006296:	b2da      	uxtb	r2, r3
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d11c      	bne.n	80062dc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	78db      	ldrb	r3, [r3, #3]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 f8cd 	bl	8006446 <RTC_ByteToBcd2>
 80062ac:	4603      	mov	r3, r0
 80062ae:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	785b      	ldrb	r3, [r3, #1]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f000 f8c6 	bl	8006446 <RTC_ByteToBcd2>
 80062ba:	4603      	mov	r3, r0
 80062bc:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80062be:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	789b      	ldrb	r3, [r3, #2]
 80062c4:	4618      	mov	r0, r3
 80062c6:	f000 f8be 	bl	8006446 <RTC_ByteToBcd2>
 80062ca:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80062cc:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80062d6:	4313      	orrs	r3, r2
 80062d8:	617b      	str	r3, [r7, #20]
 80062da:	e00e      	b.n	80062fa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	78db      	ldrb	r3, [r3, #3]
 80062e0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	785b      	ldrb	r3, [r3, #1]
 80062e6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80062e8:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80062ee:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80062f6:	4313      	orrs	r3, r2
 80062f8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	22ca      	movs	r2, #202	; 0xca
 8006300:	625a      	str	r2, [r3, #36]	; 0x24
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2253      	movs	r2, #83	; 0x53
 8006308:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f000 f86f 	bl	80063ee <RTC_EnterInitMode>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00b      	beq.n	800632e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	22ff      	movs	r2, #255	; 0xff
 800631c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2204      	movs	r2, #4
 8006322:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e033      	b.n	8006396 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006338:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800633c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68da      	ldr	r2, [r3, #12]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800634c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f003 0320 	and.w	r3, r3, #32
 8006358:	2b00      	cmp	r3, #0
 800635a:	d111      	bne.n	8006380 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	f000 f81e 	bl	800639e <HAL_RTC_WaitForSynchro>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d00b      	beq.n	8006380 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	22ff      	movs	r2, #255	; 0xff
 800636e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2204      	movs	r2, #4
 8006374:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e00a      	b.n	8006396 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	22ff      	movs	r2, #255	; 0xff
 8006386:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2201      	movs	r2, #1
 800638c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006394:	2300      	movs	r3, #0
  }
}
 8006396:	4618      	mov	r0, r3
 8006398:	371c      	adds	r7, #28
 800639a:	46bd      	mov	sp, r7
 800639c:	bd90      	pop	{r4, r7, pc}

0800639e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b084      	sub	sp, #16
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80063b8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063ba:	f7fa fe71 	bl	80010a0 <HAL_GetTick>
 80063be:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80063c0:	e009      	b.n	80063d6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80063c2:	f7fa fe6d 	bl	80010a0 <HAL_GetTick>
 80063c6:	4602      	mov	r2, r0
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063d0:	d901      	bls.n	80063d6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e007      	b.n	80063e6 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	f003 0320 	and.w	r3, r3, #32
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d0ee      	beq.n	80063c2 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b084      	sub	sp, #16
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006404:	2b00      	cmp	r3, #0
 8006406:	d119      	bne.n	800643c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f04f 32ff 	mov.w	r2, #4294967295
 8006410:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006412:	f7fa fe45 	bl	80010a0 <HAL_GetTick>
 8006416:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006418:	e009      	b.n	800642e <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800641a:	f7fa fe41 	bl	80010a0 <HAL_GetTick>
 800641e:	4602      	mov	r2, r0
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	1ad3      	subs	r3, r2, r3
 8006424:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006428:	d901      	bls.n	800642e <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800642a:	2303      	movs	r3, #3
 800642c:	e007      	b.n	800643e <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006438:	2b00      	cmp	r3, #0
 800643a:	d0ee      	beq.n	800641a <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006446:	b480      	push	{r7}
 8006448:	b085      	sub	sp, #20
 800644a:	af00      	add	r7, sp, #0
 800644c:	4603      	mov	r3, r0
 800644e:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006450:	2300      	movs	r3, #0
 8006452:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8006454:	e005      	b.n	8006462 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	3301      	adds	r3, #1
 800645a:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800645c:	79fb      	ldrb	r3, [r7, #7]
 800645e:	3b0a      	subs	r3, #10
 8006460:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8006462:	79fb      	ldrb	r3, [r7, #7]
 8006464:	2b09      	cmp	r3, #9
 8006466:	d8f6      	bhi.n	8006456 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	b2db      	uxtb	r3, r3
 800646c:	011b      	lsls	r3, r3, #4
 800646e:	b2da      	uxtb	r2, r3
 8006470:	79fb      	ldrb	r3, [r7, #7]
 8006472:	4313      	orrs	r3, r2
 8006474:	b2db      	uxtb	r3, r3
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr

08006482 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006482:	b580      	push	{r7, lr}
 8006484:	b082      	sub	sp, #8
 8006486:	af00      	add	r7, sp, #0
 8006488:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d101      	bne.n	8006494 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e022      	b.n	80064da <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800649a:	b2db      	uxtb	r3, r3
 800649c:	2b00      	cmp	r3, #0
 800649e:	d105      	bne.n	80064ac <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f006 ff6a 	bl	800d380 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2203      	movs	r2, #3
 80064b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 f815 	bl	80064e4 <HAL_SD_InitCard>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e00a      	b.n	80064da <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80064d8:	2300      	movs	r3, #0
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3708      	adds	r7, #8
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
	...

080064e4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80064e4:	b5b0      	push	{r4, r5, r7, lr}
 80064e6:	b08e      	sub	sp, #56	; 0x38
 80064e8:	af04      	add	r7, sp, #16
 80064ea:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80064ec:	2300      	movs	r3, #0
 80064ee:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80064f0:	2300      	movs	r3, #0
 80064f2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80064f4:	2300      	movs	r3, #0
 80064f6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80064f8:	2300      	movs	r3, #0
 80064fa:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80064fc:	2300      	movs	r3, #0
 80064fe:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006500:	2376      	movs	r3, #118	; 0x76
 8006502:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681d      	ldr	r5, [r3, #0]
 8006508:	466c      	mov	r4, sp
 800650a:	f107 0314 	add.w	r3, r7, #20
 800650e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006512:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006516:	f107 0308 	add.w	r3, r7, #8
 800651a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800651c:	4628      	mov	r0, r5
 800651e:	f001 fe07 	bl	8008130 <SDIO_Init>
 8006522:	4603      	mov	r3, r0
 8006524:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006528:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e04c      	b.n	80065ce <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006534:	4b28      	ldr	r3, [pc, #160]	; (80065d8 <HAL_SD_InitCard+0xf4>)
 8006536:	2200      	movs	r2, #0
 8006538:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4618      	mov	r0, r3
 8006540:	f001 fe2e 	bl	80081a0 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006544:	4b24      	ldr	r3, [pc, #144]	; (80065d8 <HAL_SD_InitCard+0xf4>)
 8006546:	2201      	movs	r2, #1
 8006548:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 fb52 	bl	8006bf4 <SD_PowerON>
 8006550:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006552:	6a3b      	ldr	r3, [r7, #32]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00b      	beq.n	8006570 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006564:	6a3b      	ldr	r3, [r7, #32]
 8006566:	431a      	orrs	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e02e      	b.n	80065ce <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 fa73 	bl	8006a5c <SD_InitCard>
 8006576:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006578:	6a3b      	ldr	r3, [r7, #32]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00b      	beq.n	8006596 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2201      	movs	r2, #1
 8006582:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800658a:	6a3b      	ldr	r3, [r7, #32]
 800658c:	431a      	orrs	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e01b      	b.n	80065ce <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800659e:	4618      	mov	r0, r3
 80065a0:	f001 fe91 	bl	80082c6 <SDMMC_CmdBlockLength>
 80065a4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80065a6:	6a3b      	ldr	r3, [r7, #32]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d00f      	beq.n	80065cc <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a0a      	ldr	r2, [pc, #40]	; (80065dc <HAL_SD_InitCard+0xf8>)
 80065b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065b8:	6a3b      	ldr	r3, [r7, #32]
 80065ba:	431a      	orrs	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e000      	b.n	80065ce <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3728      	adds	r7, #40	; 0x28
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bdb0      	pop	{r4, r5, r7, pc}
 80065d6:	bf00      	nop
 80065d8:	422580a0 	.word	0x422580a0
 80065dc:	004005ff 	.word	0x004005ff

080065e0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80065ee:	0f9b      	lsrs	r3, r3, #30
 80065f0:	b2da      	uxtb	r2, r3
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80065fa:	0e9b      	lsrs	r3, r3, #26
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	f003 030f 	and.w	r3, r3, #15
 8006602:	b2da      	uxtb	r2, r3
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800660c:	0e1b      	lsrs	r3, r3, #24
 800660e:	b2db      	uxtb	r3, r3
 8006610:	f003 0303 	and.w	r3, r3, #3
 8006614:	b2da      	uxtb	r2, r3
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800661e:	0c1b      	lsrs	r3, r3, #16
 8006620:	b2da      	uxtb	r2, r3
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800662a:	0a1b      	lsrs	r3, r3, #8
 800662c:	b2da      	uxtb	r2, r3
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006636:	b2da      	uxtb	r2, r3
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006640:	0d1b      	lsrs	r3, r3, #20
 8006642:	b29a      	uxth	r2, r3
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800664c:	0c1b      	lsrs	r3, r3, #16
 800664e:	b2db      	uxtb	r3, r3
 8006650:	f003 030f 	and.w	r3, r3, #15
 8006654:	b2da      	uxtb	r2, r3
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800665e:	0bdb      	lsrs	r3, r3, #15
 8006660:	b2db      	uxtb	r3, r3
 8006662:	f003 0301 	and.w	r3, r3, #1
 8006666:	b2da      	uxtb	r2, r3
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006670:	0b9b      	lsrs	r3, r3, #14
 8006672:	b2db      	uxtb	r3, r3
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	b2da      	uxtb	r2, r3
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006682:	0b5b      	lsrs	r3, r3, #13
 8006684:	b2db      	uxtb	r3, r3
 8006686:	f003 0301 	and.w	r3, r3, #1
 800668a:	b2da      	uxtb	r2, r3
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006694:	0b1b      	lsrs	r3, r3, #12
 8006696:	b2db      	uxtb	r3, r3
 8006698:	f003 0301 	and.w	r3, r3, #1
 800669c:	b2da      	uxtb	r2, r3
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	2200      	movs	r2, #0
 80066a6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d163      	bne.n	8006778 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80066b4:	009a      	lsls	r2, r3, #2
 80066b6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80066ba:	4013      	ands	r3, r2
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80066c0:	0f92      	lsrs	r2, r2, #30
 80066c2:	431a      	orrs	r2, r3
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066cc:	0edb      	lsrs	r3, r3, #27
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	f003 0307 	and.w	r3, r3, #7
 80066d4:	b2da      	uxtb	r2, r3
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066de:	0e1b      	lsrs	r3, r3, #24
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	f003 0307 	and.w	r3, r3, #7
 80066e6:	b2da      	uxtb	r2, r3
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066f0:	0d5b      	lsrs	r3, r3, #21
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	f003 0307 	and.w	r3, r3, #7
 80066f8:	b2da      	uxtb	r2, r3
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006702:	0c9b      	lsrs	r3, r3, #18
 8006704:	b2db      	uxtb	r3, r3
 8006706:	f003 0307 	and.w	r3, r3, #7
 800670a:	b2da      	uxtb	r2, r3
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006714:	0bdb      	lsrs	r3, r3, #15
 8006716:	b2db      	uxtb	r3, r3
 8006718:	f003 0307 	and.w	r3, r3, #7
 800671c:	b2da      	uxtb	r2, r3
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	1c5a      	adds	r2, r3, #1
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	7e1b      	ldrb	r3, [r3, #24]
 8006730:	b2db      	uxtb	r3, r3
 8006732:	f003 0307 	and.w	r3, r3, #7
 8006736:	3302      	adds	r3, #2
 8006738:	2201      	movs	r2, #1
 800673a:	fa02 f303 	lsl.w	r3, r2, r3
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006742:	fb02 f203 	mul.w	r2, r2, r3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	7a1b      	ldrb	r3, [r3, #8]
 800674e:	b2db      	uxtb	r3, r3
 8006750:	f003 030f 	and.w	r3, r3, #15
 8006754:	2201      	movs	r2, #1
 8006756:	409a      	lsls	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006764:	0a52      	lsrs	r2, r2, #9
 8006766:	fb02 f203 	mul.w	r2, r2, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006774:	661a      	str	r2, [r3, #96]	; 0x60
 8006776:	e031      	b.n	80067dc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800677c:	2b01      	cmp	r3, #1
 800677e:	d11d      	bne.n	80067bc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006784:	041b      	lsls	r3, r3, #16
 8006786:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800678e:	0c1b      	lsrs	r3, r3, #16
 8006790:	431a      	orrs	r2, r3
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	3301      	adds	r3, #1
 800679c:	029a      	lsls	r2, r3, #10
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067b0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	661a      	str	r2, [r3, #96]	; 0x60
 80067ba:	e00f      	b.n	80067dc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a58      	ldr	r2, [pc, #352]	; (8006924 <HAL_SD_GetCardCSD+0x344>)
 80067c2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e09d      	b.n	8006918 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067e0:	0b9b      	lsrs	r3, r3, #14
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	f003 0301 	and.w	r3, r3, #1
 80067e8:	b2da      	uxtb	r2, r3
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067f2:	09db      	lsrs	r3, r3, #7
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067fa:	b2da      	uxtb	r2, r3
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006804:	b2db      	uxtb	r3, r3
 8006806:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800680a:	b2da      	uxtb	r2, r3
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006814:	0fdb      	lsrs	r3, r3, #31
 8006816:	b2da      	uxtb	r2, r3
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006820:	0f5b      	lsrs	r3, r3, #29
 8006822:	b2db      	uxtb	r3, r3
 8006824:	f003 0303 	and.w	r3, r3, #3
 8006828:	b2da      	uxtb	r2, r3
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006832:	0e9b      	lsrs	r3, r3, #26
 8006834:	b2db      	uxtb	r3, r3
 8006836:	f003 0307 	and.w	r3, r3, #7
 800683a:	b2da      	uxtb	r2, r3
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006844:	0d9b      	lsrs	r3, r3, #22
 8006846:	b2db      	uxtb	r3, r3
 8006848:	f003 030f 	and.w	r3, r3, #15
 800684c:	b2da      	uxtb	r2, r3
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006856:	0d5b      	lsrs	r3, r3, #21
 8006858:	b2db      	uxtb	r3, r3
 800685a:	f003 0301 	and.w	r3, r3, #1
 800685e:	b2da      	uxtb	r2, r3
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006872:	0c1b      	lsrs	r3, r3, #16
 8006874:	b2db      	uxtb	r3, r3
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	b2da      	uxtb	r2, r3
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006886:	0bdb      	lsrs	r3, r3, #15
 8006888:	b2db      	uxtb	r3, r3
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	b2da      	uxtb	r2, r3
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800689a:	0b9b      	lsrs	r3, r3, #14
 800689c:	b2db      	uxtb	r3, r3
 800689e:	f003 0301 	and.w	r3, r3, #1
 80068a2:	b2da      	uxtb	r2, r3
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ae:	0b5b      	lsrs	r3, r3, #13
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	b2da      	uxtb	r2, r3
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068c2:	0b1b      	lsrs	r3, r3, #12
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	b2da      	uxtb	r2, r3
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068d6:	0a9b      	lsrs	r3, r3, #10
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	f003 0303 	and.w	r3, r3, #3
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ea:	0a1b      	lsrs	r3, r3, #8
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	f003 0303 	and.w	r3, r3, #3
 80068f2:	b2da      	uxtb	r2, r3
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068fe:	085b      	lsrs	r3, r3, #1
 8006900:	b2db      	uxtb	r3, r3
 8006902:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006906:	b2da      	uxtb	r2, r3
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr
 8006924:	004005ff 	.word	0x004005ff

08006928 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006928:	b5b0      	push	{r4, r5, r7, lr}
 800692a:	b08e      	sub	sp, #56	; 0x38
 800692c:	af04      	add	r7, sp, #16
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8006932:	2300      	movs	r3, #0
 8006934:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2203      	movs	r2, #3
 800693c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006944:	2b03      	cmp	r3, #3
 8006946:	d02e      	beq.n	80069a6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800694e:	d106      	bne.n	800695e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006954:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	639a      	str	r2, [r3, #56]	; 0x38
 800695c:	e029      	b.n	80069b2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006964:	d10a      	bne.n	800697c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f9d2 	bl	8006d10 <SD_WideBus_Enable>
 800696c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006972:	6a3b      	ldr	r3, [r7, #32]
 8006974:	431a      	orrs	r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	639a      	str	r2, [r3, #56]	; 0x38
 800697a:	e01a      	b.n	80069b2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10a      	bne.n	8006998 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 fa0f 	bl	8006da6 <SD_WideBus_Disable>
 8006988:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800698e:	6a3b      	ldr	r3, [r7, #32]
 8006990:	431a      	orrs	r2, r3
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	639a      	str	r2, [r3, #56]	; 0x38
 8006996:	e00c      	b.n	80069b2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800699c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	639a      	str	r2, [r3, #56]	; 0x38
 80069a4:	e005      	b.n	80069b2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069aa:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00b      	beq.n	80069d2 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a26      	ldr	r2, [pc, #152]	; (8006a58 <HAL_SD_ConfigWideBusOperation+0x130>)
 80069c0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80069d0:	e01f      	b.n	8006a12 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681d      	ldr	r5, [r3, #0]
 80069f8:	466c      	mov	r4, sp
 80069fa:	f107 0314 	add.w	r3, r7, #20
 80069fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006a02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006a06:	f107 0308 	add.w	r3, r7, #8
 8006a0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	f001 fb8f 	bl	8008130 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f001 fc53 	bl	80082c6 <SDMMC_CmdBlockLength>
 8006a20:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a22:	6a3b      	ldr	r3, [r7, #32]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d00c      	beq.n	8006a42 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a0a      	ldr	r2, [pc, #40]	; (8006a58 <HAL_SD_ConfigWideBusOperation+0x130>)
 8006a2e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a34:	6a3b      	ldr	r3, [r7, #32]
 8006a36:	431a      	orrs	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2201      	movs	r2, #1
 8006a46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8006a4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3728      	adds	r7, #40	; 0x28
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bdb0      	pop	{r4, r5, r7, pc}
 8006a56:	bf00      	nop
 8006a58:	004005ff 	.word	0x004005ff

08006a5c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006a5c:	b5b0      	push	{r4, r5, r7, lr}
 8006a5e:	b094      	sub	sp, #80	; 0x50
 8006a60:	af04      	add	r7, sp, #16
 8006a62:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006a64:	2301      	movs	r3, #1
 8006a66:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f001 fba6 	bl	80081be <SDIO_GetPowerState>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d102      	bne.n	8006a7e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006a78:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006a7c:	e0b6      	b.n	8006bec <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a82:	2b03      	cmp	r3, #3
 8006a84:	d02f      	beq.n	8006ae6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f001 fd25 	bl	80084da <SDMMC_CmdSendCID>
 8006a90:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006a92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d001      	beq.n	8006a9c <SD_InitCard+0x40>
    {
      return errorstate;
 8006a98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a9a:	e0a7      	b.n	8006bec <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f001 fbd0 	bl	8008248 <SDIO_GetResponse>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2104      	movs	r1, #4
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f001 fbc7 	bl	8008248 <SDIO_GetResponse>
 8006aba:	4602      	mov	r2, r0
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2108      	movs	r1, #8
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f001 fbbe 	bl	8008248 <SDIO_GetResponse>
 8006acc:	4602      	mov	r2, r0
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	210c      	movs	r1, #12
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f001 fbb5 	bl	8008248 <SDIO_GetResponse>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aea:	2b03      	cmp	r3, #3
 8006aec:	d00d      	beq.n	8006b0a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f107 020e 	add.w	r2, r7, #14
 8006af6:	4611      	mov	r1, r2
 8006af8:	4618      	mov	r0, r3
 8006afa:	f001 fd2b 	bl	8008554 <SDMMC_CmdSetRelAdd>
 8006afe:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d001      	beq.n	8006b0a <SD_InitCard+0xae>
    {
      return errorstate;
 8006b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b08:	e070      	b.n	8006bec <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b0e:	2b03      	cmp	r3, #3
 8006b10:	d036      	beq.n	8006b80 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006b12:	89fb      	ldrh	r3, [r7, #14]
 8006b14:	461a      	mov	r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b22:	041b      	lsls	r3, r3, #16
 8006b24:	4619      	mov	r1, r3
 8006b26:	4610      	mov	r0, r2
 8006b28:	f001 fcf5 	bl	8008516 <SDMMC_CmdSendCSD>
 8006b2c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d001      	beq.n	8006b38 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006b34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b36:	e059      	b.n	8006bec <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f001 fb82 	bl	8008248 <SDIO_GetResponse>
 8006b44:	4602      	mov	r2, r0
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2104      	movs	r1, #4
 8006b50:	4618      	mov	r0, r3
 8006b52:	f001 fb79 	bl	8008248 <SDIO_GetResponse>
 8006b56:	4602      	mov	r2, r0
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2108      	movs	r1, #8
 8006b62:	4618      	mov	r0, r3
 8006b64:	f001 fb70 	bl	8008248 <SDIO_GetResponse>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	210c      	movs	r1, #12
 8006b74:	4618      	mov	r0, r3
 8006b76:	f001 fb67 	bl	8008248 <SDIO_GetResponse>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2104      	movs	r1, #4
 8006b86:	4618      	mov	r0, r3
 8006b88:	f001 fb5e 	bl	8008248 <SDIO_GetResponse>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	0d1a      	lsrs	r2, r3, #20
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006b94:	f107 0310 	add.w	r3, r7, #16
 8006b98:	4619      	mov	r1, r3
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7ff fd20 	bl	80065e0 <HAL_SD_GetCardCSD>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d002      	beq.n	8006bac <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006ba6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006baa:	e01f      	b.n	8006bec <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6819      	ldr	r1, [r3, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bb4:	041b      	lsls	r3, r3, #16
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f04f 0300 	mov.w	r3, #0
 8006bbc:	4608      	mov	r0, r1
 8006bbe:	f001 fba4 	bl	800830a <SDMMC_CmdSelDesel>
 8006bc2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d001      	beq.n	8006bce <SD_InitCard+0x172>
  {
    return errorstate;
 8006bca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bcc:	e00e      	b.n	8006bec <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681d      	ldr	r5, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	466c      	mov	r4, sp
 8006bd6:	f103 0210 	add.w	r2, r3, #16
 8006bda:	ca07      	ldmia	r2, {r0, r1, r2}
 8006bdc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006be0:	3304      	adds	r3, #4
 8006be2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006be4:	4628      	mov	r0, r5
 8006be6:	f001 faa3 	bl	8008130 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3740      	adds	r7, #64	; 0x40
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bdb0      	pop	{r4, r5, r7, pc}

08006bf4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006c00:	2300      	movs	r3, #0
 8006c02:	617b      	str	r3, [r7, #20]
 8006c04:	2300      	movs	r3, #0
 8006c06:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f001 fb9f 	bl	8008350 <SDMMC_CmdGoIdleState>
 8006c12:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d001      	beq.n	8006c1e <SD_PowerON+0x2a>
  {
    return errorstate;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	e072      	b.n	8006d04 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4618      	mov	r0, r3
 8006c24:	f001 fbb2 	bl	800838c <SDMMC_CmdOperCond>
 8006c28:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00d      	beq.n	8006c4c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f001 fb88 	bl	8008350 <SDMMC_CmdGoIdleState>
 8006c40:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d004      	beq.n	8006c52 <SD_PowerON+0x5e>
    {
      return errorstate;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	e05b      	b.n	8006d04 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d137      	bne.n	8006cca <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2100      	movs	r1, #0
 8006c60:	4618      	mov	r0, r3
 8006c62:	f001 fbb2 	bl	80083ca <SDMMC_CmdAppCommand>
 8006c66:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d02d      	beq.n	8006cca <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006c6e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006c72:	e047      	b.n	8006d04 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2100      	movs	r1, #0
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f001 fba5 	bl	80083ca <SDMMC_CmdAppCommand>
 8006c80:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d001      	beq.n	8006c8c <SD_PowerON+0x98>
    {
      return errorstate;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	e03b      	b.n	8006d04 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	491e      	ldr	r1, [pc, #120]	; (8006d0c <SD_PowerON+0x118>)
 8006c92:	4618      	mov	r0, r3
 8006c94:	f001 fbbb 	bl	800840e <SDMMC_CmdAppOperCommand>
 8006c98:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d002      	beq.n	8006ca6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006ca0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006ca4:	e02e      	b.n	8006d04 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2100      	movs	r1, #0
 8006cac:	4618      	mov	r0, r3
 8006cae:	f001 facb 	bl	8008248 <SDIO_GetResponse>
 8006cb2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	0fdb      	lsrs	r3, r3, #31
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d101      	bne.n	8006cc0 <SD_PowerON+0xcc>
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e000      	b.n	8006cc2 <SD_PowerON+0xce>
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	613b      	str	r3, [r7, #16]

    count++;
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d802      	bhi.n	8006cda <SD_PowerON+0xe6>
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d0cc      	beq.n	8006c74 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d902      	bls.n	8006cea <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006ce4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ce8:	e00c      	b.n	8006d04 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d003      	beq.n	8006cfc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	645a      	str	r2, [r3, #68]	; 0x44
 8006cfa:	e002      	b.n	8006d02 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006d02:	2300      	movs	r3, #0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3718      	adds	r7, #24
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	c1100000 	.word	0xc1100000

08006d10 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b086      	sub	sp, #24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006d18:	2300      	movs	r3, #0
 8006d1a:	60fb      	str	r3, [r7, #12]
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2100      	movs	r1, #0
 8006d26:	4618      	mov	r0, r3
 8006d28:	f001 fa8e 	bl	8008248 <SDIO_GetResponse>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d36:	d102      	bne.n	8006d3e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006d38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006d3c:	e02f      	b.n	8006d9e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006d3e:	f107 030c 	add.w	r3, r7, #12
 8006d42:	4619      	mov	r1, r3
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 f879 	bl	8006e3c <SD_FindSCR>
 8006d4a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	e023      	b.n	8006d9e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d01c      	beq.n	8006d9a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d68:	041b      	lsls	r3, r3, #16
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	4610      	mov	r0, r2
 8006d6e:	f001 fb2c 	bl	80083ca <SDMMC_CmdAppCommand>
 8006d72:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d001      	beq.n	8006d7e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	e00f      	b.n	8006d9e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2102      	movs	r1, #2
 8006d84:	4618      	mov	r0, r3
 8006d86:	f001 fb65 	bl	8008454 <SDMMC_CmdBusWidth>
 8006d8a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d001      	beq.n	8006d96 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	e003      	b.n	8006d9e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006d96:	2300      	movs	r3, #0
 8006d98:	e001      	b.n	8006d9e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006d9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3718      	adds	r7, #24
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b086      	sub	sp, #24
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006dae:	2300      	movs	r3, #0
 8006db0:	60fb      	str	r3, [r7, #12]
 8006db2:	2300      	movs	r3, #0
 8006db4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2100      	movs	r1, #0
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f001 fa43 	bl	8008248 <SDIO_GetResponse>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dc8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006dcc:	d102      	bne.n	8006dd4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006dce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006dd2:	e02f      	b.n	8006e34 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006dd4:	f107 030c 	add.w	r3, r7, #12
 8006dd8:	4619      	mov	r1, r3
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f000 f82e 	bl	8006e3c <SD_FindSCR>
 8006de0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d001      	beq.n	8006dec <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	e023      	b.n	8006e34 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d01c      	beq.n	8006e30 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dfe:	041b      	lsls	r3, r3, #16
 8006e00:	4619      	mov	r1, r3
 8006e02:	4610      	mov	r0, r2
 8006e04:	f001 fae1 	bl	80083ca <SDMMC_CmdAppCommand>
 8006e08:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d001      	beq.n	8006e14 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	e00f      	b.n	8006e34 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	2100      	movs	r1, #0
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f001 fb1a 	bl	8008454 <SDMMC_CmdBusWidth>
 8006e20:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d001      	beq.n	8006e2c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	e003      	b.n	8006e34 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	e001      	b.n	8006e34 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006e30:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3718      	adds	r7, #24
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006e3c:	b590      	push	{r4, r7, lr}
 8006e3e:	b08f      	sub	sp, #60	; 0x3c
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006e46:	f7fa f92b 	bl	80010a0 <HAL_GetTick>
 8006e4a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006e50:	2300      	movs	r3, #0
 8006e52:	60bb      	str	r3, [r7, #8]
 8006e54:	2300      	movs	r3, #0
 8006e56:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2108      	movs	r1, #8
 8006e62:	4618      	mov	r0, r3
 8006e64:	f001 fa2f 	bl	80082c6 <SDMMC_CmdBlockLength>
 8006e68:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d001      	beq.n	8006e74 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e72:	e0b2      	b.n	8006fda <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e7c:	041b      	lsls	r3, r3, #16
 8006e7e:	4619      	mov	r1, r3
 8006e80:	4610      	mov	r0, r2
 8006e82:	f001 faa2 	bl	80083ca <SDMMC_CmdAppCommand>
 8006e86:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d001      	beq.n	8006e92 <SD_FindSCR+0x56>
  {
    return errorstate;
 8006e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e90:	e0a3      	b.n	8006fda <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006e92:	f04f 33ff 	mov.w	r3, #4294967295
 8006e96:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006e98:	2308      	movs	r3, #8
 8006e9a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006e9c:	2330      	movs	r3, #48	; 0x30
 8006e9e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f107 0210 	add.w	r2, r7, #16
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f001 f9d9 	bl	800826e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f001 fae9 	bl	8008498 <SDMMC_CmdSendSCR>
 8006ec6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d02a      	beq.n	8006f24 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8006ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed0:	e083      	b.n	8006fda <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00f      	beq.n	8006f00 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6819      	ldr	r1, [r3, #0]
 8006ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	f107 0208 	add.w	r2, r7, #8
 8006eec:	18d4      	adds	r4, r2, r3
 8006eee:	4608      	mov	r0, r1
 8006ef0:	f001 f949 	bl	8008186 <SDIO_ReadFIFO>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	6023      	str	r3, [r4, #0]
      index++;
 8006ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006efa:	3301      	adds	r3, #1
 8006efc:	637b      	str	r3, [r7, #52]	; 0x34
 8006efe:	e006      	b.n	8006f0e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d012      	beq.n	8006f34 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006f0e:	f7fa f8c7 	bl	80010a0 <HAL_GetTick>
 8006f12:	4602      	mov	r2, r0
 8006f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f16:	1ad3      	subs	r3, r2, r3
 8006f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1c:	d102      	bne.n	8006f24 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006f1e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006f22:	e05a      	b.n	8006fda <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f2a:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d0cf      	beq.n	8006ed2 <SD_FindSCR+0x96>
 8006f32:	e000      	b.n	8006f36 <SD_FindSCR+0xfa>
      break;
 8006f34:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f3c:	f003 0308 	and.w	r3, r3, #8
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d005      	beq.n	8006f50 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2208      	movs	r2, #8
 8006f4a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006f4c:	2308      	movs	r3, #8
 8006f4e:	e044      	b.n	8006fda <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f56:	f003 0302 	and.w	r3, r3, #2
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d005      	beq.n	8006f6a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2202      	movs	r2, #2
 8006f64:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006f66:	2302      	movs	r3, #2
 8006f68:	e037      	b.n	8006fda <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f70:	f003 0320 	and.w	r3, r3, #32
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d005      	beq.n	8006f84 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	2220      	movs	r2, #32
 8006f7e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006f80:	2320      	movs	r3, #32
 8006f82:	e02a      	b.n	8006fda <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f240 523a 	movw	r2, #1338	; 0x53a
 8006f8c:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	061a      	lsls	r2, r3, #24
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	021b      	lsls	r3, r3, #8
 8006f96:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006f9a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	0a1b      	lsrs	r3, r3, #8
 8006fa0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006fa4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	0e1b      	lsrs	r3, r3, #24
 8006faa:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fae:	601a      	str	r2, [r3, #0]
    scr++;
 8006fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	061a      	lsls	r2, r3, #24
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	021b      	lsls	r3, r3, #8
 8006fbe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006fc2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	0a1b      	lsrs	r3, r3, #8
 8006fc8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006fcc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	0e1b      	lsrs	r3, r3, #24
 8006fd2:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fd6:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	373c      	adds	r7, #60	; 0x3c
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd90      	pop	{r4, r7, pc}

08006fe2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b082      	sub	sp, #8
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e041      	b.n	8007078 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d106      	bne.n	800700e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f006 fa43 	bl	800d494 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2202      	movs	r2, #2
 8007012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	3304      	adds	r3, #4
 800701e:	4619      	mov	r1, r3
 8007020:	4610      	mov	r0, r2
 8007022:	f000 fb47 	bl	80076b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2201      	movs	r2, #1
 800702a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2201      	movs	r2, #1
 8007032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2201      	movs	r2, #1
 800703a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2201      	movs	r2, #1
 8007042:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2201      	movs	r2, #1
 800704a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2201      	movs	r2, #1
 8007052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2201      	movs	r2, #1
 800705a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2201      	movs	r2, #1
 8007062:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2201      	movs	r2, #1
 8007072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3708      	adds	r7, #8
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007080:	b480      	push	{r7}
 8007082:	b085      	sub	sp, #20
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b01      	cmp	r3, #1
 8007092:	d001      	beq.n	8007098 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	e044      	b.n	8007122 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2202      	movs	r2, #2
 800709c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68da      	ldr	r2, [r3, #12]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f042 0201 	orr.w	r2, r2, #1
 80070ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a1e      	ldr	r2, [pc, #120]	; (8007130 <HAL_TIM_Base_Start_IT+0xb0>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d018      	beq.n	80070ec <HAL_TIM_Base_Start_IT+0x6c>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070c2:	d013      	beq.n	80070ec <HAL_TIM_Base_Start_IT+0x6c>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a1a      	ldr	r2, [pc, #104]	; (8007134 <HAL_TIM_Base_Start_IT+0xb4>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d00e      	beq.n	80070ec <HAL_TIM_Base_Start_IT+0x6c>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a19      	ldr	r2, [pc, #100]	; (8007138 <HAL_TIM_Base_Start_IT+0xb8>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d009      	beq.n	80070ec <HAL_TIM_Base_Start_IT+0x6c>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a17      	ldr	r2, [pc, #92]	; (800713c <HAL_TIM_Base_Start_IT+0xbc>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d004      	beq.n	80070ec <HAL_TIM_Base_Start_IT+0x6c>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a16      	ldr	r2, [pc, #88]	; (8007140 <HAL_TIM_Base_Start_IT+0xc0>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d111      	bne.n	8007110 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f003 0307 	and.w	r3, r3, #7
 80070f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2b06      	cmp	r3, #6
 80070fc:	d010      	beq.n	8007120 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f042 0201 	orr.w	r2, r2, #1
 800710c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800710e:	e007      	b.n	8007120 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f042 0201 	orr.w	r2, r2, #1
 800711e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3714      	adds	r7, #20
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	40010000 	.word	0x40010000
 8007134:	40000400 	.word	0x40000400
 8007138:	40000800 	.word	0x40000800
 800713c:	40000c00 	.word	0x40000c00
 8007140:	40014000 	.word	0x40014000

08007144 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b082      	sub	sp, #8
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d101      	bne.n	8007156 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e041      	b.n	80071da <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b00      	cmp	r3, #0
 8007160:	d106      	bne.n	8007170 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f839 	bl	80071e2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2202      	movs	r2, #2
 8007174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	3304      	adds	r3, #4
 8007180:	4619      	mov	r1, r3
 8007182:	4610      	mov	r0, r2
 8007184:	f000 fa96 	bl	80076b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3708      	adds	r7, #8
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80071e2:	b480      	push	{r7}
 80071e4:	b083      	sub	sp, #12
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80071ea:	bf00      	nop
 80071ec:	370c      	adds	r7, #12
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr

080071f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071f6:	b580      	push	{r7, lr}
 80071f8:	b082      	sub	sp, #8
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b02      	cmp	r3, #2
 800720a:	d122      	bne.n	8007252 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	f003 0302 	and.w	r3, r3, #2
 8007216:	2b02      	cmp	r3, #2
 8007218:	d11b      	bne.n	8007252 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f06f 0202 	mvn.w	r2, #2
 8007222:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	699b      	ldr	r3, [r3, #24]
 8007230:	f003 0303 	and.w	r3, r3, #3
 8007234:	2b00      	cmp	r3, #0
 8007236:	d003      	beq.n	8007240 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 fa1c 	bl	8007676 <HAL_TIM_IC_CaptureCallback>
 800723e:	e005      	b.n	800724c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f000 fa0e 	bl	8007662 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 fa1f 	bl	800768a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	691b      	ldr	r3, [r3, #16]
 8007258:	f003 0304 	and.w	r3, r3, #4
 800725c:	2b04      	cmp	r3, #4
 800725e:	d122      	bne.n	80072a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	f003 0304 	and.w	r3, r3, #4
 800726a:	2b04      	cmp	r3, #4
 800726c:	d11b      	bne.n	80072a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f06f 0204 	mvn.w	r2, #4
 8007276:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2202      	movs	r2, #2
 800727c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	699b      	ldr	r3, [r3, #24]
 8007284:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007288:	2b00      	cmp	r3, #0
 800728a:	d003      	beq.n	8007294 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f9f2 	bl	8007676 <HAL_TIM_IC_CaptureCallback>
 8007292:	e005      	b.n	80072a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 f9e4 	bl	8007662 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 f9f5 	bl	800768a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	691b      	ldr	r3, [r3, #16]
 80072ac:	f003 0308 	and.w	r3, r3, #8
 80072b0:	2b08      	cmp	r3, #8
 80072b2:	d122      	bne.n	80072fa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	f003 0308 	and.w	r3, r3, #8
 80072be:	2b08      	cmp	r3, #8
 80072c0:	d11b      	bne.n	80072fa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f06f 0208 	mvn.w	r2, #8
 80072ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2204      	movs	r2, #4
 80072d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	69db      	ldr	r3, [r3, #28]
 80072d8:	f003 0303 	and.w	r3, r3, #3
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d003      	beq.n	80072e8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 f9c8 	bl	8007676 <HAL_TIM_IC_CaptureCallback>
 80072e6:	e005      	b.n	80072f4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 f9ba 	bl	8007662 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 f9cb 	bl	800768a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	691b      	ldr	r3, [r3, #16]
 8007300:	f003 0310 	and.w	r3, r3, #16
 8007304:	2b10      	cmp	r3, #16
 8007306:	d122      	bne.n	800734e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	f003 0310 	and.w	r3, r3, #16
 8007312:	2b10      	cmp	r3, #16
 8007314:	d11b      	bne.n	800734e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f06f 0210 	mvn.w	r2, #16
 800731e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2208      	movs	r2, #8
 8007324:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	69db      	ldr	r3, [r3, #28]
 800732c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007330:	2b00      	cmp	r3, #0
 8007332:	d003      	beq.n	800733c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 f99e 	bl	8007676 <HAL_TIM_IC_CaptureCallback>
 800733a:	e005      	b.n	8007348 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 f990 	bl	8007662 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f9a1 	bl	800768a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	2b01      	cmp	r3, #1
 800735a:	d10e      	bne.n	800737a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	f003 0301 	and.w	r3, r3, #1
 8007366:	2b01      	cmp	r3, #1
 8007368:	d107      	bne.n	800737a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f06f 0201 	mvn.w	r2, #1
 8007372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 f96a 	bl	800764e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007384:	2b80      	cmp	r3, #128	; 0x80
 8007386:	d10e      	bne.n	80073a6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007392:	2b80      	cmp	r3, #128	; 0x80
 8007394:	d107      	bne.n	80073a6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800739e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fca5 	bl	8007cf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b0:	2b40      	cmp	r3, #64	; 0x40
 80073b2:	d10e      	bne.n	80073d2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073be:	2b40      	cmp	r3, #64	; 0x40
 80073c0:	d107      	bne.n	80073d2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 f966 	bl	800769e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	691b      	ldr	r3, [r3, #16]
 80073d8:	f003 0320 	and.w	r3, r3, #32
 80073dc:	2b20      	cmp	r3, #32
 80073de:	d10e      	bne.n	80073fe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	f003 0320 	and.w	r3, r3, #32
 80073ea:	2b20      	cmp	r3, #32
 80073ec:	d107      	bne.n	80073fe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f06f 0220 	mvn.w	r2, #32
 80073f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f000 fc6f 	bl	8007cdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073fe:	bf00      	nop
 8007400:	3708      	adds	r7, #8
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
	...

08007408 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b086      	sub	sp, #24
 800740c:	af00      	add	r7, sp, #0
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007414:	2300      	movs	r3, #0
 8007416:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800741e:	2b01      	cmp	r3, #1
 8007420:	d101      	bne.n	8007426 <HAL_TIM_OC_ConfigChannel+0x1e>
 8007422:	2302      	movs	r3, #2
 8007424:	e048      	b.n	80074b8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2201      	movs	r2, #1
 800742a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b0c      	cmp	r3, #12
 8007432:	d839      	bhi.n	80074a8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8007434:	a201      	add	r2, pc, #4	; (adr r2, 800743c <HAL_TIM_OC_ConfigChannel+0x34>)
 8007436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800743a:	bf00      	nop
 800743c:	08007471 	.word	0x08007471
 8007440:	080074a9 	.word	0x080074a9
 8007444:	080074a9 	.word	0x080074a9
 8007448:	080074a9 	.word	0x080074a9
 800744c:	0800747f 	.word	0x0800747f
 8007450:	080074a9 	.word	0x080074a9
 8007454:	080074a9 	.word	0x080074a9
 8007458:	080074a9 	.word	0x080074a9
 800745c:	0800748d 	.word	0x0800748d
 8007460:	080074a9 	.word	0x080074a9
 8007464:	080074a9 	.word	0x080074a9
 8007468:	080074a9 	.word	0x080074a9
 800746c:	0800749b 	.word	0x0800749b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	68b9      	ldr	r1, [r7, #8]
 8007476:	4618      	mov	r0, r3
 8007478:	f000 f99c 	bl	80077b4 <TIM_OC1_SetConfig>
      break;
 800747c:	e017      	b.n	80074ae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	68b9      	ldr	r1, [r7, #8]
 8007484:	4618      	mov	r0, r3
 8007486:	f000 f9fb 	bl	8007880 <TIM_OC2_SetConfig>
      break;
 800748a:	e010      	b.n	80074ae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68b9      	ldr	r1, [r7, #8]
 8007492:	4618      	mov	r0, r3
 8007494:	f000 fa60 	bl	8007958 <TIM_OC3_SetConfig>
      break;
 8007498:	e009      	b.n	80074ae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	68b9      	ldr	r1, [r7, #8]
 80074a0:	4618      	mov	r0, r3
 80074a2:	f000 fac3 	bl	8007a2c <TIM_OC4_SetConfig>
      break;
 80074a6:	e002      	b.n	80074ae <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80074a8:	2301      	movs	r3, #1
 80074aa:	75fb      	strb	r3, [r7, #23]
      break;
 80074ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3718      	adds	r7, #24
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}

080074c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074ca:	2300      	movs	r3, #0
 80074cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d101      	bne.n	80074dc <HAL_TIM_ConfigClockSource+0x1c>
 80074d8:	2302      	movs	r3, #2
 80074da:	e0b4      	b.n	8007646 <HAL_TIM_ConfigClockSource+0x186>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2201      	movs	r2, #1
 80074e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2202      	movs	r2, #2
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80074fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007502:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007514:	d03e      	beq.n	8007594 <HAL_TIM_ConfigClockSource+0xd4>
 8007516:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800751a:	f200 8087 	bhi.w	800762c <HAL_TIM_ConfigClockSource+0x16c>
 800751e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007522:	f000 8086 	beq.w	8007632 <HAL_TIM_ConfigClockSource+0x172>
 8007526:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800752a:	d87f      	bhi.n	800762c <HAL_TIM_ConfigClockSource+0x16c>
 800752c:	2b70      	cmp	r3, #112	; 0x70
 800752e:	d01a      	beq.n	8007566 <HAL_TIM_ConfigClockSource+0xa6>
 8007530:	2b70      	cmp	r3, #112	; 0x70
 8007532:	d87b      	bhi.n	800762c <HAL_TIM_ConfigClockSource+0x16c>
 8007534:	2b60      	cmp	r3, #96	; 0x60
 8007536:	d050      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x11a>
 8007538:	2b60      	cmp	r3, #96	; 0x60
 800753a:	d877      	bhi.n	800762c <HAL_TIM_ConfigClockSource+0x16c>
 800753c:	2b50      	cmp	r3, #80	; 0x50
 800753e:	d03c      	beq.n	80075ba <HAL_TIM_ConfigClockSource+0xfa>
 8007540:	2b50      	cmp	r3, #80	; 0x50
 8007542:	d873      	bhi.n	800762c <HAL_TIM_ConfigClockSource+0x16c>
 8007544:	2b40      	cmp	r3, #64	; 0x40
 8007546:	d058      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x13a>
 8007548:	2b40      	cmp	r3, #64	; 0x40
 800754a:	d86f      	bhi.n	800762c <HAL_TIM_ConfigClockSource+0x16c>
 800754c:	2b30      	cmp	r3, #48	; 0x30
 800754e:	d064      	beq.n	800761a <HAL_TIM_ConfigClockSource+0x15a>
 8007550:	2b30      	cmp	r3, #48	; 0x30
 8007552:	d86b      	bhi.n	800762c <HAL_TIM_ConfigClockSource+0x16c>
 8007554:	2b20      	cmp	r3, #32
 8007556:	d060      	beq.n	800761a <HAL_TIM_ConfigClockSource+0x15a>
 8007558:	2b20      	cmp	r3, #32
 800755a:	d867      	bhi.n	800762c <HAL_TIM_ConfigClockSource+0x16c>
 800755c:	2b00      	cmp	r3, #0
 800755e:	d05c      	beq.n	800761a <HAL_TIM_ConfigClockSource+0x15a>
 8007560:	2b10      	cmp	r3, #16
 8007562:	d05a      	beq.n	800761a <HAL_TIM_ConfigClockSource+0x15a>
 8007564:	e062      	b.n	800762c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6818      	ldr	r0, [r3, #0]
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	6899      	ldr	r1, [r3, #8]
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	685a      	ldr	r2, [r3, #4]
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	68db      	ldr	r3, [r3, #12]
 8007576:	f000 fb23 	bl	8007bc0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007588:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	68ba      	ldr	r2, [r7, #8]
 8007590:	609a      	str	r2, [r3, #8]
      break;
 8007592:	e04f      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6818      	ldr	r0, [r3, #0]
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	6899      	ldr	r1, [r3, #8]
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	685a      	ldr	r2, [r3, #4]
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	f000 fb0c 	bl	8007bc0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	689a      	ldr	r2, [r3, #8]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075b6:	609a      	str	r2, [r3, #8]
      break;
 80075b8:	e03c      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6818      	ldr	r0, [r3, #0]
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	6859      	ldr	r1, [r3, #4]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	461a      	mov	r2, r3
 80075c8:	f000 fa80 	bl	8007acc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2150      	movs	r1, #80	; 0x50
 80075d2:	4618      	mov	r0, r3
 80075d4:	f000 fad9 	bl	8007b8a <TIM_ITRx_SetConfig>
      break;
 80075d8:	e02c      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6818      	ldr	r0, [r3, #0]
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	6859      	ldr	r1, [r3, #4]
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	461a      	mov	r2, r3
 80075e8:	f000 fa9f 	bl	8007b2a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2160      	movs	r1, #96	; 0x60
 80075f2:	4618      	mov	r0, r3
 80075f4:	f000 fac9 	bl	8007b8a <TIM_ITRx_SetConfig>
      break;
 80075f8:	e01c      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6818      	ldr	r0, [r3, #0]
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	6859      	ldr	r1, [r3, #4]
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	461a      	mov	r2, r3
 8007608:	f000 fa60 	bl	8007acc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2140      	movs	r1, #64	; 0x40
 8007612:	4618      	mov	r0, r3
 8007614:	f000 fab9 	bl	8007b8a <TIM_ITRx_SetConfig>
      break;
 8007618:	e00c      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4619      	mov	r1, r3
 8007624:	4610      	mov	r0, r2
 8007626:	f000 fab0 	bl	8007b8a <TIM_ITRx_SetConfig>
      break;
 800762a:	e003      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	73fb      	strb	r3, [r7, #15]
      break;
 8007630:	e000      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007632:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007644:	7bfb      	ldrb	r3, [r7, #15]
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800764e:	b480      	push	{r7}
 8007650:	b083      	sub	sp, #12
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007656:	bf00      	nop
 8007658:	370c      	adds	r7, #12
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr

08007662 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007662:	b480      	push	{r7}
 8007664:	b083      	sub	sp, #12
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800766a:	bf00      	nop
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007676:	b480      	push	{r7}
 8007678:	b083      	sub	sp, #12
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800767e:	bf00      	nop
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr

0800768a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800768a:	b480      	push	{r7}
 800768c:	b083      	sub	sp, #12
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007692:	bf00      	nop
 8007694:	370c      	adds	r7, #12
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr

0800769e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800769e:	b480      	push	{r7}
 80076a0:	b083      	sub	sp, #12
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076a6:	bf00      	nop
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr
	...

080076b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	4a34      	ldr	r2, [pc, #208]	; (8007798 <TIM_Base_SetConfig+0xe4>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d00f      	beq.n	80076ec <TIM_Base_SetConfig+0x38>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076d2:	d00b      	beq.n	80076ec <TIM_Base_SetConfig+0x38>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	4a31      	ldr	r2, [pc, #196]	; (800779c <TIM_Base_SetConfig+0xe8>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d007      	beq.n	80076ec <TIM_Base_SetConfig+0x38>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a30      	ldr	r2, [pc, #192]	; (80077a0 <TIM_Base_SetConfig+0xec>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d003      	beq.n	80076ec <TIM_Base_SetConfig+0x38>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a2f      	ldr	r2, [pc, #188]	; (80077a4 <TIM_Base_SetConfig+0xf0>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d108      	bne.n	80076fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	68fa      	ldr	r2, [r7, #12]
 80076fa:	4313      	orrs	r3, r2
 80076fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a25      	ldr	r2, [pc, #148]	; (8007798 <TIM_Base_SetConfig+0xe4>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d01b      	beq.n	800773e <TIM_Base_SetConfig+0x8a>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800770c:	d017      	beq.n	800773e <TIM_Base_SetConfig+0x8a>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a22      	ldr	r2, [pc, #136]	; (800779c <TIM_Base_SetConfig+0xe8>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d013      	beq.n	800773e <TIM_Base_SetConfig+0x8a>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a21      	ldr	r2, [pc, #132]	; (80077a0 <TIM_Base_SetConfig+0xec>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d00f      	beq.n	800773e <TIM_Base_SetConfig+0x8a>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a20      	ldr	r2, [pc, #128]	; (80077a4 <TIM_Base_SetConfig+0xf0>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d00b      	beq.n	800773e <TIM_Base_SetConfig+0x8a>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a1f      	ldr	r2, [pc, #124]	; (80077a8 <TIM_Base_SetConfig+0xf4>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d007      	beq.n	800773e <TIM_Base_SetConfig+0x8a>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a1e      	ldr	r2, [pc, #120]	; (80077ac <TIM_Base_SetConfig+0xf8>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d003      	beq.n	800773e <TIM_Base_SetConfig+0x8a>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a1d      	ldr	r2, [pc, #116]	; (80077b0 <TIM_Base_SetConfig+0xfc>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d108      	bne.n	8007750 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	4313      	orrs	r3, r2
 800774e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	695b      	ldr	r3, [r3, #20]
 800775a:	4313      	orrs	r3, r2
 800775c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	689a      	ldr	r2, [r3, #8]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a08      	ldr	r2, [pc, #32]	; (8007798 <TIM_Base_SetConfig+0xe4>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d103      	bne.n	8007784 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	691a      	ldr	r2, [r3, #16]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	615a      	str	r2, [r3, #20]
}
 800778a:	bf00      	nop
 800778c:	3714      	adds	r7, #20
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	40010000 	.word	0x40010000
 800779c:	40000400 	.word	0x40000400
 80077a0:	40000800 	.word	0x40000800
 80077a4:	40000c00 	.word	0x40000c00
 80077a8:	40014000 	.word	0x40014000
 80077ac:	40014400 	.word	0x40014400
 80077b0:	40014800 	.word	0x40014800

080077b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	f023 0201 	bic.w	r2, r3, #1
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	699b      	ldr	r3, [r3, #24]
 80077da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f023 0303 	bic.w	r3, r3, #3
 80077ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f023 0302 	bic.w	r3, r3, #2
 80077fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	697a      	ldr	r2, [r7, #20]
 8007804:	4313      	orrs	r3, r2
 8007806:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a1c      	ldr	r2, [pc, #112]	; (800787c <TIM_OC1_SetConfig+0xc8>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d10c      	bne.n	800782a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	f023 0308 	bic.w	r3, r3, #8
 8007816:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	697a      	ldr	r2, [r7, #20]
 800781e:	4313      	orrs	r3, r2
 8007820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	f023 0304 	bic.w	r3, r3, #4
 8007828:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a13      	ldr	r2, [pc, #76]	; (800787c <TIM_OC1_SetConfig+0xc8>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d111      	bne.n	8007856 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007838:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007840:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	695b      	ldr	r3, [r3, #20]
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	4313      	orrs	r3, r2
 800784a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	699b      	ldr	r3, [r3, #24]
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	4313      	orrs	r3, r2
 8007854:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	693a      	ldr	r2, [r7, #16]
 800785a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	685a      	ldr	r2, [r3, #4]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	697a      	ldr	r2, [r7, #20]
 800786e:	621a      	str	r2, [r3, #32]
}
 8007870:	bf00      	nop
 8007872:	371c      	adds	r7, #28
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr
 800787c:	40010000 	.word	0x40010000

08007880 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007880:	b480      	push	{r7}
 8007882:	b087      	sub	sp, #28
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a1b      	ldr	r3, [r3, #32]
 800788e:	f023 0210 	bic.w	r2, r3, #16
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a1b      	ldr	r3, [r3, #32]
 800789a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	699b      	ldr	r3, [r3, #24]
 80078a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	021b      	lsls	r3, r3, #8
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	f023 0320 	bic.w	r3, r3, #32
 80078ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	011b      	lsls	r3, r3, #4
 80078d2:	697a      	ldr	r2, [r7, #20]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a1e      	ldr	r2, [pc, #120]	; (8007954 <TIM_OC2_SetConfig+0xd4>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d10d      	bne.n	80078fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	011b      	lsls	r3, r3, #4
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a15      	ldr	r2, [pc, #84]	; (8007954 <TIM_OC2_SetConfig+0xd4>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d113      	bne.n	800792c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800790a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007912:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	695b      	ldr	r3, [r3, #20]
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	693a      	ldr	r2, [r7, #16]
 800791c:	4313      	orrs	r3, r2
 800791e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	4313      	orrs	r3, r2
 800792a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	693a      	ldr	r2, [r7, #16]
 8007930:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	685a      	ldr	r2, [r3, #4]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	621a      	str	r2, [r3, #32]
}
 8007946:	bf00      	nop
 8007948:	371c      	adds	r7, #28
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop
 8007954:	40010000 	.word	0x40010000

08007958 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007958:	b480      	push	{r7}
 800795a:	b087      	sub	sp, #28
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
 8007960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a1b      	ldr	r3, [r3, #32]
 8007966:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	69db      	ldr	r3, [r3, #28]
 800797e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f023 0303 	bic.w	r3, r3, #3
 800798e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68fa      	ldr	r2, [r7, #12]
 8007996:	4313      	orrs	r3, r2
 8007998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	021b      	lsls	r3, r3, #8
 80079a8:	697a      	ldr	r2, [r7, #20]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4a1d      	ldr	r2, [pc, #116]	; (8007a28 <TIM_OC3_SetConfig+0xd0>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d10d      	bne.n	80079d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	021b      	lsls	r3, r3, #8
 80079c4:	697a      	ldr	r2, [r7, #20]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a14      	ldr	r2, [pc, #80]	; (8007a28 <TIM_OC3_SetConfig+0xd0>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d113      	bne.n	8007a02 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	011b      	lsls	r3, r3, #4
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	011b      	lsls	r3, r3, #4
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	685a      	ldr	r2, [r3, #4]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	621a      	str	r2, [r3, #32]
}
 8007a1c:	bf00      	nop
 8007a1e:	371c      	adds	r7, #28
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr
 8007a28:	40010000 	.word	0x40010000

08007a2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a1b      	ldr	r3, [r3, #32]
 8007a3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	021b      	lsls	r3, r3, #8
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	031b      	lsls	r3, r3, #12
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a10      	ldr	r2, [pc, #64]	; (8007ac8 <TIM_OC4_SetConfig+0x9c>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d109      	bne.n	8007aa0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	695b      	ldr	r3, [r3, #20]
 8007a98:	019b      	lsls	r3, r3, #6
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	697a      	ldr	r2, [r7, #20]
 8007aa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	693a      	ldr	r2, [r7, #16]
 8007ab8:	621a      	str	r2, [r3, #32]
}
 8007aba:	bf00      	nop
 8007abc:	371c      	adds	r7, #28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	40010000 	.word	0x40010000

08007acc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b087      	sub	sp, #28
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	f023 0201 	bic.w	r2, r3, #1
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007af6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	011b      	lsls	r3, r3, #4
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	f023 030a 	bic.w	r3, r3, #10
 8007b08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b0a:	697a      	ldr	r2, [r7, #20]
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	693a      	ldr	r2, [r7, #16]
 8007b16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	621a      	str	r2, [r3, #32]
}
 8007b1e:	bf00      	nop
 8007b20:	371c      	adds	r7, #28
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr

08007b2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	b087      	sub	sp, #28
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	60f8      	str	r0, [r7, #12]
 8007b32:	60b9      	str	r1, [r7, #8]
 8007b34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6a1b      	ldr	r3, [r3, #32]
 8007b3a:	f023 0210 	bic.w	r2, r3, #16
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	699b      	ldr	r3, [r3, #24]
 8007b46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6a1b      	ldr	r3, [r3, #32]
 8007b4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	031b      	lsls	r3, r3, #12
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	011b      	lsls	r3, r3, #4
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	697a      	ldr	r2, [r7, #20]
 8007b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	693a      	ldr	r2, [r7, #16]
 8007b7c:	621a      	str	r2, [r3, #32]
}
 8007b7e:	bf00      	nop
 8007b80:	371c      	adds	r7, #28
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr

08007b8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	b085      	sub	sp, #20
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
 8007b92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ba0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ba2:	683a      	ldr	r2, [r7, #0]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	f043 0307 	orr.w	r3, r3, #7
 8007bac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	609a      	str	r2, [r3, #8]
}
 8007bb4:	bf00      	nop
 8007bb6:	3714      	adds	r7, #20
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]
 8007bcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007bda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	021a      	lsls	r2, r3, #8
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	431a      	orrs	r2, r3
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	697a      	ldr	r2, [r7, #20]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	697a      	ldr	r2, [r7, #20]
 8007bf2:	609a      	str	r2, [r3, #8]
}
 8007bf4:	bf00      	nop
 8007bf6:	371c      	adds	r7, #28
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b085      	sub	sp, #20
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d101      	bne.n	8007c18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c14:	2302      	movs	r3, #2
 8007c16:	e050      	b.n	8007cba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2202      	movs	r2, #2
 8007c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a1c      	ldr	r2, [pc, #112]	; (8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d018      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c64:	d013      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a18      	ldr	r2, [pc, #96]	; (8007ccc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d00e      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a16      	ldr	r2, [pc, #88]	; (8007cd0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d009      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a15      	ldr	r2, [pc, #84]	; (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d004      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a13      	ldr	r2, [pc, #76]	; (8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d10c      	bne.n	8007ca8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	68ba      	ldr	r2, [r7, #8]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68ba      	ldr	r2, [r7, #8]
 8007ca6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3714      	adds	r7, #20
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr
 8007cc6:	bf00      	nop
 8007cc8:	40010000 	.word	0x40010000
 8007ccc:	40000400 	.word	0x40000400
 8007cd0:	40000800 	.word	0x40000800
 8007cd4:	40000c00 	.word	0x40000c00
 8007cd8:	40014000 	.word	0x40014000

08007cdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ce4:	bf00      	nop
 8007ce6:	370c      	adds	r7, #12
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d101      	bne.n	8007d16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e03f      	b.n	8007d96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d106      	bne.n	8007d30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f005 fbd8 	bl	800d4e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2224      	movs	r2, #36	; 0x24
 8007d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68da      	ldr	r2, [r3, #12]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 f829 	bl	8007da0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	691a      	ldr	r2, [r3, #16]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	695a      	ldr	r2, [r3, #20]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	68da      	ldr	r2, [r3, #12]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2200      	movs	r2, #0
 8007d82:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2220      	movs	r2, #32
 8007d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2220      	movs	r2, #32
 8007d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3708      	adds	r7, #8
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
	...

08007da0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da4:	b09f      	sub	sp, #124	; 0x7c
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	691b      	ldr	r3, [r3, #16]
 8007db0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007db6:	68d9      	ldr	r1, [r3, #12]
 8007db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	ea40 0301 	orr.w	r3, r0, r1
 8007dc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dc4:	689a      	ldr	r2, [r3, #8]
 8007dc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	431a      	orrs	r2, r3
 8007dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dce:	695b      	ldr	r3, [r3, #20]
 8007dd0:	431a      	orrs	r2, r3
 8007dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dd4:	69db      	ldr	r3, [r3, #28]
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007dda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	68db      	ldr	r3, [r3, #12]
 8007de0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007de4:	f021 010c 	bic.w	r1, r1, #12
 8007de8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007dee:	430b      	orrs	r3, r1
 8007df0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007df2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007dfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dfe:	6999      	ldr	r1, [r3, #24]
 8007e00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	ea40 0301 	orr.w	r3, r0, r1
 8007e08:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	4bc5      	ldr	r3, [pc, #788]	; (8008124 <UART_SetConfig+0x384>)
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d004      	beq.n	8007e1e <UART_SetConfig+0x7e>
 8007e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	4bc3      	ldr	r3, [pc, #780]	; (8008128 <UART_SetConfig+0x388>)
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d103      	bne.n	8007e26 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e1e:	f7fd ffa9 	bl	8005d74 <HAL_RCC_GetPCLK2Freq>
 8007e22:	6778      	str	r0, [r7, #116]	; 0x74
 8007e24:	e002      	b.n	8007e2c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e26:	f7fd ff91 	bl	8005d4c <HAL_RCC_GetPCLK1Freq>
 8007e2a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e2e:	69db      	ldr	r3, [r3, #28]
 8007e30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e34:	f040 80b6 	bne.w	8007fa4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e3a:	461c      	mov	r4, r3
 8007e3c:	f04f 0500 	mov.w	r5, #0
 8007e40:	4622      	mov	r2, r4
 8007e42:	462b      	mov	r3, r5
 8007e44:	1891      	adds	r1, r2, r2
 8007e46:	6439      	str	r1, [r7, #64]	; 0x40
 8007e48:	415b      	adcs	r3, r3
 8007e4a:	647b      	str	r3, [r7, #68]	; 0x44
 8007e4c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e50:	1912      	adds	r2, r2, r4
 8007e52:	eb45 0303 	adc.w	r3, r5, r3
 8007e56:	f04f 0000 	mov.w	r0, #0
 8007e5a:	f04f 0100 	mov.w	r1, #0
 8007e5e:	00d9      	lsls	r1, r3, #3
 8007e60:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e64:	00d0      	lsls	r0, r2, #3
 8007e66:	4602      	mov	r2, r0
 8007e68:	460b      	mov	r3, r1
 8007e6a:	1911      	adds	r1, r2, r4
 8007e6c:	6639      	str	r1, [r7, #96]	; 0x60
 8007e6e:	416b      	adcs	r3, r5
 8007e70:	667b      	str	r3, [r7, #100]	; 0x64
 8007e72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	461a      	mov	r2, r3
 8007e78:	f04f 0300 	mov.w	r3, #0
 8007e7c:	1891      	adds	r1, r2, r2
 8007e7e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e80:	415b      	adcs	r3, r3
 8007e82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e88:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007e8c:	f7f8 fe94 	bl	8000bb8 <__aeabi_uldivmod>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	4ba5      	ldr	r3, [pc, #660]	; (800812c <UART_SetConfig+0x38c>)
 8007e96:	fba3 2302 	umull	r2, r3, r3, r2
 8007e9a:	095b      	lsrs	r3, r3, #5
 8007e9c:	011e      	lsls	r6, r3, #4
 8007e9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ea0:	461c      	mov	r4, r3
 8007ea2:	f04f 0500 	mov.w	r5, #0
 8007ea6:	4622      	mov	r2, r4
 8007ea8:	462b      	mov	r3, r5
 8007eaa:	1891      	adds	r1, r2, r2
 8007eac:	6339      	str	r1, [r7, #48]	; 0x30
 8007eae:	415b      	adcs	r3, r3
 8007eb0:	637b      	str	r3, [r7, #52]	; 0x34
 8007eb2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007eb6:	1912      	adds	r2, r2, r4
 8007eb8:	eb45 0303 	adc.w	r3, r5, r3
 8007ebc:	f04f 0000 	mov.w	r0, #0
 8007ec0:	f04f 0100 	mov.w	r1, #0
 8007ec4:	00d9      	lsls	r1, r3, #3
 8007ec6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007eca:	00d0      	lsls	r0, r2, #3
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	1911      	adds	r1, r2, r4
 8007ed2:	65b9      	str	r1, [r7, #88]	; 0x58
 8007ed4:	416b      	adcs	r3, r5
 8007ed6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ed8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	461a      	mov	r2, r3
 8007ede:	f04f 0300 	mov.w	r3, #0
 8007ee2:	1891      	adds	r1, r2, r2
 8007ee4:	62b9      	str	r1, [r7, #40]	; 0x28
 8007ee6:	415b      	adcs	r3, r3
 8007ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007eea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007eee:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007ef2:	f7f8 fe61 	bl	8000bb8 <__aeabi_uldivmod>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	4b8c      	ldr	r3, [pc, #560]	; (800812c <UART_SetConfig+0x38c>)
 8007efc:	fba3 1302 	umull	r1, r3, r3, r2
 8007f00:	095b      	lsrs	r3, r3, #5
 8007f02:	2164      	movs	r1, #100	; 0x64
 8007f04:	fb01 f303 	mul.w	r3, r1, r3
 8007f08:	1ad3      	subs	r3, r2, r3
 8007f0a:	00db      	lsls	r3, r3, #3
 8007f0c:	3332      	adds	r3, #50	; 0x32
 8007f0e:	4a87      	ldr	r2, [pc, #540]	; (800812c <UART_SetConfig+0x38c>)
 8007f10:	fba2 2303 	umull	r2, r3, r2, r3
 8007f14:	095b      	lsrs	r3, r3, #5
 8007f16:	005b      	lsls	r3, r3, #1
 8007f18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007f1c:	441e      	add	r6, r3
 8007f1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f20:	4618      	mov	r0, r3
 8007f22:	f04f 0100 	mov.w	r1, #0
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
 8007f2a:	1894      	adds	r4, r2, r2
 8007f2c:	623c      	str	r4, [r7, #32]
 8007f2e:	415b      	adcs	r3, r3
 8007f30:	627b      	str	r3, [r7, #36]	; 0x24
 8007f32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007f36:	1812      	adds	r2, r2, r0
 8007f38:	eb41 0303 	adc.w	r3, r1, r3
 8007f3c:	f04f 0400 	mov.w	r4, #0
 8007f40:	f04f 0500 	mov.w	r5, #0
 8007f44:	00dd      	lsls	r5, r3, #3
 8007f46:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f4a:	00d4      	lsls	r4, r2, #3
 8007f4c:	4622      	mov	r2, r4
 8007f4e:	462b      	mov	r3, r5
 8007f50:	1814      	adds	r4, r2, r0
 8007f52:	653c      	str	r4, [r7, #80]	; 0x50
 8007f54:	414b      	adcs	r3, r1
 8007f56:	657b      	str	r3, [r7, #84]	; 0x54
 8007f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	f04f 0300 	mov.w	r3, #0
 8007f62:	1891      	adds	r1, r2, r2
 8007f64:	61b9      	str	r1, [r7, #24]
 8007f66:	415b      	adcs	r3, r3
 8007f68:	61fb      	str	r3, [r7, #28]
 8007f6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f6e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007f72:	f7f8 fe21 	bl	8000bb8 <__aeabi_uldivmod>
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	4b6c      	ldr	r3, [pc, #432]	; (800812c <UART_SetConfig+0x38c>)
 8007f7c:	fba3 1302 	umull	r1, r3, r3, r2
 8007f80:	095b      	lsrs	r3, r3, #5
 8007f82:	2164      	movs	r1, #100	; 0x64
 8007f84:	fb01 f303 	mul.w	r3, r1, r3
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	00db      	lsls	r3, r3, #3
 8007f8c:	3332      	adds	r3, #50	; 0x32
 8007f8e:	4a67      	ldr	r2, [pc, #412]	; (800812c <UART_SetConfig+0x38c>)
 8007f90:	fba2 2303 	umull	r2, r3, r2, r3
 8007f94:	095b      	lsrs	r3, r3, #5
 8007f96:	f003 0207 	and.w	r2, r3, #7
 8007f9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4432      	add	r2, r6
 8007fa0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007fa2:	e0b9      	b.n	8008118 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007fa4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fa6:	461c      	mov	r4, r3
 8007fa8:	f04f 0500 	mov.w	r5, #0
 8007fac:	4622      	mov	r2, r4
 8007fae:	462b      	mov	r3, r5
 8007fb0:	1891      	adds	r1, r2, r2
 8007fb2:	6139      	str	r1, [r7, #16]
 8007fb4:	415b      	adcs	r3, r3
 8007fb6:	617b      	str	r3, [r7, #20]
 8007fb8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007fbc:	1912      	adds	r2, r2, r4
 8007fbe:	eb45 0303 	adc.w	r3, r5, r3
 8007fc2:	f04f 0000 	mov.w	r0, #0
 8007fc6:	f04f 0100 	mov.w	r1, #0
 8007fca:	00d9      	lsls	r1, r3, #3
 8007fcc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007fd0:	00d0      	lsls	r0, r2, #3
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	eb12 0804 	adds.w	r8, r2, r4
 8007fda:	eb43 0905 	adc.w	r9, r3, r5
 8007fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f04f 0100 	mov.w	r1, #0
 8007fe8:	f04f 0200 	mov.w	r2, #0
 8007fec:	f04f 0300 	mov.w	r3, #0
 8007ff0:	008b      	lsls	r3, r1, #2
 8007ff2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007ff6:	0082      	lsls	r2, r0, #2
 8007ff8:	4640      	mov	r0, r8
 8007ffa:	4649      	mov	r1, r9
 8007ffc:	f7f8 fddc 	bl	8000bb8 <__aeabi_uldivmod>
 8008000:	4602      	mov	r2, r0
 8008002:	460b      	mov	r3, r1
 8008004:	4b49      	ldr	r3, [pc, #292]	; (800812c <UART_SetConfig+0x38c>)
 8008006:	fba3 2302 	umull	r2, r3, r3, r2
 800800a:	095b      	lsrs	r3, r3, #5
 800800c:	011e      	lsls	r6, r3, #4
 800800e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008010:	4618      	mov	r0, r3
 8008012:	f04f 0100 	mov.w	r1, #0
 8008016:	4602      	mov	r2, r0
 8008018:	460b      	mov	r3, r1
 800801a:	1894      	adds	r4, r2, r2
 800801c:	60bc      	str	r4, [r7, #8]
 800801e:	415b      	adcs	r3, r3
 8008020:	60fb      	str	r3, [r7, #12]
 8008022:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008026:	1812      	adds	r2, r2, r0
 8008028:	eb41 0303 	adc.w	r3, r1, r3
 800802c:	f04f 0400 	mov.w	r4, #0
 8008030:	f04f 0500 	mov.w	r5, #0
 8008034:	00dd      	lsls	r5, r3, #3
 8008036:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800803a:	00d4      	lsls	r4, r2, #3
 800803c:	4622      	mov	r2, r4
 800803e:	462b      	mov	r3, r5
 8008040:	1814      	adds	r4, r2, r0
 8008042:	64bc      	str	r4, [r7, #72]	; 0x48
 8008044:	414b      	adcs	r3, r1
 8008046:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008048:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	4618      	mov	r0, r3
 800804e:	f04f 0100 	mov.w	r1, #0
 8008052:	f04f 0200 	mov.w	r2, #0
 8008056:	f04f 0300 	mov.w	r3, #0
 800805a:	008b      	lsls	r3, r1, #2
 800805c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008060:	0082      	lsls	r2, r0, #2
 8008062:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008066:	f7f8 fda7 	bl	8000bb8 <__aeabi_uldivmod>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	4b2f      	ldr	r3, [pc, #188]	; (800812c <UART_SetConfig+0x38c>)
 8008070:	fba3 1302 	umull	r1, r3, r3, r2
 8008074:	095b      	lsrs	r3, r3, #5
 8008076:	2164      	movs	r1, #100	; 0x64
 8008078:	fb01 f303 	mul.w	r3, r1, r3
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	011b      	lsls	r3, r3, #4
 8008080:	3332      	adds	r3, #50	; 0x32
 8008082:	4a2a      	ldr	r2, [pc, #168]	; (800812c <UART_SetConfig+0x38c>)
 8008084:	fba2 2303 	umull	r2, r3, r2, r3
 8008088:	095b      	lsrs	r3, r3, #5
 800808a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800808e:	441e      	add	r6, r3
 8008090:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008092:	4618      	mov	r0, r3
 8008094:	f04f 0100 	mov.w	r1, #0
 8008098:	4602      	mov	r2, r0
 800809a:	460b      	mov	r3, r1
 800809c:	1894      	adds	r4, r2, r2
 800809e:	603c      	str	r4, [r7, #0]
 80080a0:	415b      	adcs	r3, r3
 80080a2:	607b      	str	r3, [r7, #4]
 80080a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080a8:	1812      	adds	r2, r2, r0
 80080aa:	eb41 0303 	adc.w	r3, r1, r3
 80080ae:	f04f 0400 	mov.w	r4, #0
 80080b2:	f04f 0500 	mov.w	r5, #0
 80080b6:	00dd      	lsls	r5, r3, #3
 80080b8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80080bc:	00d4      	lsls	r4, r2, #3
 80080be:	4622      	mov	r2, r4
 80080c0:	462b      	mov	r3, r5
 80080c2:	eb12 0a00 	adds.w	sl, r2, r0
 80080c6:	eb43 0b01 	adc.w	fp, r3, r1
 80080ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	4618      	mov	r0, r3
 80080d0:	f04f 0100 	mov.w	r1, #0
 80080d4:	f04f 0200 	mov.w	r2, #0
 80080d8:	f04f 0300 	mov.w	r3, #0
 80080dc:	008b      	lsls	r3, r1, #2
 80080de:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80080e2:	0082      	lsls	r2, r0, #2
 80080e4:	4650      	mov	r0, sl
 80080e6:	4659      	mov	r1, fp
 80080e8:	f7f8 fd66 	bl	8000bb8 <__aeabi_uldivmod>
 80080ec:	4602      	mov	r2, r0
 80080ee:	460b      	mov	r3, r1
 80080f0:	4b0e      	ldr	r3, [pc, #56]	; (800812c <UART_SetConfig+0x38c>)
 80080f2:	fba3 1302 	umull	r1, r3, r3, r2
 80080f6:	095b      	lsrs	r3, r3, #5
 80080f8:	2164      	movs	r1, #100	; 0x64
 80080fa:	fb01 f303 	mul.w	r3, r1, r3
 80080fe:	1ad3      	subs	r3, r2, r3
 8008100:	011b      	lsls	r3, r3, #4
 8008102:	3332      	adds	r3, #50	; 0x32
 8008104:	4a09      	ldr	r2, [pc, #36]	; (800812c <UART_SetConfig+0x38c>)
 8008106:	fba2 2303 	umull	r2, r3, r2, r3
 800810a:	095b      	lsrs	r3, r3, #5
 800810c:	f003 020f 	and.w	r2, r3, #15
 8008110:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4432      	add	r2, r6
 8008116:	609a      	str	r2, [r3, #8]
}
 8008118:	bf00      	nop
 800811a:	377c      	adds	r7, #124	; 0x7c
 800811c:	46bd      	mov	sp, r7
 800811e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008122:	bf00      	nop
 8008124:	40011000 	.word	0x40011000
 8008128:	40011400 	.word	0x40011400
 800812c:	51eb851f 	.word	0x51eb851f

08008130 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008130:	b084      	sub	sp, #16
 8008132:	b480      	push	{r7}
 8008134:	b085      	sub	sp, #20
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
 800813a:	f107 001c 	add.w	r0, r7, #28
 800813e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008142:	2300      	movs	r3, #0
 8008144:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008146:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008148:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800814a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800814c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800814e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008150:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8008152:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008156:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800815a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	4313      	orrs	r3, r2
 8008160:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800816a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800816e:	68fa      	ldr	r2, [r7, #12]
 8008170:	431a      	orrs	r2, r3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3714      	adds	r7, #20
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	b004      	add	sp, #16
 8008184:	4770      	bx	lr

08008186 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008186:	b480      	push	{r7}
 8008188:	b083      	sub	sp, #12
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008194:	4618      	mov	r0, r3
 8008196:	370c      	adds	r7, #12
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2203      	movs	r2, #3
 80081ac:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80081ae:	2002      	movs	r0, #2
 80081b0:	f7f8 ff82 	bl	80010b8 <HAL_Delay>
  
  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3708      	adds	r7, #8
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}

080081be <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80081be:	b480      	push	{r7}
 80081c0:	b083      	sub	sp, #12
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f003 0303 	and.w	r3, r3, #3
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	370c      	adds	r7, #12
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr

080081da <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80081da:	b480      	push	{r7}
 80081dc:	b085      	sub	sp, #20
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
 80081e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80081e4:	2300      	movs	r3, #0
 80081e6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80081f8:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80081fe:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008204:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	4313      	orrs	r3, r2
 800820a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008214:	f023 030f 	bic.w	r3, r3, #15
 8008218:	68fa      	ldr	r2, [r7, #12]
 800821a:	431a      	orrs	r2, r3
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3714      	adds	r7, #20
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr

0800822e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800822e:	b480      	push	{r7}
 8008230:	b083      	sub	sp, #12
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	691b      	ldr	r3, [r3, #16]
 800823a:	b2db      	uxtb	r3, r3
}
 800823c:	4618      	mov	r0, r3
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	3314      	adds	r3, #20
 8008256:	461a      	mov	r2, r3
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	4413      	add	r3, r2
 800825c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
}  
 8008262:	4618      	mov	r0, r3
 8008264:	3714      	adds	r7, #20
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr

0800826e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800826e:	b480      	push	{r7}
 8008270:	b085      	sub	sp, #20
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
 8008276:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008278:	2300      	movs	r3, #0
 800827a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	685a      	ldr	r2, [r3, #4]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008294:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800829a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80082a0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	4313      	orrs	r3, r2
 80082a6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082ac:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	431a      	orrs	r2, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80082b8:	2300      	movs	r3, #0

}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3714      	adds	r7, #20
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr

080082c6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b088      	sub	sp, #32
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
 80082ce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80082d4:	2310      	movs	r3, #16
 80082d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082d8:	2340      	movs	r3, #64	; 0x40
 80082da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082dc:	2300      	movs	r3, #0
 80082de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082e6:	f107 0308 	add.w	r3, r7, #8
 80082ea:	4619      	mov	r1, r3
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f7ff ff74 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80082f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80082f6:	2110      	movs	r1, #16
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f000 f979 	bl	80085f0 <SDMMC_GetCmdResp1>
 80082fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008300:	69fb      	ldr	r3, [r7, #28]
}
 8008302:	4618      	mov	r0, r3
 8008304:	3720      	adds	r7, #32
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}

0800830a <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b08a      	sub	sp, #40	; 0x28
 800830e:	af00      	add	r7, sp, #0
 8008310:	60f8      	str	r0, [r7, #12]
 8008312:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800831a:	2307      	movs	r3, #7
 800831c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800831e:	2340      	movs	r3, #64	; 0x40
 8008320:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008322:	2300      	movs	r3, #0
 8008324:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008326:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800832a:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800832c:	f107 0310 	add.w	r3, r7, #16
 8008330:	4619      	mov	r1, r3
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f7ff ff51 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008338:	f241 3288 	movw	r2, #5000	; 0x1388
 800833c:	2107      	movs	r1, #7
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f000 f956 	bl	80085f0 <SDMMC_GetCmdResp1>
 8008344:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008348:	4618      	mov	r0, r3
 800834a:	3728      	adds	r7, #40	; 0x28
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b088      	sub	sp, #32
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008358:	2300      	movs	r3, #0
 800835a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800835c:	2300      	movs	r3, #0
 800835e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008360:	2300      	movs	r3, #0
 8008362:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008364:	2300      	movs	r3, #0
 8008366:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800836c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800836e:	f107 0308 	add.w	r3, r7, #8
 8008372:	4619      	mov	r1, r3
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f7ff ff30 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 f90c 	bl	8008598 <SDMMC_GetCmdError>
 8008380:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008382:	69fb      	ldr	r3, [r7, #28]
}
 8008384:	4618      	mov	r0, r3
 8008386:	3720      	adds	r7, #32
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b088      	sub	sp, #32
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008394:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008398:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800839a:	2308      	movs	r3, #8
 800839c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800839e:	2340      	movs	r3, #64	; 0x40
 80083a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083a2:	2300      	movs	r3, #0
 80083a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083ac:	f107 0308 	add.w	r3, r7, #8
 80083b0:	4619      	mov	r1, r3
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f7ff ff11 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f000 fb03 	bl	80089c4 <SDMMC_GetCmdResp7>
 80083be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083c0:	69fb      	ldr	r3, [r7, #28]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3720      	adds	r7, #32
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b088      	sub	sp, #32
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
 80083d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80083d8:	2337      	movs	r3, #55	; 0x37
 80083da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083dc:	2340      	movs	r3, #64	; 0x40
 80083de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083e0:	2300      	movs	r3, #0
 80083e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083ea:	f107 0308 	add.w	r3, r7, #8
 80083ee:	4619      	mov	r1, r3
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f7ff fef2 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80083f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80083fa:	2137      	movs	r1, #55	; 0x37
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f8f7 	bl	80085f0 <SDMMC_GetCmdResp1>
 8008402:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008404:	69fb      	ldr	r3, [r7, #28]
}
 8008406:	4618      	mov	r0, r3
 8008408:	3720      	adds	r7, #32
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b088      	sub	sp, #32
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
 8008416:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800841e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008422:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008424:	2329      	movs	r3, #41	; 0x29
 8008426:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008428:	2340      	movs	r3, #64	; 0x40
 800842a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800842c:	2300      	movs	r3, #0
 800842e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008430:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008434:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008436:	f107 0308 	add.w	r3, r7, #8
 800843a:	4619      	mov	r1, r3
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f7ff fecc 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 fa0a 	bl	800885c <SDMMC_GetCmdResp3>
 8008448:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800844a:	69fb      	ldr	r3, [r7, #28]
}
 800844c:	4618      	mov	r0, r3
 800844e:	3720      	adds	r7, #32
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b088      	sub	sp, #32
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008462:	2306      	movs	r3, #6
 8008464:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008466:	2340      	movs	r3, #64	; 0x40
 8008468:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800846a:	2300      	movs	r3, #0
 800846c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800846e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008472:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008474:	f107 0308 	add.w	r3, r7, #8
 8008478:	4619      	mov	r1, r3
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f7ff fead 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008480:	f241 3288 	movw	r2, #5000	; 0x1388
 8008484:	2106      	movs	r1, #6
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f8b2 	bl	80085f0 <SDMMC_GetCmdResp1>
 800848c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800848e:	69fb      	ldr	r3, [r7, #28]
}
 8008490:	4618      	mov	r0, r3
 8008492:	3720      	adds	r7, #32
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b088      	sub	sp, #32
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80084a0:	2300      	movs	r3, #0
 80084a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80084a4:	2333      	movs	r3, #51	; 0x33
 80084a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80084a8:	2340      	movs	r3, #64	; 0x40
 80084aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084ac:	2300      	movs	r3, #0
 80084ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084b4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084b6:	f107 0308 	add.w	r3, r7, #8
 80084ba:	4619      	mov	r1, r3
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7ff fe8c 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80084c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80084c6:	2133      	movs	r1, #51	; 0x33
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 f891 	bl	80085f0 <SDMMC_GetCmdResp1>
 80084ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084d0:	69fb      	ldr	r3, [r7, #28]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3720      	adds	r7, #32
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b088      	sub	sp, #32
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80084e2:	2300      	movs	r3, #0
 80084e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80084e6:	2302      	movs	r3, #2
 80084e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80084ea:	23c0      	movs	r3, #192	; 0xc0
 80084ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084ee:	2300      	movs	r3, #0
 80084f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084f8:	f107 0308 	add.w	r3, r7, #8
 80084fc:	4619      	mov	r1, r3
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7ff fe6b 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f000 f961 	bl	80087cc <SDMMC_GetCmdResp2>
 800850a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800850c:	69fb      	ldr	r3, [r7, #28]
}
 800850e:	4618      	mov	r0, r3
 8008510:	3720      	adds	r7, #32
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}

08008516 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008516:	b580      	push	{r7, lr}
 8008518:	b088      	sub	sp, #32
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
 800851e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008524:	2309      	movs	r3, #9
 8008526:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008528:	23c0      	movs	r3, #192	; 0xc0
 800852a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800852c:	2300      	movs	r3, #0
 800852e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008534:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008536:	f107 0308 	add.w	r3, r7, #8
 800853a:	4619      	mov	r1, r3
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7ff fe4c 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 f942 	bl	80087cc <SDMMC_GetCmdResp2>
 8008548:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800854a:	69fb      	ldr	r3, [r7, #28]
}
 800854c:	4618      	mov	r0, r3
 800854e:	3720      	adds	r7, #32
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b088      	sub	sp, #32
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800855e:	2300      	movs	r3, #0
 8008560:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008562:	2303      	movs	r3, #3
 8008564:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008566:	2340      	movs	r3, #64	; 0x40
 8008568:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800856a:	2300      	movs	r3, #0
 800856c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800856e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008572:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008574:	f107 0308 	add.w	r3, r7, #8
 8008578:	4619      	mov	r1, r3
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f7ff fe2d 	bl	80081da <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008580:	683a      	ldr	r2, [r7, #0]
 8008582:	2103      	movs	r1, #3
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 f9a7 	bl	80088d8 <SDMMC_GetCmdResp6>
 800858a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800858c:	69fb      	ldr	r3, [r7, #28]
}
 800858e:	4618      	mov	r0, r3
 8008590:	3720      	adds	r7, #32
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
	...

08008598 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008598:	b480      	push	{r7}
 800859a:	b085      	sub	sp, #20
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80085a0:	4b11      	ldr	r3, [pc, #68]	; (80085e8 <SDMMC_GetCmdError+0x50>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a11      	ldr	r2, [pc, #68]	; (80085ec <SDMMC_GetCmdError+0x54>)
 80085a6:	fba2 2303 	umull	r2, r3, r2, r3
 80085aa:	0a5b      	lsrs	r3, r3, #9
 80085ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80085b0:	fb02 f303 	mul.w	r3, r2, r3
 80085b4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	1e5a      	subs	r2, r3, #1
 80085ba:	60fa      	str	r2, [r7, #12]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d102      	bne.n	80085c6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80085c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80085c4:	e009      	b.n	80085da <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d0f1      	beq.n	80085b6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	22c5      	movs	r2, #197	; 0xc5
 80085d6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3714      	adds	r7, #20
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	20000118 	.word	0x20000118
 80085ec:	10624dd3 	.word	0x10624dd3

080085f0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b088      	sub	sp, #32
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	460b      	mov	r3, r1
 80085fa:	607a      	str	r2, [r7, #4]
 80085fc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80085fe:	4b70      	ldr	r3, [pc, #448]	; (80087c0 <SDMMC_GetCmdResp1+0x1d0>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a70      	ldr	r2, [pc, #448]	; (80087c4 <SDMMC_GetCmdResp1+0x1d4>)
 8008604:	fba2 2303 	umull	r2, r3, r2, r3
 8008608:	0a5a      	lsrs	r2, r3, #9
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	fb02 f303 	mul.w	r3, r2, r3
 8008610:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	1e5a      	subs	r2, r3, #1
 8008616:	61fa      	str	r2, [r7, #28]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d102      	bne.n	8008622 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800861c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008620:	e0c9      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008626:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008628:	69bb      	ldr	r3, [r7, #24]
 800862a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0ef      	beq.n	8008612 <SDMMC_GetCmdResp1+0x22>
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008638:	2b00      	cmp	r3, #0
 800863a:	d1ea      	bne.n	8008612 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008640:	f003 0304 	and.w	r3, r3, #4
 8008644:	2b00      	cmp	r3, #0
 8008646:	d004      	beq.n	8008652 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2204      	movs	r2, #4
 800864c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800864e:	2304      	movs	r3, #4
 8008650:	e0b1      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008656:	f003 0301 	and.w	r3, r3, #1
 800865a:	2b00      	cmp	r3, #0
 800865c:	d004      	beq.n	8008668 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2201      	movs	r2, #1
 8008662:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008664:	2301      	movs	r3, #1
 8008666:	e0a6      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	22c5      	movs	r2, #197	; 0xc5
 800866c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800866e:	68f8      	ldr	r0, [r7, #12]
 8008670:	f7ff fddd 	bl	800822e <SDIO_GetCommandResponse>
 8008674:	4603      	mov	r3, r0
 8008676:	461a      	mov	r2, r3
 8008678:	7afb      	ldrb	r3, [r7, #11]
 800867a:	4293      	cmp	r3, r2
 800867c:	d001      	beq.n	8008682 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800867e:	2301      	movs	r3, #1
 8008680:	e099      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008682:	2100      	movs	r1, #0
 8008684:	68f8      	ldr	r0, [r7, #12]
 8008686:	f7ff fddf 	bl	8008248 <SDIO_GetResponse>
 800868a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	4b4e      	ldr	r3, [pc, #312]	; (80087c8 <SDMMC_GetCmdResp1+0x1d8>)
 8008690:	4013      	ands	r3, r2
 8008692:	2b00      	cmp	r3, #0
 8008694:	d101      	bne.n	800869a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008696:	2300      	movs	r3, #0
 8008698:	e08d      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	2b00      	cmp	r3, #0
 800869e:	da02      	bge.n	80086a6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80086a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80086a4:	e087      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d001      	beq.n	80086b4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80086b0:	2340      	movs	r3, #64	; 0x40
 80086b2:	e080      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d001      	beq.n	80086c2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80086be:	2380      	movs	r3, #128	; 0x80
 80086c0:	e079      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d002      	beq.n	80086d2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80086cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80086d0:	e071      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d002      	beq.n	80086e2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80086dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80086e0:	e069      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d002      	beq.n	80086f2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80086ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086f0:	e061      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d002      	beq.n	8008702 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80086fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008700:	e059      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008708:	2b00      	cmp	r3, #0
 800870a:	d002      	beq.n	8008712 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800870c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008710:	e051      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008718:	2b00      	cmp	r3, #0
 800871a:	d002      	beq.n	8008722 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800871c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008720:	e049      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008728:	2b00      	cmp	r3, #0
 800872a:	d002      	beq.n	8008732 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800872c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008730:	e041      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008738:	2b00      	cmp	r3, #0
 800873a:	d002      	beq.n	8008742 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800873c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008740:	e039      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008748:	2b00      	cmp	r3, #0
 800874a:	d002      	beq.n	8008752 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800874c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008750:	e031      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008758:	2b00      	cmp	r3, #0
 800875a:	d002      	beq.n	8008762 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800875c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008760:	e029      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008768:	2b00      	cmp	r3, #0
 800876a:	d002      	beq.n	8008772 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800876c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008770:	e021      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008778:	2b00      	cmp	r3, #0
 800877a:	d002      	beq.n	8008782 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800877c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008780:	e019      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008788:	2b00      	cmp	r3, #0
 800878a:	d002      	beq.n	8008792 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800878c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008790:	e011      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d002      	beq.n	80087a2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800879c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80087a0:	e009      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	f003 0308 	and.w	r3, r3, #8
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d002      	beq.n	80087b2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80087ac:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80087b0:	e001      	b.n	80087b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80087b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3720      	adds	r7, #32
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	20000118 	.word	0x20000118
 80087c4:	10624dd3 	.word	0x10624dd3
 80087c8:	fdffe008 	.word	0xfdffe008

080087cc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80087d4:	4b1f      	ldr	r3, [pc, #124]	; (8008854 <SDMMC_GetCmdResp2+0x88>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a1f      	ldr	r2, [pc, #124]	; (8008858 <SDMMC_GetCmdResp2+0x8c>)
 80087da:	fba2 2303 	umull	r2, r3, r2, r3
 80087de:	0a5b      	lsrs	r3, r3, #9
 80087e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80087e4:	fb02 f303 	mul.w	r3, r2, r3
 80087e8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	1e5a      	subs	r2, r3, #1
 80087ee:	60fa      	str	r2, [r7, #12]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d102      	bne.n	80087fa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80087f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80087f8:	e026      	b.n	8008848 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087fe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008806:	2b00      	cmp	r3, #0
 8008808:	d0ef      	beq.n	80087ea <SDMMC_GetCmdResp2+0x1e>
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008810:	2b00      	cmp	r3, #0
 8008812:	d1ea      	bne.n	80087ea <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008818:	f003 0304 	and.w	r3, r3, #4
 800881c:	2b00      	cmp	r3, #0
 800881e:	d004      	beq.n	800882a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2204      	movs	r2, #4
 8008824:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008826:	2304      	movs	r3, #4
 8008828:	e00e      	b.n	8008848 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800882e:	f003 0301 	and.w	r3, r3, #1
 8008832:	2b00      	cmp	r3, #0
 8008834:	d004      	beq.n	8008840 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2201      	movs	r2, #1
 800883a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800883c:	2301      	movs	r3, #1
 800883e:	e003      	b.n	8008848 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	22c5      	movs	r2, #197	; 0xc5
 8008844:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	3714      	adds	r7, #20
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr
 8008854:	20000118 	.word	0x20000118
 8008858:	10624dd3 	.word	0x10624dd3

0800885c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800885c:	b480      	push	{r7}
 800885e:	b085      	sub	sp, #20
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008864:	4b1a      	ldr	r3, [pc, #104]	; (80088d0 <SDMMC_GetCmdResp3+0x74>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a1a      	ldr	r2, [pc, #104]	; (80088d4 <SDMMC_GetCmdResp3+0x78>)
 800886a:	fba2 2303 	umull	r2, r3, r2, r3
 800886e:	0a5b      	lsrs	r3, r3, #9
 8008870:	f241 3288 	movw	r2, #5000	; 0x1388
 8008874:	fb02 f303 	mul.w	r3, r2, r3
 8008878:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	1e5a      	subs	r2, r3, #1
 800887e:	60fa      	str	r2, [r7, #12]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d102      	bne.n	800888a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008884:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008888:	e01b      	b.n	80088c2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800888e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008896:	2b00      	cmp	r3, #0
 8008898:	d0ef      	beq.n	800887a <SDMMC_GetCmdResp3+0x1e>
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d1ea      	bne.n	800887a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088a8:	f003 0304 	and.w	r3, r3, #4
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d004      	beq.n	80088ba <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2204      	movs	r2, #4
 80088b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80088b6:	2304      	movs	r3, #4
 80088b8:	e003      	b.n	80088c2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	22c5      	movs	r2, #197	; 0xc5
 80088be:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80088c0:	2300      	movs	r3, #0
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3714      	adds	r7, #20
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	20000118 	.word	0x20000118
 80088d4:	10624dd3 	.word	0x10624dd3

080088d8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b088      	sub	sp, #32
 80088dc:	af00      	add	r7, sp, #0
 80088de:	60f8      	str	r0, [r7, #12]
 80088e0:	460b      	mov	r3, r1
 80088e2:	607a      	str	r2, [r7, #4]
 80088e4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80088e6:	4b35      	ldr	r3, [pc, #212]	; (80089bc <SDMMC_GetCmdResp6+0xe4>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a35      	ldr	r2, [pc, #212]	; (80089c0 <SDMMC_GetCmdResp6+0xe8>)
 80088ec:	fba2 2303 	umull	r2, r3, r2, r3
 80088f0:	0a5b      	lsrs	r3, r3, #9
 80088f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80088f6:	fb02 f303 	mul.w	r3, r2, r3
 80088fa:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	1e5a      	subs	r2, r3, #1
 8008900:	61fa      	str	r2, [r7, #28]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d102      	bne.n	800890c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008906:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800890a:	e052      	b.n	80089b2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008910:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008918:	2b00      	cmp	r3, #0
 800891a:	d0ef      	beq.n	80088fc <SDMMC_GetCmdResp6+0x24>
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1ea      	bne.n	80088fc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800892a:	f003 0304 	and.w	r3, r3, #4
 800892e:	2b00      	cmp	r3, #0
 8008930:	d004      	beq.n	800893c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2204      	movs	r2, #4
 8008936:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008938:	2304      	movs	r3, #4
 800893a:	e03a      	b.n	80089b2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008940:	f003 0301 	and.w	r3, r3, #1
 8008944:	2b00      	cmp	r3, #0
 8008946:	d004      	beq.n	8008952 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2201      	movs	r2, #1
 800894c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800894e:	2301      	movs	r3, #1
 8008950:	e02f      	b.n	80089b2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f7ff fc6b 	bl	800822e <SDIO_GetCommandResponse>
 8008958:	4603      	mov	r3, r0
 800895a:	461a      	mov	r2, r3
 800895c:	7afb      	ldrb	r3, [r7, #11]
 800895e:	4293      	cmp	r3, r2
 8008960:	d001      	beq.n	8008966 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008962:	2301      	movs	r3, #1
 8008964:	e025      	b.n	80089b2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	22c5      	movs	r2, #197	; 0xc5
 800896a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800896c:	2100      	movs	r1, #0
 800896e:	68f8      	ldr	r0, [r7, #12]
 8008970:	f7ff fc6a 	bl	8008248 <SDIO_GetResponse>
 8008974:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800897c:	2b00      	cmp	r3, #0
 800897e:	d106      	bne.n	800898e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	0c1b      	lsrs	r3, r3, #16
 8008984:	b29a      	uxth	r2, r3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800898a:	2300      	movs	r3, #0
 800898c:	e011      	b.n	80089b2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008994:	2b00      	cmp	r3, #0
 8008996:	d002      	beq.n	800899e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008998:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800899c:	e009      	b.n	80089b2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d002      	beq.n	80089ae <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80089a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80089ac:	e001      	b.n	80089b2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80089ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3720      	adds	r7, #32
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	20000118 	.word	0x20000118
 80089c0:	10624dd3 	.word	0x10624dd3

080089c4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80089cc:	4b22      	ldr	r3, [pc, #136]	; (8008a58 <SDMMC_GetCmdResp7+0x94>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a22      	ldr	r2, [pc, #136]	; (8008a5c <SDMMC_GetCmdResp7+0x98>)
 80089d2:	fba2 2303 	umull	r2, r3, r2, r3
 80089d6:	0a5b      	lsrs	r3, r3, #9
 80089d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80089dc:	fb02 f303 	mul.w	r3, r2, r3
 80089e0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	1e5a      	subs	r2, r3, #1
 80089e6:	60fa      	str	r2, [r7, #12]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d102      	bne.n	80089f2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80089ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80089f0:	e02c      	b.n	8008a4c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089f6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d0ef      	beq.n	80089e2 <SDMMC_GetCmdResp7+0x1e>
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d1ea      	bne.n	80089e2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a10:	f003 0304 	and.w	r3, r3, #4
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d004      	beq.n	8008a22 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2204      	movs	r2, #4
 8008a1c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008a1e:	2304      	movs	r3, #4
 8008a20:	e014      	b.n	8008a4c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a26:	f003 0301 	and.w	r3, r3, #1
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d004      	beq.n	8008a38 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2201      	movs	r2, #1
 8008a32:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008a34:	2301      	movs	r3, #1
 8008a36:	e009      	b.n	8008a4c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d002      	beq.n	8008a4a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2240      	movs	r2, #64	; 0x40
 8008a48:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008a4a:	2300      	movs	r3, #0
  
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3714      	adds	r7, #20
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr
 8008a58:	20000118 	.word	0x20000118
 8008a5c:	10624dd3 	.word	0x10624dd3

08008a60 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008a60:	b084      	sub	sp, #16
 8008a62:	b580      	push	{r7, lr}
 8008a64:	b084      	sub	sp, #16
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
 8008a6a:	f107 001c 	add.w	r0, r7, #28
 8008a6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d122      	bne.n	8008abe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a7c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008a8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008aa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008aa2:	2b01      	cmp	r3, #1
 8008aa4:	d105      	bne.n	8008ab2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	68db      	ldr	r3, [r3, #12]
 8008aaa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f001 fb1c 	bl	800a0f0 <USB_CoreReset>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	73fb      	strb	r3, [r7, #15]
 8008abc:	e01a      	b.n	8008af4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f001 fb10 	bl	800a0f0 <USB_CoreReset>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008ad4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d106      	bne.n	8008ae8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ade:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	639a      	str	r2, [r3, #56]	; 0x38
 8008ae6:	e005      	b.n	8008af4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008af6:	2b01      	cmp	r3, #1
 8008af8:	d10b      	bne.n	8008b12 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	f043 0206 	orr.w	r2, r3, #6
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	689b      	ldr	r3, [r3, #8]
 8008b0a:	f043 0220 	orr.w	r2, r3, #32
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b1e:	b004      	add	sp, #16
 8008b20:	4770      	bx	lr
	...

08008b24 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b087      	sub	sp, #28
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	60f8      	str	r0, [r7, #12]
 8008b2c:	60b9      	str	r1, [r7, #8]
 8008b2e:	4613      	mov	r3, r2
 8008b30:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008b32:	79fb      	ldrb	r3, [r7, #7]
 8008b34:	2b02      	cmp	r3, #2
 8008b36:	d165      	bne.n	8008c04 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	4a41      	ldr	r2, [pc, #260]	; (8008c40 <USB_SetTurnaroundTime+0x11c>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d906      	bls.n	8008b4e <USB_SetTurnaroundTime+0x2a>
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	4a40      	ldr	r2, [pc, #256]	; (8008c44 <USB_SetTurnaroundTime+0x120>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d202      	bcs.n	8008b4e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008b48:	230f      	movs	r3, #15
 8008b4a:	617b      	str	r3, [r7, #20]
 8008b4c:	e062      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	4a3c      	ldr	r2, [pc, #240]	; (8008c44 <USB_SetTurnaroundTime+0x120>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d306      	bcc.n	8008b64 <USB_SetTurnaroundTime+0x40>
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	4a3b      	ldr	r2, [pc, #236]	; (8008c48 <USB_SetTurnaroundTime+0x124>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d202      	bcs.n	8008b64 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008b5e:	230e      	movs	r3, #14
 8008b60:	617b      	str	r3, [r7, #20]
 8008b62:	e057      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	4a38      	ldr	r2, [pc, #224]	; (8008c48 <USB_SetTurnaroundTime+0x124>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d306      	bcc.n	8008b7a <USB_SetTurnaroundTime+0x56>
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	4a37      	ldr	r2, [pc, #220]	; (8008c4c <USB_SetTurnaroundTime+0x128>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d202      	bcs.n	8008b7a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008b74:	230d      	movs	r3, #13
 8008b76:	617b      	str	r3, [r7, #20]
 8008b78:	e04c      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	4a33      	ldr	r2, [pc, #204]	; (8008c4c <USB_SetTurnaroundTime+0x128>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d306      	bcc.n	8008b90 <USB_SetTurnaroundTime+0x6c>
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	4a32      	ldr	r2, [pc, #200]	; (8008c50 <USB_SetTurnaroundTime+0x12c>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d802      	bhi.n	8008b90 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008b8a:	230c      	movs	r3, #12
 8008b8c:	617b      	str	r3, [r7, #20]
 8008b8e:	e041      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	4a2f      	ldr	r2, [pc, #188]	; (8008c50 <USB_SetTurnaroundTime+0x12c>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d906      	bls.n	8008ba6 <USB_SetTurnaroundTime+0x82>
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	4a2e      	ldr	r2, [pc, #184]	; (8008c54 <USB_SetTurnaroundTime+0x130>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d802      	bhi.n	8008ba6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008ba0:	230b      	movs	r3, #11
 8008ba2:	617b      	str	r3, [r7, #20]
 8008ba4:	e036      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	4a2a      	ldr	r2, [pc, #168]	; (8008c54 <USB_SetTurnaroundTime+0x130>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d906      	bls.n	8008bbc <USB_SetTurnaroundTime+0x98>
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	4a29      	ldr	r2, [pc, #164]	; (8008c58 <USB_SetTurnaroundTime+0x134>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d802      	bhi.n	8008bbc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008bb6:	230a      	movs	r3, #10
 8008bb8:	617b      	str	r3, [r7, #20]
 8008bba:	e02b      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	4a26      	ldr	r2, [pc, #152]	; (8008c58 <USB_SetTurnaroundTime+0x134>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d906      	bls.n	8008bd2 <USB_SetTurnaroundTime+0xae>
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	4a25      	ldr	r2, [pc, #148]	; (8008c5c <USB_SetTurnaroundTime+0x138>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d202      	bcs.n	8008bd2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008bcc:	2309      	movs	r3, #9
 8008bce:	617b      	str	r3, [r7, #20]
 8008bd0:	e020      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	4a21      	ldr	r2, [pc, #132]	; (8008c5c <USB_SetTurnaroundTime+0x138>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d306      	bcc.n	8008be8 <USB_SetTurnaroundTime+0xc4>
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	4a20      	ldr	r2, [pc, #128]	; (8008c60 <USB_SetTurnaroundTime+0x13c>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d802      	bhi.n	8008be8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008be2:	2308      	movs	r3, #8
 8008be4:	617b      	str	r3, [r7, #20]
 8008be6:	e015      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	4a1d      	ldr	r2, [pc, #116]	; (8008c60 <USB_SetTurnaroundTime+0x13c>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d906      	bls.n	8008bfe <USB_SetTurnaroundTime+0xda>
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	4a1c      	ldr	r2, [pc, #112]	; (8008c64 <USB_SetTurnaroundTime+0x140>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d202      	bcs.n	8008bfe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008bf8:	2307      	movs	r3, #7
 8008bfa:	617b      	str	r3, [r7, #20]
 8008bfc:	e00a      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008bfe:	2306      	movs	r3, #6
 8008c00:	617b      	str	r3, [r7, #20]
 8008c02:	e007      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008c04:	79fb      	ldrb	r3, [r7, #7]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d102      	bne.n	8008c10 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008c0a:	2309      	movs	r3, #9
 8008c0c:	617b      	str	r3, [r7, #20]
 8008c0e:	e001      	b.n	8008c14 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008c10:	2309      	movs	r3, #9
 8008c12:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	68da      	ldr	r2, [r3, #12]
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	029b      	lsls	r3, r3, #10
 8008c28:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008c2c:	431a      	orrs	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	371c      	adds	r7, #28
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr
 8008c40:	00d8acbf 	.word	0x00d8acbf
 8008c44:	00e4e1c0 	.word	0x00e4e1c0
 8008c48:	00f42400 	.word	0x00f42400
 8008c4c:	01067380 	.word	0x01067380
 8008c50:	011a499f 	.word	0x011a499f
 8008c54:	01312cff 	.word	0x01312cff
 8008c58:	014ca43f 	.word	0x014ca43f
 8008c5c:	016e3600 	.word	0x016e3600
 8008c60:	01a6ab1f 	.word	0x01a6ab1f
 8008c64:	01e84800 	.word	0x01e84800

08008c68 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	689b      	ldr	r3, [r3, #8]
 8008c74:	f043 0201 	orr.w	r2, r3, #1
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	370c      	adds	r7, #12
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr

08008c8a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b083      	sub	sp, #12
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f023 0201 	bic.w	r2, r3, #1
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c9e:	2300      	movs	r3, #0
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008cc8:	78fb      	ldrb	r3, [r7, #3]
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d115      	bne.n	8008cfa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	68db      	ldr	r3, [r3, #12]
 8008cd2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008cda:	2001      	movs	r0, #1
 8008cdc:	f7f8 f9ec 	bl	80010b8 <HAL_Delay>
      ms++;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f001 f972 	bl	8009fd0 <USB_GetMode>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d01e      	beq.n	8008d30 <USB_SetCurrentMode+0x84>
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2b31      	cmp	r3, #49	; 0x31
 8008cf6:	d9f0      	bls.n	8008cda <USB_SetCurrentMode+0x2e>
 8008cf8:	e01a      	b.n	8008d30 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008cfa:	78fb      	ldrb	r3, [r7, #3]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d115      	bne.n	8008d2c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008d0c:	2001      	movs	r0, #1
 8008d0e:	f7f8 f9d3 	bl	80010b8 <HAL_Delay>
      ms++;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	3301      	adds	r3, #1
 8008d16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f001 f959 	bl	8009fd0 <USB_GetMode>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d005      	beq.n	8008d30 <USB_SetCurrentMode+0x84>
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2b31      	cmp	r3, #49	; 0x31
 8008d28:	d9f0      	bls.n	8008d0c <USB_SetCurrentMode+0x60>
 8008d2a:	e001      	b.n	8008d30 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	e005      	b.n	8008d3c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2b32      	cmp	r3, #50	; 0x32
 8008d34:	d101      	bne.n	8008d3a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e000      	b.n	8008d3c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3710      	adds	r7, #16
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d44:	b084      	sub	sp, #16
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b086      	sub	sp, #24
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
 8008d4e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008d52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008d56:	2300      	movs	r3, #0
 8008d58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008d5e:	2300      	movs	r3, #0
 8008d60:	613b      	str	r3, [r7, #16]
 8008d62:	e009      	b.n	8008d78 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	3340      	adds	r3, #64	; 0x40
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	4413      	add	r3, r2
 8008d6e:	2200      	movs	r2, #0
 8008d70:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	3301      	adds	r3, #1
 8008d76:	613b      	str	r3, [r7, #16]
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	2b0e      	cmp	r3, #14
 8008d7c:	d9f2      	bls.n	8008d64 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008d7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d11c      	bne.n	8008dbe <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	68fa      	ldr	r2, [r7, #12]
 8008d8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d92:	f043 0302 	orr.w	r3, r3, #2
 8008d96:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d9c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008db4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	639a      	str	r2, [r3, #56]	; 0x38
 8008dbc:	e00b      	b.n	8008dd6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dc2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dce:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ddc:	461a      	mov	r2, r3
 8008dde:	2300      	movs	r3, #0
 8008de0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008de8:	4619      	mov	r1, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008df0:	461a      	mov	r2, r3
 8008df2:	680b      	ldr	r3, [r1, #0]
 8008df4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d10c      	bne.n	8008e16 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d104      	bne.n	8008e0c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008e02:	2100      	movs	r1, #0
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f000 f945 	bl	8009094 <USB_SetDevSpeed>
 8008e0a:	e008      	b.n	8008e1e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008e0c:	2101      	movs	r1, #1
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f000 f940 	bl	8009094 <USB_SetDevSpeed>
 8008e14:	e003      	b.n	8008e1e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008e16:	2103      	movs	r1, #3
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f93b 	bl	8009094 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008e1e:	2110      	movs	r1, #16
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 f8f3 	bl	800900c <USB_FlushTxFifo>
 8008e26:	4603      	mov	r3, r0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d001      	beq.n	8008e30 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 f90f 	bl	8009054 <USB_FlushRxFifo>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d001      	beq.n	8008e40 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e46:	461a      	mov	r2, r3
 8008e48:	2300      	movs	r3, #0
 8008e4a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e52:	461a      	mov	r2, r3
 8008e54:	2300      	movs	r3, #0
 8008e56:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e5e:	461a      	mov	r2, r3
 8008e60:	2300      	movs	r3, #0
 8008e62:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e64:	2300      	movs	r3, #0
 8008e66:	613b      	str	r3, [r7, #16]
 8008e68:	e043      	b.n	8008ef2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	015a      	lsls	r2, r3, #5
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	4413      	add	r3, r2
 8008e72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e80:	d118      	bne.n	8008eb4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d10a      	bne.n	8008e9e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	015a      	lsls	r2, r3, #5
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	4413      	add	r3, r2
 8008e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e94:	461a      	mov	r2, r3
 8008e96:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008e9a:	6013      	str	r3, [r2, #0]
 8008e9c:	e013      	b.n	8008ec6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	015a      	lsls	r2, r3, #5
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008eaa:	461a      	mov	r2, r3
 8008eac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008eb0:	6013      	str	r3, [r2, #0]
 8008eb2:	e008      	b.n	8008ec6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	015a      	lsls	r2, r3, #5
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	4413      	add	r3, r2
 8008ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	015a      	lsls	r2, r3, #5
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	4413      	add	r3, r2
 8008ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	015a      	lsls	r2, r3, #5
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008eea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	613b      	str	r3, [r7, #16]
 8008ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	429a      	cmp	r2, r3
 8008ef8:	d3b7      	bcc.n	8008e6a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008efa:	2300      	movs	r3, #0
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	e043      	b.n	8008f88 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	015a      	lsls	r2, r3, #5
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	4413      	add	r3, r2
 8008f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f16:	d118      	bne.n	8008f4a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d10a      	bne.n	8008f34 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	015a      	lsls	r2, r3, #5
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	4413      	add	r3, r2
 8008f26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008f30:	6013      	str	r3, [r2, #0]
 8008f32:	e013      	b.n	8008f5c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	015a      	lsls	r2, r3, #5
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	4413      	add	r3, r2
 8008f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f40:	461a      	mov	r2, r3
 8008f42:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008f46:	6013      	str	r3, [r2, #0]
 8008f48:	e008      	b.n	8008f5c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	015a      	lsls	r2, r3, #5
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	4413      	add	r3, r2
 8008f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f56:	461a      	mov	r2, r3
 8008f58:	2300      	movs	r3, #0
 8008f5a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	015a      	lsls	r2, r3, #5
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	4413      	add	r3, r2
 8008f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f68:	461a      	mov	r2, r3
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	015a      	lsls	r2, r3, #5
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	4413      	add	r3, r2
 8008f76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008f80:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	3301      	adds	r3, #1
 8008f86:	613b      	str	r3, [r7, #16]
 8008f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8a:	693a      	ldr	r2, [r7, #16]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d3b7      	bcc.n	8008f00 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	68fa      	ldr	r2, [r7, #12]
 8008f9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fa2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008fb0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d105      	bne.n	8008fc4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	699b      	ldr	r3, [r3, #24]
 8008fbc:	f043 0210 	orr.w	r2, r3, #16
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	699a      	ldr	r2, [r3, #24]
 8008fc8:	4b0f      	ldr	r3, [pc, #60]	; (8009008 <USB_DevInit+0x2c4>)
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	687a      	ldr	r2, [r7, #4]
 8008fce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d005      	beq.n	8008fe2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	699b      	ldr	r3, [r3, #24]
 8008fda:	f043 0208 	orr.w	r2, r3, #8
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d107      	bne.n	8008ff8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	699b      	ldr	r3, [r3, #24]
 8008fec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ff0:	f043 0304 	orr.w	r3, r3, #4
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008ff8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3718      	adds	r7, #24
 8008ffe:	46bd      	mov	sp, r7
 8009000:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009004:	b004      	add	sp, #16
 8009006:	4770      	bx	lr
 8009008:	803c3800 	.word	0x803c3800

0800900c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800900c:	b480      	push	{r7}
 800900e:	b085      	sub	sp, #20
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009016:	2300      	movs	r3, #0
 8009018:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	019b      	lsls	r3, r3, #6
 800901e:	f043 0220 	orr.w	r2, r3, #32
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	3301      	adds	r3, #1
 800902a:	60fb      	str	r3, [r7, #12]
 800902c:	4a08      	ldr	r2, [pc, #32]	; (8009050 <USB_FlushTxFifo+0x44>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d901      	bls.n	8009036 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8009032:	2303      	movs	r3, #3
 8009034:	e006      	b.n	8009044 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	691b      	ldr	r3, [r3, #16]
 800903a:	f003 0320 	and.w	r3, r3, #32
 800903e:	2b20      	cmp	r3, #32
 8009040:	d0f1      	beq.n	8009026 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	3714      	adds	r7, #20
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr
 8009050:	00030d40 	.word	0x00030d40

08009054 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800905c:	2300      	movs	r3, #0
 800905e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2210      	movs	r2, #16
 8009064:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	3301      	adds	r3, #1
 800906a:	60fb      	str	r3, [r7, #12]
 800906c:	4a08      	ldr	r2, [pc, #32]	; (8009090 <USB_FlushRxFifo+0x3c>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d901      	bls.n	8009076 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8009072:	2303      	movs	r3, #3
 8009074:	e006      	b.n	8009084 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	691b      	ldr	r3, [r3, #16]
 800907a:	f003 0310 	and.w	r3, r3, #16
 800907e:	2b10      	cmp	r3, #16
 8009080:	d0f1      	beq.n	8009066 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3714      	adds	r7, #20
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr
 8009090:	00030d40 	.word	0x00030d40

08009094 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	460b      	mov	r3, r1
 800909e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	78fb      	ldrb	r3, [r7, #3]
 80090ae:	68f9      	ldr	r1, [r7, #12]
 80090b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80090b4:	4313      	orrs	r3, r2
 80090b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3714      	adds	r7, #20
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80090c6:	b480      	push	{r7}
 80090c8:	b087      	sub	sp, #28
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	f003 0306 	and.w	r3, r3, #6
 80090de:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d102      	bne.n	80090ec <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80090e6:	2300      	movs	r3, #0
 80090e8:	75fb      	strb	r3, [r7, #23]
 80090ea:	e00a      	b.n	8009102 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d002      	beq.n	80090f8 <USB_GetDevSpeed+0x32>
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2b06      	cmp	r3, #6
 80090f6:	d102      	bne.n	80090fe <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80090f8:	2302      	movs	r3, #2
 80090fa:	75fb      	strb	r3, [r7, #23]
 80090fc:	e001      	b.n	8009102 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80090fe:	230f      	movs	r3, #15
 8009100:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009102:	7dfb      	ldrb	r3, [r7, #23]
}
 8009104:	4618      	mov	r0, r3
 8009106:	371c      	adds	r7, #28
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009110:	b480      	push	{r7}
 8009112:	b085      	sub	sp, #20
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	781b      	ldrb	r3, [r3, #0]
 8009122:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	785b      	ldrb	r3, [r3, #1]
 8009128:	2b01      	cmp	r3, #1
 800912a:	d13a      	bne.n	80091a2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009132:	69da      	ldr	r2, [r3, #28]
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	f003 030f 	and.w	r3, r3, #15
 800913c:	2101      	movs	r1, #1
 800913e:	fa01 f303 	lsl.w	r3, r1, r3
 8009142:	b29b      	uxth	r3, r3
 8009144:	68f9      	ldr	r1, [r7, #12]
 8009146:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800914a:	4313      	orrs	r3, r2
 800914c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	015a      	lsls	r2, r3, #5
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	4413      	add	r3, r2
 8009156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d155      	bne.n	8009210 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	015a      	lsls	r2, r3, #5
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	4413      	add	r3, r2
 800916c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	78db      	ldrb	r3, [r3, #3]
 800917e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009180:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	059b      	lsls	r3, r3, #22
 8009186:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009188:	4313      	orrs	r3, r2
 800918a:	68ba      	ldr	r2, [r7, #8]
 800918c:	0151      	lsls	r1, r2, #5
 800918e:	68fa      	ldr	r2, [r7, #12]
 8009190:	440a      	add	r2, r1
 8009192:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009196:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800919a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800919e:	6013      	str	r3, [r2, #0]
 80091a0:	e036      	b.n	8009210 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091a8:	69da      	ldr	r2, [r3, #28]
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	f003 030f 	and.w	r3, r3, #15
 80091b2:	2101      	movs	r1, #1
 80091b4:	fa01 f303 	lsl.w	r3, r1, r3
 80091b8:	041b      	lsls	r3, r3, #16
 80091ba:	68f9      	ldr	r1, [r7, #12]
 80091bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091c0:	4313      	orrs	r3, r2
 80091c2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	015a      	lsls	r2, r3, #5
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	4413      	add	r3, r2
 80091cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d11a      	bne.n	8009210 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	015a      	lsls	r2, r3, #5
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	4413      	add	r3, r2
 80091e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	689b      	ldr	r3, [r3, #8]
 80091ec:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	78db      	ldrb	r3, [r3, #3]
 80091f4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80091f6:	430b      	orrs	r3, r1
 80091f8:	4313      	orrs	r3, r2
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	0151      	lsls	r1, r2, #5
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	440a      	add	r2, r1
 8009202:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800920a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800920e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009210:	2300      	movs	r3, #0
}
 8009212:	4618      	mov	r0, r3
 8009214:	3714      	adds	r7, #20
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr
	...

08009220 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009220:	b480      	push	{r7}
 8009222:	b085      	sub	sp, #20
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
 8009228:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	781b      	ldrb	r3, [r3, #0]
 8009232:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	785b      	ldrb	r3, [r3, #1]
 8009238:	2b01      	cmp	r3, #1
 800923a:	d161      	bne.n	8009300 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	015a      	lsls	r2, r3, #5
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	4413      	add	r3, r2
 8009244:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800924e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009252:	d11f      	bne.n	8009294 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	015a      	lsls	r2, r3, #5
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	4413      	add	r3, r2
 800925c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	68ba      	ldr	r2, [r7, #8]
 8009264:	0151      	lsls	r1, r2, #5
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	440a      	add	r2, r1
 800926a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800926e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009272:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	015a      	lsls	r2, r3, #5
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	4413      	add	r3, r2
 800927c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	0151      	lsls	r1, r2, #5
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	440a      	add	r2, r1
 800928a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800928e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009292:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800929a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	781b      	ldrb	r3, [r3, #0]
 80092a0:	f003 030f 	and.w	r3, r3, #15
 80092a4:	2101      	movs	r1, #1
 80092a6:	fa01 f303 	lsl.w	r3, r1, r3
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	43db      	mvns	r3, r3
 80092ae:	68f9      	ldr	r1, [r7, #12]
 80092b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80092b4:	4013      	ands	r3, r2
 80092b6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092be:	69da      	ldr	r2, [r3, #28]
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	f003 030f 	and.w	r3, r3, #15
 80092c8:	2101      	movs	r1, #1
 80092ca:	fa01 f303 	lsl.w	r3, r1, r3
 80092ce:	b29b      	uxth	r3, r3
 80092d0:	43db      	mvns	r3, r3
 80092d2:	68f9      	ldr	r1, [r7, #12]
 80092d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80092d8:	4013      	ands	r3, r2
 80092da:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	015a      	lsls	r2, r3, #5
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	4413      	add	r3, r2
 80092e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	0159      	lsls	r1, r3, #5
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	440b      	add	r3, r1
 80092f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092f6:	4619      	mov	r1, r3
 80092f8:	4b35      	ldr	r3, [pc, #212]	; (80093d0 <USB_DeactivateEndpoint+0x1b0>)
 80092fa:	4013      	ands	r3, r2
 80092fc:	600b      	str	r3, [r1, #0]
 80092fe:	e060      	b.n	80093c2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	015a      	lsls	r2, r3, #5
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	4413      	add	r3, r2
 8009308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009312:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009316:	d11f      	bne.n	8009358 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	015a      	lsls	r2, r3, #5
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	4413      	add	r3, r2
 8009320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	68ba      	ldr	r2, [r7, #8]
 8009328:	0151      	lsls	r1, r2, #5
 800932a:	68fa      	ldr	r2, [r7, #12]
 800932c:	440a      	add	r2, r1
 800932e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009332:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009336:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	015a      	lsls	r2, r3, #5
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	4413      	add	r3, r2
 8009340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68ba      	ldr	r2, [r7, #8]
 8009348:	0151      	lsls	r1, r2, #5
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	440a      	add	r2, r1
 800934e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009352:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009356:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800935e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	f003 030f 	and.w	r3, r3, #15
 8009368:	2101      	movs	r1, #1
 800936a:	fa01 f303 	lsl.w	r3, r1, r3
 800936e:	041b      	lsls	r3, r3, #16
 8009370:	43db      	mvns	r3, r3
 8009372:	68f9      	ldr	r1, [r7, #12]
 8009374:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009378:	4013      	ands	r3, r2
 800937a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009382:	69da      	ldr	r2, [r3, #28]
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	f003 030f 	and.w	r3, r3, #15
 800938c:	2101      	movs	r1, #1
 800938e:	fa01 f303 	lsl.w	r3, r1, r3
 8009392:	041b      	lsls	r3, r3, #16
 8009394:	43db      	mvns	r3, r3
 8009396:	68f9      	ldr	r1, [r7, #12]
 8009398:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800939c:	4013      	ands	r3, r2
 800939e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	015a      	lsls	r2, r3, #5
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	4413      	add	r3, r2
 80093a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	0159      	lsls	r1, r3, #5
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	440b      	add	r3, r1
 80093b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093ba:	4619      	mov	r1, r3
 80093bc:	4b05      	ldr	r3, [pc, #20]	; (80093d4 <USB_DeactivateEndpoint+0x1b4>)
 80093be:	4013      	ands	r3, r2
 80093c0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3714      	adds	r7, #20
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr
 80093d0:	ec337800 	.word	0xec337800
 80093d4:	eff37800 	.word	0xeff37800

080093d8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b08a      	sub	sp, #40	; 0x28
 80093dc:	af02      	add	r7, sp, #8
 80093de:	60f8      	str	r0, [r7, #12]
 80093e0:	60b9      	str	r1, [r7, #8]
 80093e2:	4613      	mov	r3, r2
 80093e4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	785b      	ldrb	r3, [r3, #1]
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	f040 815c 	bne.w	80096b2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	695b      	ldr	r3, [r3, #20]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d132      	bne.n	8009468 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009402:	69bb      	ldr	r3, [r7, #24]
 8009404:	015a      	lsls	r2, r3, #5
 8009406:	69fb      	ldr	r3, [r7, #28]
 8009408:	4413      	add	r3, r2
 800940a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800940e:	691b      	ldr	r3, [r3, #16]
 8009410:	69ba      	ldr	r2, [r7, #24]
 8009412:	0151      	lsls	r1, r2, #5
 8009414:	69fa      	ldr	r2, [r7, #28]
 8009416:	440a      	add	r2, r1
 8009418:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800941c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009420:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009424:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	015a      	lsls	r2, r3, #5
 800942a:	69fb      	ldr	r3, [r7, #28]
 800942c:	4413      	add	r3, r2
 800942e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009432:	691b      	ldr	r3, [r3, #16]
 8009434:	69ba      	ldr	r2, [r7, #24]
 8009436:	0151      	lsls	r1, r2, #5
 8009438:	69fa      	ldr	r2, [r7, #28]
 800943a:	440a      	add	r2, r1
 800943c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009440:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009444:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009446:	69bb      	ldr	r3, [r7, #24]
 8009448:	015a      	lsls	r2, r3, #5
 800944a:	69fb      	ldr	r3, [r7, #28]
 800944c:	4413      	add	r3, r2
 800944e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	69ba      	ldr	r2, [r7, #24]
 8009456:	0151      	lsls	r1, r2, #5
 8009458:	69fa      	ldr	r2, [r7, #28]
 800945a:	440a      	add	r2, r1
 800945c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009460:	0cdb      	lsrs	r3, r3, #19
 8009462:	04db      	lsls	r3, r3, #19
 8009464:	6113      	str	r3, [r2, #16]
 8009466:	e074      	b.n	8009552 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	015a      	lsls	r2, r3, #5
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	4413      	add	r3, r2
 8009470:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009474:	691b      	ldr	r3, [r3, #16]
 8009476:	69ba      	ldr	r2, [r7, #24]
 8009478:	0151      	lsls	r1, r2, #5
 800947a:	69fa      	ldr	r2, [r7, #28]
 800947c:	440a      	add	r2, r1
 800947e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009482:	0cdb      	lsrs	r3, r3, #19
 8009484:	04db      	lsls	r3, r3, #19
 8009486:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	015a      	lsls	r2, r3, #5
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	4413      	add	r3, r2
 8009490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009494:	691b      	ldr	r3, [r3, #16]
 8009496:	69ba      	ldr	r2, [r7, #24]
 8009498:	0151      	lsls	r1, r2, #5
 800949a:	69fa      	ldr	r2, [r7, #28]
 800949c:	440a      	add	r2, r1
 800949e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80094a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80094aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	015a      	lsls	r2, r3, #5
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	4413      	add	r3, r2
 80094b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094b8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	6959      	ldr	r1, [r3, #20]
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	440b      	add	r3, r1
 80094c4:	1e59      	subs	r1, r3, #1
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	689b      	ldr	r3, [r3, #8]
 80094ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80094ce:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80094d0:	4b9d      	ldr	r3, [pc, #628]	; (8009748 <USB_EPStartXfer+0x370>)
 80094d2:	400b      	ands	r3, r1
 80094d4:	69b9      	ldr	r1, [r7, #24]
 80094d6:	0148      	lsls	r0, r1, #5
 80094d8:	69f9      	ldr	r1, [r7, #28]
 80094da:	4401      	add	r1, r0
 80094dc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80094e0:	4313      	orrs	r3, r2
 80094e2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80094e4:	69bb      	ldr	r3, [r7, #24]
 80094e6:	015a      	lsls	r2, r3, #5
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	4413      	add	r3, r2
 80094ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094f0:	691a      	ldr	r2, [r3, #16]
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	695b      	ldr	r3, [r3, #20]
 80094f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094fa:	69b9      	ldr	r1, [r7, #24]
 80094fc:	0148      	lsls	r0, r1, #5
 80094fe:	69f9      	ldr	r1, [r7, #28]
 8009500:	4401      	add	r1, r0
 8009502:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009506:	4313      	orrs	r3, r2
 8009508:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	78db      	ldrb	r3, [r3, #3]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d11f      	bne.n	8009552 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009512:	69bb      	ldr	r3, [r7, #24]
 8009514:	015a      	lsls	r2, r3, #5
 8009516:	69fb      	ldr	r3, [r7, #28]
 8009518:	4413      	add	r3, r2
 800951a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800951e:	691b      	ldr	r3, [r3, #16]
 8009520:	69ba      	ldr	r2, [r7, #24]
 8009522:	0151      	lsls	r1, r2, #5
 8009524:	69fa      	ldr	r2, [r7, #28]
 8009526:	440a      	add	r2, r1
 8009528:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800952c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009530:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009532:	69bb      	ldr	r3, [r7, #24]
 8009534:	015a      	lsls	r2, r3, #5
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	4413      	add	r3, r2
 800953a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800953e:	691b      	ldr	r3, [r3, #16]
 8009540:	69ba      	ldr	r2, [r7, #24]
 8009542:	0151      	lsls	r1, r2, #5
 8009544:	69fa      	ldr	r2, [r7, #28]
 8009546:	440a      	add	r2, r1
 8009548:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800954c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009550:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009552:	79fb      	ldrb	r3, [r7, #7]
 8009554:	2b01      	cmp	r3, #1
 8009556:	d14b      	bne.n	80095f0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d009      	beq.n	8009574 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009560:	69bb      	ldr	r3, [r7, #24]
 8009562:	015a      	lsls	r2, r3, #5
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	4413      	add	r3, r2
 8009568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800956c:	461a      	mov	r2, r3
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	691b      	ldr	r3, [r3, #16]
 8009572:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	78db      	ldrb	r3, [r3, #3]
 8009578:	2b01      	cmp	r3, #1
 800957a:	d128      	bne.n	80095ce <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800957c:	69fb      	ldr	r3, [r7, #28]
 800957e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009588:	2b00      	cmp	r3, #0
 800958a:	d110      	bne.n	80095ae <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800958c:	69bb      	ldr	r3, [r7, #24]
 800958e:	015a      	lsls	r2, r3, #5
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	4413      	add	r3, r2
 8009594:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	69ba      	ldr	r2, [r7, #24]
 800959c:	0151      	lsls	r1, r2, #5
 800959e:	69fa      	ldr	r2, [r7, #28]
 80095a0:	440a      	add	r2, r1
 80095a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80095aa:	6013      	str	r3, [r2, #0]
 80095ac:	e00f      	b.n	80095ce <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80095ae:	69bb      	ldr	r3, [r7, #24]
 80095b0:	015a      	lsls	r2, r3, #5
 80095b2:	69fb      	ldr	r3, [r7, #28]
 80095b4:	4413      	add	r3, r2
 80095b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	69ba      	ldr	r2, [r7, #24]
 80095be:	0151      	lsls	r1, r2, #5
 80095c0:	69fa      	ldr	r2, [r7, #28]
 80095c2:	440a      	add	r2, r1
 80095c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80095cc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80095ce:	69bb      	ldr	r3, [r7, #24]
 80095d0:	015a      	lsls	r2, r3, #5
 80095d2:	69fb      	ldr	r3, [r7, #28]
 80095d4:	4413      	add	r3, r2
 80095d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	69ba      	ldr	r2, [r7, #24]
 80095de:	0151      	lsls	r1, r2, #5
 80095e0:	69fa      	ldr	r2, [r7, #28]
 80095e2:	440a      	add	r2, r1
 80095e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095e8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80095ec:	6013      	str	r3, [r2, #0]
 80095ee:	e12f      	b.n	8009850 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	015a      	lsls	r2, r3, #5
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	4413      	add	r3, r2
 80095f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	69ba      	ldr	r2, [r7, #24]
 8009600:	0151      	lsls	r1, r2, #5
 8009602:	69fa      	ldr	r2, [r7, #28]
 8009604:	440a      	add	r2, r1
 8009606:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800960a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800960e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	78db      	ldrb	r3, [r3, #3]
 8009614:	2b01      	cmp	r3, #1
 8009616:	d015      	beq.n	8009644 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	695b      	ldr	r3, [r3, #20]
 800961c:	2b00      	cmp	r3, #0
 800961e:	f000 8117 	beq.w	8009850 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009622:	69fb      	ldr	r3, [r7, #28]
 8009624:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009628:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	781b      	ldrb	r3, [r3, #0]
 800962e:	f003 030f 	and.w	r3, r3, #15
 8009632:	2101      	movs	r1, #1
 8009634:	fa01 f303 	lsl.w	r3, r1, r3
 8009638:	69f9      	ldr	r1, [r7, #28]
 800963a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800963e:	4313      	orrs	r3, r2
 8009640:	634b      	str	r3, [r1, #52]	; 0x34
 8009642:	e105      	b.n	8009850 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009650:	2b00      	cmp	r3, #0
 8009652:	d110      	bne.n	8009676 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009654:	69bb      	ldr	r3, [r7, #24]
 8009656:	015a      	lsls	r2, r3, #5
 8009658:	69fb      	ldr	r3, [r7, #28]
 800965a:	4413      	add	r3, r2
 800965c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	69ba      	ldr	r2, [r7, #24]
 8009664:	0151      	lsls	r1, r2, #5
 8009666:	69fa      	ldr	r2, [r7, #28]
 8009668:	440a      	add	r2, r1
 800966a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800966e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009672:	6013      	str	r3, [r2, #0]
 8009674:	e00f      	b.n	8009696 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009676:	69bb      	ldr	r3, [r7, #24]
 8009678:	015a      	lsls	r2, r3, #5
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	4413      	add	r3, r2
 800967e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	69ba      	ldr	r2, [r7, #24]
 8009686:	0151      	lsls	r1, r2, #5
 8009688:	69fa      	ldr	r2, [r7, #28]
 800968a:	440a      	add	r2, r1
 800968c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009694:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	68d9      	ldr	r1, [r3, #12]
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	781a      	ldrb	r2, [r3, #0]
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	695b      	ldr	r3, [r3, #20]
 80096a2:	b298      	uxth	r0, r3
 80096a4:	79fb      	ldrb	r3, [r7, #7]
 80096a6:	9300      	str	r3, [sp, #0]
 80096a8:	4603      	mov	r3, r0
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f000 fa2b 	bl	8009b06 <USB_WritePacket>
 80096b0:	e0ce      	b.n	8009850 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	015a      	lsls	r2, r3, #5
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	4413      	add	r3, r2
 80096ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096be:	691b      	ldr	r3, [r3, #16]
 80096c0:	69ba      	ldr	r2, [r7, #24]
 80096c2:	0151      	lsls	r1, r2, #5
 80096c4:	69fa      	ldr	r2, [r7, #28]
 80096c6:	440a      	add	r2, r1
 80096c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096cc:	0cdb      	lsrs	r3, r3, #19
 80096ce:	04db      	lsls	r3, r3, #19
 80096d0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80096d2:	69bb      	ldr	r3, [r7, #24]
 80096d4:	015a      	lsls	r2, r3, #5
 80096d6:	69fb      	ldr	r3, [r7, #28]
 80096d8:	4413      	add	r3, r2
 80096da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096de:	691b      	ldr	r3, [r3, #16]
 80096e0:	69ba      	ldr	r2, [r7, #24]
 80096e2:	0151      	lsls	r1, r2, #5
 80096e4:	69fa      	ldr	r2, [r7, #28]
 80096e6:	440a      	add	r2, r1
 80096e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096ec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80096f0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80096f4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	695b      	ldr	r3, [r3, #20]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d126      	bne.n	800974c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80096fe:	69bb      	ldr	r3, [r7, #24]
 8009700:	015a      	lsls	r2, r3, #5
 8009702:	69fb      	ldr	r3, [r7, #28]
 8009704:	4413      	add	r3, r2
 8009706:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800970a:	691a      	ldr	r2, [r3, #16]
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009714:	69b9      	ldr	r1, [r7, #24]
 8009716:	0148      	lsls	r0, r1, #5
 8009718:	69f9      	ldr	r1, [r7, #28]
 800971a:	4401      	add	r1, r0
 800971c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009720:	4313      	orrs	r3, r2
 8009722:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009724:	69bb      	ldr	r3, [r7, #24]
 8009726:	015a      	lsls	r2, r3, #5
 8009728:	69fb      	ldr	r3, [r7, #28]
 800972a:	4413      	add	r3, r2
 800972c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	69ba      	ldr	r2, [r7, #24]
 8009734:	0151      	lsls	r1, r2, #5
 8009736:	69fa      	ldr	r2, [r7, #28]
 8009738:	440a      	add	r2, r1
 800973a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800973e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009742:	6113      	str	r3, [r2, #16]
 8009744:	e036      	b.n	80097b4 <USB_EPStartXfer+0x3dc>
 8009746:	bf00      	nop
 8009748:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	695a      	ldr	r2, [r3, #20]
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	4413      	add	r3, r2
 8009756:	1e5a      	subs	r2, r3, #1
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009760:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	015a      	lsls	r2, r3, #5
 8009766:	69fb      	ldr	r3, [r7, #28]
 8009768:	4413      	add	r3, r2
 800976a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800976e:	691a      	ldr	r2, [r3, #16]
 8009770:	8afb      	ldrh	r3, [r7, #22]
 8009772:	04d9      	lsls	r1, r3, #19
 8009774:	4b39      	ldr	r3, [pc, #228]	; (800985c <USB_EPStartXfer+0x484>)
 8009776:	400b      	ands	r3, r1
 8009778:	69b9      	ldr	r1, [r7, #24]
 800977a:	0148      	lsls	r0, r1, #5
 800977c:	69f9      	ldr	r1, [r7, #28]
 800977e:	4401      	add	r1, r0
 8009780:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009784:	4313      	orrs	r3, r2
 8009786:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	015a      	lsls	r2, r3, #5
 800978c:	69fb      	ldr	r3, [r7, #28]
 800978e:	4413      	add	r3, r2
 8009790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009794:	691a      	ldr	r2, [r3, #16]
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	689b      	ldr	r3, [r3, #8]
 800979a:	8af9      	ldrh	r1, [r7, #22]
 800979c:	fb01 f303 	mul.w	r3, r1, r3
 80097a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097a4:	69b9      	ldr	r1, [r7, #24]
 80097a6:	0148      	lsls	r0, r1, #5
 80097a8:	69f9      	ldr	r1, [r7, #28]
 80097aa:	4401      	add	r1, r0
 80097ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80097b0:	4313      	orrs	r3, r2
 80097b2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80097b4:	79fb      	ldrb	r3, [r7, #7]
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d10d      	bne.n	80097d6 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	68db      	ldr	r3, [r3, #12]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d009      	beq.n	80097d6 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	68d9      	ldr	r1, [r3, #12]
 80097c6:	69bb      	ldr	r3, [r7, #24]
 80097c8:	015a      	lsls	r2, r3, #5
 80097ca:	69fb      	ldr	r3, [r7, #28]
 80097cc:	4413      	add	r3, r2
 80097ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097d2:	460a      	mov	r2, r1
 80097d4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	78db      	ldrb	r3, [r3, #3]
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d128      	bne.n	8009830 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d110      	bne.n	8009810 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80097ee:	69bb      	ldr	r3, [r7, #24]
 80097f0:	015a      	lsls	r2, r3, #5
 80097f2:	69fb      	ldr	r3, [r7, #28]
 80097f4:	4413      	add	r3, r2
 80097f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	69ba      	ldr	r2, [r7, #24]
 80097fe:	0151      	lsls	r1, r2, #5
 8009800:	69fa      	ldr	r2, [r7, #28]
 8009802:	440a      	add	r2, r1
 8009804:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009808:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800980c:	6013      	str	r3, [r2, #0]
 800980e:	e00f      	b.n	8009830 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009810:	69bb      	ldr	r3, [r7, #24]
 8009812:	015a      	lsls	r2, r3, #5
 8009814:	69fb      	ldr	r3, [r7, #28]
 8009816:	4413      	add	r3, r2
 8009818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	69ba      	ldr	r2, [r7, #24]
 8009820:	0151      	lsls	r1, r2, #5
 8009822:	69fa      	ldr	r2, [r7, #28]
 8009824:	440a      	add	r2, r1
 8009826:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800982a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800982e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	015a      	lsls	r2, r3, #5
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	4413      	add	r3, r2
 8009838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	69ba      	ldr	r2, [r7, #24]
 8009840:	0151      	lsls	r1, r2, #5
 8009842:	69fa      	ldr	r2, [r7, #28]
 8009844:	440a      	add	r2, r1
 8009846:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800984a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800984e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009850:	2300      	movs	r3, #0
}
 8009852:	4618      	mov	r0, r3
 8009854:	3720      	adds	r7, #32
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	1ff80000 	.word	0x1ff80000

08009860 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009860:	b480      	push	{r7}
 8009862:	b087      	sub	sp, #28
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	4613      	mov	r3, r2
 800986c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	785b      	ldrb	r3, [r3, #1]
 800987c:	2b01      	cmp	r3, #1
 800987e:	f040 80cd 	bne.w	8009a1c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	695b      	ldr	r3, [r3, #20]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d132      	bne.n	80098f0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	015a      	lsls	r2, r3, #5
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	4413      	add	r3, r2
 8009892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009896:	691b      	ldr	r3, [r3, #16]
 8009898:	693a      	ldr	r2, [r7, #16]
 800989a:	0151      	lsls	r1, r2, #5
 800989c:	697a      	ldr	r2, [r7, #20]
 800989e:	440a      	add	r2, r1
 80098a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098a4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80098a8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80098ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	015a      	lsls	r2, r3, #5
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	4413      	add	r3, r2
 80098b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098ba:	691b      	ldr	r3, [r3, #16]
 80098bc:	693a      	ldr	r2, [r7, #16]
 80098be:	0151      	lsls	r1, r2, #5
 80098c0:	697a      	ldr	r2, [r7, #20]
 80098c2:	440a      	add	r2, r1
 80098c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80098cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	015a      	lsls	r2, r3, #5
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	4413      	add	r3, r2
 80098d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098da:	691b      	ldr	r3, [r3, #16]
 80098dc:	693a      	ldr	r2, [r7, #16]
 80098de:	0151      	lsls	r1, r2, #5
 80098e0:	697a      	ldr	r2, [r7, #20]
 80098e2:	440a      	add	r2, r1
 80098e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098e8:	0cdb      	lsrs	r3, r3, #19
 80098ea:	04db      	lsls	r3, r3, #19
 80098ec:	6113      	str	r3, [r2, #16]
 80098ee:	e04e      	b.n	800998e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	015a      	lsls	r2, r3, #5
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	4413      	add	r3, r2
 80098f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098fc:	691b      	ldr	r3, [r3, #16]
 80098fe:	693a      	ldr	r2, [r7, #16]
 8009900:	0151      	lsls	r1, r2, #5
 8009902:	697a      	ldr	r2, [r7, #20]
 8009904:	440a      	add	r2, r1
 8009906:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800990a:	0cdb      	lsrs	r3, r3, #19
 800990c:	04db      	lsls	r3, r3, #19
 800990e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	015a      	lsls	r2, r3, #5
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	4413      	add	r3, r2
 8009918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	693a      	ldr	r2, [r7, #16]
 8009920:	0151      	lsls	r1, r2, #5
 8009922:	697a      	ldr	r2, [r7, #20]
 8009924:	440a      	add	r2, r1
 8009926:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800992a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800992e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009932:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	695a      	ldr	r2, [r3, #20]
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	689b      	ldr	r3, [r3, #8]
 800993c:	429a      	cmp	r2, r3
 800993e:	d903      	bls.n	8009948 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	689a      	ldr	r2, [r3, #8]
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	015a      	lsls	r2, r3, #5
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	4413      	add	r3, r2
 8009950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009954:	691b      	ldr	r3, [r3, #16]
 8009956:	693a      	ldr	r2, [r7, #16]
 8009958:	0151      	lsls	r1, r2, #5
 800995a:	697a      	ldr	r2, [r7, #20]
 800995c:	440a      	add	r2, r1
 800995e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009962:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009966:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	015a      	lsls	r2, r3, #5
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	4413      	add	r3, r2
 8009970:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009974:	691a      	ldr	r2, [r3, #16]
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	695b      	ldr	r3, [r3, #20]
 800997a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800997e:	6939      	ldr	r1, [r7, #16]
 8009980:	0148      	lsls	r0, r1, #5
 8009982:	6979      	ldr	r1, [r7, #20]
 8009984:	4401      	add	r1, r0
 8009986:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800998a:	4313      	orrs	r3, r2
 800998c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800998e:	79fb      	ldrb	r3, [r7, #7]
 8009990:	2b01      	cmp	r3, #1
 8009992:	d11e      	bne.n	80099d2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	691b      	ldr	r3, [r3, #16]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d009      	beq.n	80099b0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	015a      	lsls	r2, r3, #5
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	4413      	add	r3, r2
 80099a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099a8:	461a      	mov	r2, r3
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	693a      	ldr	r2, [r7, #16]
 80099c0:	0151      	lsls	r1, r2, #5
 80099c2:	697a      	ldr	r2, [r7, #20]
 80099c4:	440a      	add	r2, r1
 80099c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099ca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80099ce:	6013      	str	r3, [r2, #0]
 80099d0:	e092      	b.n	8009af8 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	015a      	lsls	r2, r3, #5
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	4413      	add	r3, r2
 80099da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	693a      	ldr	r2, [r7, #16]
 80099e2:	0151      	lsls	r1, r2, #5
 80099e4:	697a      	ldr	r2, [r7, #20]
 80099e6:	440a      	add	r2, r1
 80099e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099ec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80099f0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	695b      	ldr	r3, [r3, #20]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d07e      	beq.n	8009af8 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	781b      	ldrb	r3, [r3, #0]
 8009a06:	f003 030f 	and.w	r3, r3, #15
 8009a0a:	2101      	movs	r1, #1
 8009a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8009a10:	6979      	ldr	r1, [r7, #20]
 8009a12:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a16:	4313      	orrs	r3, r2
 8009a18:	634b      	str	r3, [r1, #52]	; 0x34
 8009a1a:	e06d      	b.n	8009af8 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	015a      	lsls	r2, r3, #5
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	4413      	add	r3, r2
 8009a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a28:	691b      	ldr	r3, [r3, #16]
 8009a2a:	693a      	ldr	r2, [r7, #16]
 8009a2c:	0151      	lsls	r1, r2, #5
 8009a2e:	697a      	ldr	r2, [r7, #20]
 8009a30:	440a      	add	r2, r1
 8009a32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a36:	0cdb      	lsrs	r3, r3, #19
 8009a38:	04db      	lsls	r3, r3, #19
 8009a3a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	015a      	lsls	r2, r3, #5
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	4413      	add	r3, r2
 8009a44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a48:	691b      	ldr	r3, [r3, #16]
 8009a4a:	693a      	ldr	r2, [r7, #16]
 8009a4c:	0151      	lsls	r1, r2, #5
 8009a4e:	697a      	ldr	r2, [r7, #20]
 8009a50:	440a      	add	r2, r1
 8009a52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a56:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009a5a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009a5e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	695b      	ldr	r3, [r3, #20]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d003      	beq.n	8009a70 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	689a      	ldr	r2, [r3, #8]
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009a70:	693b      	ldr	r3, [r7, #16]
 8009a72:	015a      	lsls	r2, r3, #5
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	4413      	add	r3, r2
 8009a78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a7c:	691b      	ldr	r3, [r3, #16]
 8009a7e:	693a      	ldr	r2, [r7, #16]
 8009a80:	0151      	lsls	r1, r2, #5
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	440a      	add	r2, r1
 8009a86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a8a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a8e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	015a      	lsls	r2, r3, #5
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	4413      	add	r3, r2
 8009a98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a9c:	691a      	ldr	r2, [r3, #16]
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	689b      	ldr	r3, [r3, #8]
 8009aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009aa6:	6939      	ldr	r1, [r7, #16]
 8009aa8:	0148      	lsls	r0, r1, #5
 8009aaa:	6979      	ldr	r1, [r7, #20]
 8009aac:	4401      	add	r1, r0
 8009aae:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009ab6:	79fb      	ldrb	r3, [r7, #7]
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d10d      	bne.n	8009ad8 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	68db      	ldr	r3, [r3, #12]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d009      	beq.n	8009ad8 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	68d9      	ldr	r1, [r3, #12]
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	015a      	lsls	r2, r3, #5
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	4413      	add	r3, r2
 8009ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ad4:	460a      	mov	r2, r1
 8009ad6:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	015a      	lsls	r2, r3, #5
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	4413      	add	r3, r2
 8009ae0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	693a      	ldr	r2, [r7, #16]
 8009ae8:	0151      	lsls	r1, r2, #5
 8009aea:	697a      	ldr	r2, [r7, #20]
 8009aec:	440a      	add	r2, r1
 8009aee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009af2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009af6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009af8:	2300      	movs	r3, #0
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	371c      	adds	r7, #28
 8009afe:	46bd      	mov	sp, r7
 8009b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b04:	4770      	bx	lr

08009b06 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009b06:	b480      	push	{r7}
 8009b08:	b089      	sub	sp, #36	; 0x24
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	60f8      	str	r0, [r7, #12]
 8009b0e:	60b9      	str	r1, [r7, #8]
 8009b10:	4611      	mov	r1, r2
 8009b12:	461a      	mov	r2, r3
 8009b14:	460b      	mov	r3, r1
 8009b16:	71fb      	strb	r3, [r7, #7]
 8009b18:	4613      	mov	r3, r2
 8009b1a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009b24:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d123      	bne.n	8009b74 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009b2c:	88bb      	ldrh	r3, [r7, #4]
 8009b2e:	3303      	adds	r3, #3
 8009b30:	089b      	lsrs	r3, r3, #2
 8009b32:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009b34:	2300      	movs	r3, #0
 8009b36:	61bb      	str	r3, [r7, #24]
 8009b38:	e018      	b.n	8009b6c <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009b3a:	79fb      	ldrb	r3, [r7, #7]
 8009b3c:	031a      	lsls	r2, r3, #12
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	4413      	add	r3, r2
 8009b42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b46:	461a      	mov	r2, r3
 8009b48:	69fb      	ldr	r3, [r7, #28]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	3301      	adds	r3, #1
 8009b52:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b54:	69fb      	ldr	r3, [r7, #28]
 8009b56:	3301      	adds	r3, #1
 8009b58:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b5a:	69fb      	ldr	r3, [r7, #28]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b60:	69fb      	ldr	r3, [r7, #28]
 8009b62:	3301      	adds	r3, #1
 8009b64:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	3301      	adds	r3, #1
 8009b6a:	61bb      	str	r3, [r7, #24]
 8009b6c:	69ba      	ldr	r2, [r7, #24]
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d3e2      	bcc.n	8009b3a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3724      	adds	r7, #36	; 0x24
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr

08009b82 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009b82:	b480      	push	{r7}
 8009b84:	b08b      	sub	sp, #44	; 0x2c
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	60f8      	str	r0, [r7, #12]
 8009b8a:	60b9      	str	r1, [r7, #8]
 8009b8c:	4613      	mov	r3, r2
 8009b8e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009b98:	88fb      	ldrh	r3, [r7, #6]
 8009b9a:	089b      	lsrs	r3, r3, #2
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009ba0:	88fb      	ldrh	r3, [r7, #6]
 8009ba2:	f003 0303 	and.w	r3, r3, #3
 8009ba6:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009ba8:	2300      	movs	r3, #0
 8009baa:	623b      	str	r3, [r7, #32]
 8009bac:	e014      	b.n	8009bd8 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb8:	601a      	str	r2, [r3, #0]
    pDest++;
 8009bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bbc:	3301      	adds	r3, #1
 8009bbe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc8:	3301      	adds	r3, #1
 8009bca:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bce:	3301      	adds	r3, #1
 8009bd0:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009bd2:	6a3b      	ldr	r3, [r7, #32]
 8009bd4:	3301      	adds	r3, #1
 8009bd6:	623b      	str	r3, [r7, #32]
 8009bd8:	6a3a      	ldr	r2, [r7, #32]
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d3e6      	bcc.n	8009bae <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009be0:	8bfb      	ldrh	r3, [r7, #30]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d01e      	beq.n	8009c24 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009be6:	2300      	movs	r3, #0
 8009be8:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009bea:	69bb      	ldr	r3, [r7, #24]
 8009bec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	f107 0310 	add.w	r3, r7, #16
 8009bf6:	6812      	ldr	r2, [r2, #0]
 8009bf8:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009bfa:	693a      	ldr	r2, [r7, #16]
 8009bfc:	6a3b      	ldr	r3, [r7, #32]
 8009bfe:	b2db      	uxtb	r3, r3
 8009c00:	00db      	lsls	r3, r3, #3
 8009c02:	fa22 f303 	lsr.w	r3, r2, r3
 8009c06:	b2da      	uxtb	r2, r3
 8009c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c0a:	701a      	strb	r2, [r3, #0]
      i++;
 8009c0c:	6a3b      	ldr	r3, [r7, #32]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	623b      	str	r3, [r7, #32]
      pDest++;
 8009c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c14:	3301      	adds	r3, #1
 8009c16:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009c18:	8bfb      	ldrh	r3, [r7, #30]
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009c1e:	8bfb      	ldrh	r3, [r7, #30]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1ea      	bne.n	8009bfa <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	372c      	adds	r7, #44	; 0x2c
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr

08009c32 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009c32:	b480      	push	{r7}
 8009c34:	b085      	sub	sp, #20
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
 8009c3a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	781b      	ldrb	r3, [r3, #0]
 8009c44:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	785b      	ldrb	r3, [r3, #1]
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d12c      	bne.n	8009ca8 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	015a      	lsls	r2, r3, #5
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	4413      	add	r3, r2
 8009c56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	db12      	blt.n	8009c86 <USB_EPSetStall+0x54>
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d00f      	beq.n	8009c86 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	015a      	lsls	r2, r3, #5
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	4413      	add	r3, r2
 8009c6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	68ba      	ldr	r2, [r7, #8]
 8009c76:	0151      	lsls	r1, r2, #5
 8009c78:	68fa      	ldr	r2, [r7, #12]
 8009c7a:	440a      	add	r2, r1
 8009c7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c80:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009c84:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	015a      	lsls	r2, r3, #5
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	4413      	add	r3, r2
 8009c8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	68ba      	ldr	r2, [r7, #8]
 8009c96:	0151      	lsls	r1, r2, #5
 8009c98:	68fa      	ldr	r2, [r7, #12]
 8009c9a:	440a      	add	r2, r1
 8009c9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ca0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009ca4:	6013      	str	r3, [r2, #0]
 8009ca6:	e02b      	b.n	8009d00 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	015a      	lsls	r2, r3, #5
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	4413      	add	r3, r2
 8009cb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	db12      	blt.n	8009ce0 <USB_EPSetStall+0xae>
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d00f      	beq.n	8009ce0 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	015a      	lsls	r2, r3, #5
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	68ba      	ldr	r2, [r7, #8]
 8009cd0:	0151      	lsls	r1, r2, #5
 8009cd2:	68fa      	ldr	r2, [r7, #12]
 8009cd4:	440a      	add	r2, r1
 8009cd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cda:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009cde:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	015a      	lsls	r2, r3, #5
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	68ba      	ldr	r2, [r7, #8]
 8009cf0:	0151      	lsls	r1, r2, #5
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	440a      	add	r2, r1
 8009cf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cfa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009cfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3714      	adds	r7, #20
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr

08009d0e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009d0e:	b480      	push	{r7}
 8009d10:	b085      	sub	sp, #20
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
 8009d16:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	785b      	ldrb	r3, [r3, #1]
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d128      	bne.n	8009d7c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	015a      	lsls	r2, r3, #5
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	4413      	add	r3, r2
 8009d32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	68ba      	ldr	r2, [r7, #8]
 8009d3a:	0151      	lsls	r1, r2, #5
 8009d3c:	68fa      	ldr	r2, [r7, #12]
 8009d3e:	440a      	add	r2, r1
 8009d40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d44:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009d48:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	78db      	ldrb	r3, [r3, #3]
 8009d4e:	2b03      	cmp	r3, #3
 8009d50:	d003      	beq.n	8009d5a <USB_EPClearStall+0x4c>
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	78db      	ldrb	r3, [r3, #3]
 8009d56:	2b02      	cmp	r3, #2
 8009d58:	d138      	bne.n	8009dcc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	015a      	lsls	r2, r3, #5
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	4413      	add	r3, r2
 8009d62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	68ba      	ldr	r2, [r7, #8]
 8009d6a:	0151      	lsls	r1, r2, #5
 8009d6c:	68fa      	ldr	r2, [r7, #12]
 8009d6e:	440a      	add	r2, r1
 8009d70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d78:	6013      	str	r3, [r2, #0]
 8009d7a:	e027      	b.n	8009dcc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	015a      	lsls	r2, r3, #5
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	4413      	add	r3, r2
 8009d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	68ba      	ldr	r2, [r7, #8]
 8009d8c:	0151      	lsls	r1, r2, #5
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	440a      	add	r2, r1
 8009d92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009d9a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	78db      	ldrb	r3, [r3, #3]
 8009da0:	2b03      	cmp	r3, #3
 8009da2:	d003      	beq.n	8009dac <USB_EPClearStall+0x9e>
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	78db      	ldrb	r3, [r3, #3]
 8009da8:	2b02      	cmp	r3, #2
 8009daa:	d10f      	bne.n	8009dcc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	015a      	lsls	r2, r3, #5
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	4413      	add	r3, r2
 8009db4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	68ba      	ldr	r2, [r7, #8]
 8009dbc:	0151      	lsls	r1, r2, #5
 8009dbe:	68fa      	ldr	r2, [r7, #12]
 8009dc0:	440a      	add	r2, r1
 8009dc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009dc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009dca:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009dcc:	2300      	movs	r3, #0
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3714      	adds	r7, #20
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr

08009dda <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009dda:	b480      	push	{r7}
 8009ddc:	b085      	sub	sp, #20
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
 8009de2:	460b      	mov	r3, r1
 8009de4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	68fa      	ldr	r2, [r7, #12]
 8009df4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009df8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009dfc:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	78fb      	ldrb	r3, [r7, #3]
 8009e08:	011b      	lsls	r3, r3, #4
 8009e0a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009e0e:	68f9      	ldr	r1, [r7, #12]
 8009e10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009e14:	4313      	orrs	r3, r2
 8009e16:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009e18:	2300      	movs	r3, #0
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3714      	adds	r7, #20
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr

08009e26 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009e26:	b480      	push	{r7}
 8009e28:	b085      	sub	sp, #20
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	68fa      	ldr	r2, [r7, #12]
 8009e3c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009e40:	f023 0303 	bic.w	r3, r3, #3
 8009e44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	68fa      	ldr	r2, [r7, #12]
 8009e50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e54:	f023 0302 	bic.w	r3, r3, #2
 8009e58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e5a:	2300      	movs	r3, #0
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3714      	adds	r7, #20
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009e82:	f023 0303 	bic.w	r3, r3, #3
 8009e86:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	68fa      	ldr	r2, [r7, #12]
 8009e92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e96:	f043 0302 	orr.w	r3, r3, #2
 8009e9a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e9c:	2300      	movs	r3, #0
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3714      	adds	r7, #20
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea8:	4770      	bx	lr

08009eaa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009eaa:	b480      	push	{r7}
 8009eac:	b085      	sub	sp, #20
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	695b      	ldr	r3, [r3, #20]
 8009eb6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	699b      	ldr	r3, [r3, #24]
 8009ebc:	68fa      	ldr	r2, [r7, #12]
 8009ebe:	4013      	ands	r3, r2
 8009ec0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3714      	adds	r7, #20
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr

08009ed0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b085      	sub	sp, #20
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ee2:	699b      	ldr	r3, [r3, #24]
 8009ee4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009eec:	69db      	ldr	r3, [r3, #28]
 8009eee:	68ba      	ldr	r2, [r7, #8]
 8009ef0:	4013      	ands	r3, r2
 8009ef2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	0c1b      	lsrs	r3, r3, #16
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3714      	adds	r7, #20
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr

08009f04 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f16:	699b      	ldr	r3, [r3, #24]
 8009f18:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f20:	69db      	ldr	r3, [r3, #28]
 8009f22:	68ba      	ldr	r2, [r7, #8]
 8009f24:	4013      	ands	r3, r2
 8009f26:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	b29b      	uxth	r3, r3
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3714      	adds	r7, #20
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr

08009f38 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b085      	sub	sp, #20
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	460b      	mov	r3, r1
 8009f42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009f48:	78fb      	ldrb	r3, [r7, #3]
 8009f4a:	015a      	lsls	r2, r3, #5
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	4413      	add	r3, r2
 8009f50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f5e:	695b      	ldr	r3, [r3, #20]
 8009f60:	68ba      	ldr	r2, [r7, #8]
 8009f62:	4013      	ands	r3, r2
 8009f64:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009f66:	68bb      	ldr	r3, [r7, #8]
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	3714      	adds	r7, #20
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b087      	sub	sp, #28
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f8a:	691b      	ldr	r3, [r3, #16]
 8009f8c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f96:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009f98:	78fb      	ldrb	r3, [r7, #3]
 8009f9a:	f003 030f 	and.w	r3, r3, #15
 8009f9e:	68fa      	ldr	r2, [r7, #12]
 8009fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8009fa4:	01db      	lsls	r3, r3, #7
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	693a      	ldr	r2, [r7, #16]
 8009faa:	4313      	orrs	r3, r2
 8009fac:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009fae:	78fb      	ldrb	r3, [r7, #3]
 8009fb0:	015a      	lsls	r2, r3, #5
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	4413      	add	r3, r2
 8009fb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fba:	689b      	ldr	r3, [r3, #8]
 8009fbc:	693a      	ldr	r2, [r7, #16]
 8009fbe:	4013      	ands	r3, r2
 8009fc0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009fc2:	68bb      	ldr	r3, [r7, #8]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	371c      	adds	r7, #28
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	695b      	ldr	r3, [r3, #20]
 8009fdc:	f003 0301 	and.w	r3, r3, #1
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	370c      	adds	r7, #12
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b085      	sub	sp, #20
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	68fa      	ldr	r2, [r7, #12]
 800a002:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a006:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a00a:	f023 0307 	bic.w	r3, r3, #7
 800a00e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a01e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a022:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	3714      	adds	r7, #20
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr
	...

0800a034 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a034:	b480      	push	{r7}
 800a036:	b087      	sub	sp, #28
 800a038:	af00      	add	r7, sp, #0
 800a03a:	60f8      	str	r0, [r7, #12]
 800a03c:	460b      	mov	r3, r1
 800a03e:	607a      	str	r2, [r7, #4]
 800a040:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	333c      	adds	r3, #60	; 0x3c
 800a04a:	3304      	adds	r3, #4
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	4a26      	ldr	r2, [pc, #152]	; (800a0ec <USB_EP0_OutStart+0xb8>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d90a      	bls.n	800a06e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a064:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a068:	d101      	bne.n	800a06e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a06a:	2300      	movs	r3, #0
 800a06c:	e037      	b.n	800a0de <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a074:	461a      	mov	r2, r3
 800a076:	2300      	movs	r3, #0
 800a078:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	697a      	ldr	r2, [r7, #20]
 800a084:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a088:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a08c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a094:	691b      	ldr	r3, [r3, #16]
 800a096:	697a      	ldr	r2, [r7, #20]
 800a098:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a09c:	f043 0318 	orr.w	r3, r3, #24
 800a0a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0a8:	691b      	ldr	r3, [r3, #16]
 800a0aa:	697a      	ldr	r2, [r7, #20]
 800a0ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0b0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a0b4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a0b6:	7afb      	ldrb	r3, [r7, #11]
 800a0b8:	2b01      	cmp	r3, #1
 800a0ba:	d10f      	bne.n	800a0dc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	697a      	ldr	r2, [r7, #20]
 800a0d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0d6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a0da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a0dc:	2300      	movs	r3, #0
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	371c      	adds	r7, #28
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr
 800a0ea:	bf00      	nop
 800a0ec:	4f54300a 	.word	0x4f54300a

0800a0f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	3301      	adds	r3, #1
 800a100:	60fb      	str	r3, [r7, #12]
 800a102:	4a13      	ldr	r2, [pc, #76]	; (800a150 <USB_CoreReset+0x60>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d901      	bls.n	800a10c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800a108:	2303      	movs	r3, #3
 800a10a:	e01a      	b.n	800a142 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	691b      	ldr	r3, [r3, #16]
 800a110:	2b00      	cmp	r3, #0
 800a112:	daf3      	bge.n	800a0fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a114:	2300      	movs	r3, #0
 800a116:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	691b      	ldr	r3, [r3, #16]
 800a11c:	f043 0201 	orr.w	r2, r3, #1
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	3301      	adds	r3, #1
 800a128:	60fb      	str	r3, [r7, #12]
 800a12a:	4a09      	ldr	r2, [pc, #36]	; (800a150 <USB_CoreReset+0x60>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d901      	bls.n	800a134 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800a130:	2303      	movs	r3, #3
 800a132:	e006      	b.n	800a142 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	691b      	ldr	r3, [r3, #16]
 800a138:	f003 0301 	and.w	r3, r3, #1
 800a13c:	2b01      	cmp	r3, #1
 800a13e:	d0f1      	beq.n	800a124 <USB_CoreReset+0x34>

  return HAL_OK;
 800a140:	2300      	movs	r3, #0
}
 800a142:	4618      	mov	r0, r3
 800a144:	3714      	adds	r7, #20
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr
 800a14e:	bf00      	nop
 800a150:	00030d40 	.word	0x00030d40

0800a154 <SensorArray_Init>:
	0x0C,
	0x0E
};

void SensorArray_Init(I2C_HandleTypeDef *hI2CA, I2C_HandleTypeDef *hI2CB)
{
 800a154:	b480      	push	{r7}
 800a156:	b085      	sub	sp, #20
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CA_DeviceCount; u8Idx++)
 800a15e:	2300      	movs	r3, #0
 800a160:	73fb      	strb	r3, [r7, #15]
 800a162:	e024      	b.n	800a1ae <SensorArray_Init+0x5a>
	{
		kaSensorArrayDataA[u8Idx].hTranscieverHandle = hI2CA;
 800a164:	7bfa      	ldrb	r2, [r7, #15]
 800a166:	492c      	ldr	r1, [pc, #176]	; (800a218 <SensorArray_Init+0xc4>)
 800a168:	4613      	mov	r3, r2
 800a16a:	005b      	lsls	r3, r3, #1
 800a16c:	4413      	add	r3, r2
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	440b      	add	r3, r1
 800a172:	3304      	adds	r3, #4
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	601a      	str	r2, [r3, #0]
		kaSensorArrayDataA[u8Idx].u8Address = ((MCP9808_AddresLowerNibble << 4) + u8DeviceAddressListA[u8Idx]);
 800a178:	7bfb      	ldrb	r3, [r7, #15]
 800a17a:	4a28      	ldr	r2, [pc, #160]	; (800a21c <SensorArray_Init+0xc8>)
 800a17c:	5cd3      	ldrb	r3, [r2, r3]
 800a17e:	7bfa      	ldrb	r2, [r7, #15]
 800a180:	3330      	adds	r3, #48	; 0x30
 800a182:	b2d8      	uxtb	r0, r3
 800a184:	4924      	ldr	r1, [pc, #144]	; (800a218 <SensorArray_Init+0xc4>)
 800a186:	4613      	mov	r3, r2
 800a188:	005b      	lsls	r3, r3, #1
 800a18a:	4413      	add	r3, r2
 800a18c:	009b      	lsls	r3, r3, #2
 800a18e:	440b      	add	r3, r1
 800a190:	3301      	adds	r3, #1
 800a192:	4602      	mov	r2, r0
 800a194:	701a      	strb	r2, [r3, #0]
		kaSensorArrayDataA[u8Idx].bEnabled = true;
 800a196:	7bfa      	ldrb	r2, [r7, #15]
 800a198:	491f      	ldr	r1, [pc, #124]	; (800a218 <SensorArray_Init+0xc4>)
 800a19a:	4613      	mov	r3, r2
 800a19c:	005b      	lsls	r3, r3, #1
 800a19e:	4413      	add	r3, r2
 800a1a0:	009b      	lsls	r3, r3, #2
 800a1a2:	440b      	add	r3, r1
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	701a      	strb	r2, [r3, #0]
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CA_DeviceCount; u8Idx++)
 800a1a8:	7bfb      	ldrb	r3, [r7, #15]
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	73fb      	strb	r3, [r7, #15]
 800a1ae:	7bfb      	ldrb	r3, [r7, #15]
 800a1b0:	2b04      	cmp	r3, #4
 800a1b2:	d9d7      	bls.n	800a164 <SensorArray_Init+0x10>
	}
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CB_DeviceCount; u8Idx++)
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	73bb      	strb	r3, [r7, #14]
 800a1b8:	e024      	b.n	800a204 <SensorArray_Init+0xb0>
	{
		kaSensorArrayDataB[u8Idx].hTranscieverHandle = hI2CB;
 800a1ba:	7bba      	ldrb	r2, [r7, #14]
 800a1bc:	4918      	ldr	r1, [pc, #96]	; (800a220 <SensorArray_Init+0xcc>)
 800a1be:	4613      	mov	r3, r2
 800a1c0:	005b      	lsls	r3, r3, #1
 800a1c2:	4413      	add	r3, r2
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	440b      	add	r3, r1
 800a1c8:	3304      	adds	r3, #4
 800a1ca:	683a      	ldr	r2, [r7, #0]
 800a1cc:	601a      	str	r2, [r3, #0]
		kaSensorArrayDataB[u8Idx].u8Address = ((MCP9808_AddresLowerNibble << 4) + u8DeviceAddressListB[u8Idx]);
 800a1ce:	7bbb      	ldrb	r3, [r7, #14]
 800a1d0:	4a14      	ldr	r2, [pc, #80]	; (800a224 <SensorArray_Init+0xd0>)
 800a1d2:	5cd3      	ldrb	r3, [r2, r3]
 800a1d4:	7bba      	ldrb	r2, [r7, #14]
 800a1d6:	3330      	adds	r3, #48	; 0x30
 800a1d8:	b2d8      	uxtb	r0, r3
 800a1da:	4911      	ldr	r1, [pc, #68]	; (800a220 <SensorArray_Init+0xcc>)
 800a1dc:	4613      	mov	r3, r2
 800a1de:	005b      	lsls	r3, r3, #1
 800a1e0:	4413      	add	r3, r2
 800a1e2:	009b      	lsls	r3, r3, #2
 800a1e4:	440b      	add	r3, r1
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	701a      	strb	r2, [r3, #0]
		kaSensorArrayDataB[u8Idx].bEnabled = true;
 800a1ec:	7bba      	ldrb	r2, [r7, #14]
 800a1ee:	490c      	ldr	r1, [pc, #48]	; (800a220 <SensorArray_Init+0xcc>)
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	005b      	lsls	r3, r3, #1
 800a1f4:	4413      	add	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	440b      	add	r3, r1
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	701a      	strb	r2, [r3, #0]
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CB_DeviceCount; u8Idx++)
 800a1fe:	7bbb      	ldrb	r3, [r7, #14]
 800a200:	3301      	adds	r3, #1
 800a202:	73bb      	strb	r3, [r7, #14]
 800a204:	7bbb      	ldrb	r3, [r7, #14]
 800a206:	2b04      	cmp	r3, #4
 800a208:	d9d7      	bls.n	800a1ba <SensorArray_Init+0x66>
	}
}
 800a20a:	bf00      	nop
 800a20c:	bf00      	nop
 800a20e:	3714      	adds	r7, #20
 800a210:	46bd      	mov	sp, r7
 800a212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a216:	4770      	bx	lr
 800a218:	20000a30 	.word	0x20000a30
 800a21c:	08010fec 	.word	0x08010fec
 800a220:	20000a6c 	.word	0x20000a6c
 800a224:	08010ff4 	.word	0x08010ff4

0800a228 <MCP9808_Read>:
#include "../Sensors/TemperatureSensor_MCP9808.h"

#include "../Sensors/MCP9808_ArrayData.h"

void MCP9808_Read(TemperatureSensor_t *kSensor)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b084      	sub	sp, #16
 800a22c:	af02      	add	r7, sp, #8
 800a22e:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read_IT(kSensor->hTranscieverHandle, kSensor->u8Address, MCP9808_AddressAmbientTemperature, 1, kSensor->u16RawMeasurement, 2);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6858      	ldr	r0, [r3, #4]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	785b      	ldrb	r3, [r3, #1]
 800a238:	b299      	uxth	r1, r3
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	3308      	adds	r3, #8
 800a23e:	2202      	movs	r2, #2
 800a240:	9201      	str	r2, [sp, #4]
 800a242:	9300      	str	r3, [sp, #0]
 800a244:	2301      	movs	r3, #1
 800a246:	2205      	movs	r2, #5
 800a248:	f7f8 fb64 	bl	8002914 <HAL_I2C_Mem_Read_IT>
}
 800a24c:	bf00      	nop
 800a24e:	3708      	adds	r7, #8
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <MCP9808_DecodeTemperature>:


float MCP9808_DecodeTemperature(TemperatureSensor_t *kSensor)
{
 800a254:	b480      	push	{r7}
 800a256:	b087      	sub	sp, #28
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
	uint16_t u16FixedPointReadingLow = 0;
 800a25c:	2300      	movs	r3, #0
 800a25e:	827b      	strh	r3, [r7, #18]
	uint16_t u16FixedPointReadingHigh = 0;
 800a260:	2300      	movs	r3, #0
 800a262:	823b      	strh	r3, [r7, #16]
	uint16_t u16FixedPointReading = 0;
 800a264:	2300      	movs	r3, #0
 800a266:	81fb      	strh	r3, [r7, #14]
	bool bNegativeSign = false;
 800a268:	2300      	movs	r3, #0
 800a26a:	737b      	strb	r3, [r7, #13]
	float fResult = 0.0;
 800a26c:	f04f 0300 	mov.w	r3, #0
 800a270:	617b      	str	r3, [r7, #20]

	u16FixedPointReadingLow = ((uint16_t)(kSensor->u16RawMeasurement[0])) << 8;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	7a1b      	ldrb	r3, [r3, #8]
 800a276:	b29b      	uxth	r3, r3
 800a278:	021b      	lsls	r3, r3, #8
 800a27a:	827b      	strh	r3, [r7, #18]
	bNegativeSign = ( u16FixedPointReadingLow & 0x1000) && 0x1000;
 800a27c:	8a7b      	ldrh	r3, [r7, #18]
 800a27e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a282:	2b00      	cmp	r3, #0
 800a284:	bf14      	ite	ne
 800a286:	2301      	movne	r3, #1
 800a288:	2300      	moveq	r3, #0
 800a28a:	737b      	strb	r3, [r7, #13]
	u16FixedPointReadingLow = u16FixedPointReadingLow & (0x0FFF); // Mask to delete threshold data and sign
 800a28c:	8a7b      	ldrh	r3, [r7, #18]
 800a28e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a292:	827b      	strh	r3, [r7, #18]

	u16FixedPointReadingHigh = ((uint16_t)(kSensor->u16RawMeasurement[1]));
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	7a5b      	ldrb	r3, [r3, #9]
 800a298:	823b      	strh	r3, [r7, #16]
	u16FixedPointReading = u16FixedPointReadingLow + u16FixedPointReadingHigh;
 800a29a:	8a7a      	ldrh	r2, [r7, #18]
 800a29c:	8a3b      	ldrh	r3, [r7, #16]
 800a29e:	4413      	add	r3, r2
 800a2a0:	81fb      	strh	r3, [r7, #14]

	if (bNegativeSign)
 800a2a2:	7b7b      	ldrb	r3, [r7, #13]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d00d      	beq.n	800a2c4 <MCP9808_DecodeTemperature+0x70>
	{
		fResult = ((float)(u16FixedPointReading) / 16) * -1;
 800a2a8:	89fb      	ldrh	r3, [r7, #14]
 800a2aa:	ee07 3a90 	vmov	s15, r3
 800a2ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a2b2:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800a2b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a2ba:	eef1 7a67 	vneg.f32	s15, s15
 800a2be:	edc7 7a05 	vstr	s15, [r7, #20]
 800a2c2:	e00a      	b.n	800a2da <MCP9808_DecodeTemperature+0x86>
	}
	else
	{
		fResult = ((float)(u16FixedPointReading) / 16);
 800a2c4:	89fb      	ldrh	r3, [r7, #14]
 800a2c6:	ee07 3a90 	vmov	s15, r3
 800a2ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a2ce:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800a2d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a2d6:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return fResult;
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	ee07 3a90 	vmov	s15, r3
}
 800a2e0:	eeb0 0a67 	vmov.f32	s0, s15
 800a2e4:	371c      	adds	r7, #28
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ec:	4770      	bx	lr

0800a2ee <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a2ee:	b580      	push	{r7, lr}
 800a2f0:	b084      	sub	sp, #16
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a2fa:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a2fe:	f003 fda9 	bl	800de54 <USBD_static_malloc>
 800a302:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d105      	bne.n	800a316 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2200      	movs	r2, #0
 800a30e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800a312:	2302      	movs	r3, #2
 800a314:	e066      	b.n	800a3e4 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	68fa      	ldr	r2, [r7, #12]
 800a31a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	7c1b      	ldrb	r3, [r3, #16]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d119      	bne.n	800a35a <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a326:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a32a:	2202      	movs	r2, #2
 800a32c:	2181      	movs	r1, #129	; 0x81
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f003 fc6d 	bl	800dc0e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2201      	movs	r2, #1
 800a338:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a33a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a33e:	2202      	movs	r2, #2
 800a340:	2101      	movs	r1, #1
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f003 fc63 	bl	800dc0e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2201      	movs	r2, #1
 800a34c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2210      	movs	r2, #16
 800a354:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800a358:	e016      	b.n	800a388 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a35a:	2340      	movs	r3, #64	; 0x40
 800a35c:	2202      	movs	r2, #2
 800a35e:	2181      	movs	r1, #129	; 0x81
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f003 fc54 	bl	800dc0e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2201      	movs	r2, #1
 800a36a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a36c:	2340      	movs	r3, #64	; 0x40
 800a36e:	2202      	movs	r2, #2
 800a370:	2101      	movs	r1, #1
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f003 fc4b 	bl	800dc0e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2210      	movs	r2, #16
 800a384:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a388:	2308      	movs	r3, #8
 800a38a:	2203      	movs	r2, #3
 800a38c:	2182      	movs	r1, #130	; 0x82
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f003 fc3d 	bl	800dc0e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	7c1b      	ldrb	r3, [r3, #16]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d109      	bne.n	800a3d2 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a3c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a3c8:	2101      	movs	r1, #1
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f003 fd0e 	bl	800ddec <USBD_LL_PrepareReceive>
 800a3d0:	e007      	b.n	800a3e2 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a3d8:	2340      	movs	r3, #64	; 0x40
 800a3da:	2101      	movs	r1, #1
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f003 fd05 	bl	800ddec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a3e2:	2300      	movs	r3, #0
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3710      	adds	r7, #16
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b082      	sub	sp, #8
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a3f8:	2181      	movs	r1, #129	; 0x81
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f003 fc2d 	bl	800dc5a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2200      	movs	r2, #0
 800a404:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a406:	2101      	movs	r1, #1
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f003 fc26 	bl	800dc5a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2200      	movs	r2, #0
 800a412:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a416:	2182      	movs	r1, #130	; 0x82
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f003 fc1e 	bl	800dc5a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2200      	movs	r2, #0
 800a422:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2200      	movs	r2, #0
 800a42a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a434:	2b00      	cmp	r3, #0
 800a436:	d00e      	beq.n	800a456 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a448:	4618      	mov	r0, r3
 800a44a:	f003 fd11 	bl	800de70 <USBD_static_free>
    pdev->pClassData = NULL;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2200      	movs	r2, #0
 800a452:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a456:	2300      	movs	r3, #0
}
 800a458:	4618      	mov	r0, r3
 800a45a:	3708      	adds	r7, #8
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b086      	sub	sp, #24
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a470:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a472:	2300      	movs	r3, #0
 800a474:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a476:	2300      	movs	r3, #0
 800a478:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a47a:	2300      	movs	r3, #0
 800a47c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d101      	bne.n	800a488 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a484:	2303      	movs	r3, #3
 800a486:	e0af      	b.n	800a5e8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a490:	2b00      	cmp	r3, #0
 800a492:	d03f      	beq.n	800a514 <USBD_CDC_Setup+0xb4>
 800a494:	2b20      	cmp	r3, #32
 800a496:	f040 809f 	bne.w	800a5d8 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	88db      	ldrh	r3, [r3, #6]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d02e      	beq.n	800a500 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	781b      	ldrb	r3, [r3, #0]
 800a4a6:	b25b      	sxtb	r3, r3
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	da16      	bge.n	800a4da <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	683a      	ldr	r2, [r7, #0]
 800a4b6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800a4b8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a4ba:	683a      	ldr	r2, [r7, #0]
 800a4bc:	88d2      	ldrh	r2, [r2, #6]
 800a4be:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	88db      	ldrh	r3, [r3, #6]
 800a4c4:	2b07      	cmp	r3, #7
 800a4c6:	bf28      	it	cs
 800a4c8:	2307      	movcs	r3, #7
 800a4ca:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	89fa      	ldrh	r2, [r7, #14]
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f001 fb19 	bl	800bb0a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800a4d8:	e085      	b.n	800a5e6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	785a      	ldrb	r2, [r3, #1]
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	88db      	ldrh	r3, [r3, #6]
 800a4e8:	b2da      	uxtb	r2, r3
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a4f0:	6939      	ldr	r1, [r7, #16]
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	88db      	ldrh	r3, [r3, #6]
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f001 fb32 	bl	800bb62 <USBD_CtlPrepareRx>
      break;
 800a4fe:	e072      	b.n	800a5e6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a506:	689b      	ldr	r3, [r3, #8]
 800a508:	683a      	ldr	r2, [r7, #0]
 800a50a:	7850      	ldrb	r0, [r2, #1]
 800a50c:	2200      	movs	r2, #0
 800a50e:	6839      	ldr	r1, [r7, #0]
 800a510:	4798      	blx	r3
      break;
 800a512:	e068      	b.n	800a5e6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	785b      	ldrb	r3, [r3, #1]
 800a518:	2b0b      	cmp	r3, #11
 800a51a:	d852      	bhi.n	800a5c2 <USBD_CDC_Setup+0x162>
 800a51c:	a201      	add	r2, pc, #4	; (adr r2, 800a524 <USBD_CDC_Setup+0xc4>)
 800a51e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a522:	bf00      	nop
 800a524:	0800a555 	.word	0x0800a555
 800a528:	0800a5d1 	.word	0x0800a5d1
 800a52c:	0800a5c3 	.word	0x0800a5c3
 800a530:	0800a5c3 	.word	0x0800a5c3
 800a534:	0800a5c3 	.word	0x0800a5c3
 800a538:	0800a5c3 	.word	0x0800a5c3
 800a53c:	0800a5c3 	.word	0x0800a5c3
 800a540:	0800a5c3 	.word	0x0800a5c3
 800a544:	0800a5c3 	.word	0x0800a5c3
 800a548:	0800a5c3 	.word	0x0800a5c3
 800a54c:	0800a57f 	.word	0x0800a57f
 800a550:	0800a5a9 	.word	0x0800a5a9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a55a:	b2db      	uxtb	r3, r3
 800a55c:	2b03      	cmp	r3, #3
 800a55e:	d107      	bne.n	800a570 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a560:	f107 030a 	add.w	r3, r7, #10
 800a564:	2202      	movs	r2, #2
 800a566:	4619      	mov	r1, r3
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f001 face 	bl	800bb0a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a56e:	e032      	b.n	800a5d6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a570:	6839      	ldr	r1, [r7, #0]
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f001 fa58 	bl	800ba28 <USBD_CtlError>
            ret = USBD_FAIL;
 800a578:	2303      	movs	r3, #3
 800a57a:	75fb      	strb	r3, [r7, #23]
          break;
 800a57c:	e02b      	b.n	800a5d6 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a584:	b2db      	uxtb	r3, r3
 800a586:	2b03      	cmp	r3, #3
 800a588:	d107      	bne.n	800a59a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a58a:	f107 030d 	add.w	r3, r7, #13
 800a58e:	2201      	movs	r2, #1
 800a590:	4619      	mov	r1, r3
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f001 fab9 	bl	800bb0a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a598:	e01d      	b.n	800a5d6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a59a:	6839      	ldr	r1, [r7, #0]
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f001 fa43 	bl	800ba28 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5a2:	2303      	movs	r3, #3
 800a5a4:	75fb      	strb	r3, [r7, #23]
          break;
 800a5a6:	e016      	b.n	800a5d6 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5ae:	b2db      	uxtb	r3, r3
 800a5b0:	2b03      	cmp	r3, #3
 800a5b2:	d00f      	beq.n	800a5d4 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800a5b4:	6839      	ldr	r1, [r7, #0]
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f001 fa36 	bl	800ba28 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5bc:	2303      	movs	r3, #3
 800a5be:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a5c0:	e008      	b.n	800a5d4 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a5c2:	6839      	ldr	r1, [r7, #0]
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f001 fa2f 	bl	800ba28 <USBD_CtlError>
          ret = USBD_FAIL;
 800a5ca:	2303      	movs	r3, #3
 800a5cc:	75fb      	strb	r3, [r7, #23]
          break;
 800a5ce:	e002      	b.n	800a5d6 <USBD_CDC_Setup+0x176>
          break;
 800a5d0:	bf00      	nop
 800a5d2:	e008      	b.n	800a5e6 <USBD_CDC_Setup+0x186>
          break;
 800a5d4:	bf00      	nop
      }
      break;
 800a5d6:	e006      	b.n	800a5e6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800a5d8:	6839      	ldr	r1, [r7, #0]
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f001 fa24 	bl	800ba28 <USBD_CtlError>
      ret = USBD_FAIL;
 800a5e0:	2303      	movs	r3, #3
 800a5e2:	75fb      	strb	r3, [r7, #23]
      break;
 800a5e4:	bf00      	nop
  }

  return (uint8_t)ret;
 800a5e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3718      	adds	r7, #24
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b084      	sub	sp, #16
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a602:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d101      	bne.n	800a612 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a60e:	2303      	movs	r3, #3
 800a610:	e04f      	b.n	800a6b2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a618:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a61a:	78fa      	ldrb	r2, [r7, #3]
 800a61c:	6879      	ldr	r1, [r7, #4]
 800a61e:	4613      	mov	r3, r2
 800a620:	009b      	lsls	r3, r3, #2
 800a622:	4413      	add	r3, r2
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	440b      	add	r3, r1
 800a628:	3318      	adds	r3, #24
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d029      	beq.n	800a684 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a630:	78fa      	ldrb	r2, [r7, #3]
 800a632:	6879      	ldr	r1, [r7, #4]
 800a634:	4613      	mov	r3, r2
 800a636:	009b      	lsls	r3, r3, #2
 800a638:	4413      	add	r3, r2
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	440b      	add	r3, r1
 800a63e:	3318      	adds	r3, #24
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	78f9      	ldrb	r1, [r7, #3]
 800a644:	68f8      	ldr	r0, [r7, #12]
 800a646:	460b      	mov	r3, r1
 800a648:	00db      	lsls	r3, r3, #3
 800a64a:	1a5b      	subs	r3, r3, r1
 800a64c:	009b      	lsls	r3, r3, #2
 800a64e:	4403      	add	r3, r0
 800a650:	3344      	adds	r3, #68	; 0x44
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	fbb2 f1f3 	udiv	r1, r2, r3
 800a658:	fb03 f301 	mul.w	r3, r3, r1
 800a65c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d110      	bne.n	800a684 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800a662:	78fa      	ldrb	r2, [r7, #3]
 800a664:	6879      	ldr	r1, [r7, #4]
 800a666:	4613      	mov	r3, r2
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	4413      	add	r3, r2
 800a66c:	009b      	lsls	r3, r3, #2
 800a66e:	440b      	add	r3, r1
 800a670:	3318      	adds	r3, #24
 800a672:	2200      	movs	r2, #0
 800a674:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a676:	78f9      	ldrb	r1, [r7, #3]
 800a678:	2300      	movs	r3, #0
 800a67a:	2200      	movs	r2, #0
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f003 fb94 	bl	800ddaa <USBD_LL_Transmit>
 800a682:	e015      	b.n	800a6b0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	2200      	movs	r2, #0
 800a688:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d00b      	beq.n	800a6b0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a69e:	691b      	ldr	r3, [r3, #16]
 800a6a0:	68ba      	ldr	r2, [r7, #8]
 800a6a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800a6a6:	68ba      	ldr	r2, [r7, #8]
 800a6a8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800a6ac:	78fa      	ldrb	r2, [r7, #3]
 800a6ae:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a6b0:	2300      	movs	r3, #0
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3710      	adds	r7, #16
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}

0800a6ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a6ba:	b580      	push	{r7, lr}
 800a6bc:	b084      	sub	sp, #16
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	6078      	str	r0, [r7, #4]
 800a6c2:	460b      	mov	r3, r1
 800a6c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a6cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d101      	bne.n	800a6dc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a6d8:	2303      	movs	r3, #3
 800a6da:	e015      	b.n	800a708 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a6dc:	78fb      	ldrb	r3, [r7, #3]
 800a6de:	4619      	mov	r1, r3
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f003 fba4 	bl	800de2e <USBD_LL_GetRxDataSize>
 800a6e6:	4602      	mov	r2, r0
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a6f4:	68db      	ldr	r3, [r3, #12]
 800a6f6:	68fa      	ldr	r2, [r7, #12]
 800a6f8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a702:	4611      	mov	r1, r2
 800a704:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a706:	2300      	movs	r3, #0
}
 800a708:	4618      	mov	r0, r3
 800a70a:	3710      	adds	r7, #16
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bd80      	pop	{r7, pc}

0800a710 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a71e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d101      	bne.n	800a72a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a726:	2303      	movs	r3, #3
 800a728:	e01b      	b.n	800a762 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a730:	2b00      	cmp	r3, #0
 800a732:	d015      	beq.n	800a760 <USBD_CDC_EP0_RxReady+0x50>
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a73a:	2bff      	cmp	r3, #255	; 0xff
 800a73c:	d010      	beq.n	800a760 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a744:	689b      	ldr	r3, [r3, #8]
 800a746:	68fa      	ldr	r2, [r7, #12]
 800a748:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800a74c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a74e:	68fa      	ldr	r2, [r7, #12]
 800a750:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a754:	b292      	uxth	r2, r2
 800a756:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	22ff      	movs	r2, #255	; 0xff
 800a75c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a760:	2300      	movs	r3, #0
}
 800a762:	4618      	mov	r0, r3
 800a764:	3710      	adds	r7, #16
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
	...

0800a76c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b083      	sub	sp, #12
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2243      	movs	r2, #67	; 0x43
 800a778:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a77a:	4b03      	ldr	r3, [pc, #12]	; (800a788 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	370c      	adds	r7, #12
 800a780:	46bd      	mov	sp, r7
 800a782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a786:	4770      	bx	lr
 800a788:	20000090 	.word	0x20000090

0800a78c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2243      	movs	r2, #67	; 0x43
 800a798:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a79a:	4b03      	ldr	r3, [pc, #12]	; (800a7a8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	2000004c 	.word	0x2000004c

0800a7ac <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b083      	sub	sp, #12
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2243      	movs	r2, #67	; 0x43
 800a7b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a7ba:	4b03      	ldr	r3, [pc, #12]	; (800a7c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	370c      	adds	r7, #12
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr
 800a7c8:	200000d4 	.word	0x200000d4

0800a7cc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	220a      	movs	r2, #10
 800a7d8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a7da:	4b03      	ldr	r3, [pc, #12]	; (800a7e8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	370c      	adds	r7, #12
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr
 800a7e8:	20000008 	.word	0x20000008

0800a7ec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b083      	sub	sp, #12
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d101      	bne.n	800a800 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a7fc:	2303      	movs	r3, #3
 800a7fe:	e004      	b.n	800a80a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	683a      	ldr	r2, [r7, #0]
 800a804:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800a808:	2300      	movs	r3, #0
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	370c      	adds	r7, #12
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr

0800a816 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a816:	b480      	push	{r7}
 800a818:	b087      	sub	sp, #28
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	60f8      	str	r0, [r7, #12]
 800a81e:	60b9      	str	r1, [r7, #8]
 800a820:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a828:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d101      	bne.n	800a834 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a830:	2303      	movs	r3, #3
 800a832:	e008      	b.n	800a846 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	68ba      	ldr	r2, [r7, #8]
 800a838:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a83c:	697b      	ldr	r3, [r7, #20]
 800a83e:	687a      	ldr	r2, [r7, #4]
 800a840:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800a844:	2300      	movs	r3, #0
}
 800a846:	4618      	mov	r0, r3
 800a848:	371c      	adds	r7, #28
 800a84a:	46bd      	mov	sp, r7
 800a84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a850:	4770      	bx	lr

0800a852 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a852:	b480      	push	{r7}
 800a854:	b085      	sub	sp, #20
 800a856:	af00      	add	r7, sp, #0
 800a858:	6078      	str	r0, [r7, #4]
 800a85a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a862:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a86a:	2303      	movs	r3, #3
 800a86c:	e004      	b.n	800a878 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	683a      	ldr	r2, [r7, #0]
 800a872:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3714      	adds	r7, #20
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a892:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a894:	2301      	movs	r3, #1
 800a896:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d101      	bne.n	800a8a6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a8a2:	2303      	movs	r3, #3
 800a8a4:	e01a      	b.n	800a8dc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d114      	bne.n	800a8da <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	2201      	movs	r2, #1
 800a8b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a8ce:	2181      	movs	r1, #129	; 0x81
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f003 fa6a 	bl	800ddaa <USBD_LL_Transmit>

    ret = USBD_OK;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a8da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3710      	adds	r7, #16
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a8f2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d101      	bne.n	800a902 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a8fe:	2303      	movs	r3, #3
 800a900:	e016      	b.n	800a930 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	7c1b      	ldrb	r3, [r3, #16]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d109      	bne.n	800a91e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a910:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a914:	2101      	movs	r1, #1
 800a916:	6878      	ldr	r0, [r7, #4]
 800a918:	f003 fa68 	bl	800ddec <USBD_LL_PrepareReceive>
 800a91c:	e007      	b.n	800a92e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a924:	2340      	movs	r3, #64	; 0x40
 800a926:	2101      	movs	r1, #1
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f003 fa5f 	bl	800ddec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a92e:	2300      	movs	r3, #0
}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b086      	sub	sp, #24
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	4613      	mov	r3, r2
 800a944:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d101      	bne.n	800a950 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a94c:	2303      	movs	r3, #3
 800a94e:	e01f      	b.n	800a990 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	2200      	movs	r2, #0
 800a954:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2200      	movs	r2, #0
 800a95c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	2200      	movs	r2, #0
 800a964:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d003      	beq.n	800a976 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2201      	movs	r2, #1
 800a97a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	79fa      	ldrb	r2, [r7, #7]
 800a982:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a984:	68f8      	ldr	r0, [r7, #12]
 800a986:	f003 f8db 	bl	800db40 <USBD_LL_Init>
 800a98a:	4603      	mov	r3, r0
 800a98c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a98e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3718      	adds	r7, #24
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d101      	bne.n	800a9b0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a9ac:	2303      	movs	r3, #3
 800a9ae:	e016      	b.n	800a9de <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	683a      	ldr	r2, [r7, #0]
 800a9b4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d00b      	beq.n	800a9dc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9cc:	f107 020e 	add.w	r2, r7, #14
 800a9d0:	4610      	mov	r0, r2
 800a9d2:	4798      	blx	r3
 800a9d4:	4602      	mov	r2, r0
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a9dc:	2300      	movs	r3, #0
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3710      	adds	r7, #16
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}

0800a9e6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a9e6:	b580      	push	{r7, lr}
 800a9e8:	b082      	sub	sp, #8
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f003 f8f2 	bl	800dbd8 <USBD_LL_Start>
 800a9f4:	4603      	mov	r3, r0
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3708      	adds	r7, #8
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}

0800a9fe <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a9fe:	b480      	push	{r7}
 800aa00:	b083      	sub	sp, #12
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aa06:	2300      	movs	r3, #0
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	370c      	adds	r7, #12
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa12:	4770      	bx	lr

0800aa14 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b084      	sub	sp, #16
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	460b      	mov	r3, r1
 800aa1e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800aa20:	2303      	movs	r3, #3
 800aa22:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d009      	beq.n	800aa42 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	78fa      	ldrb	r2, [r7, #3]
 800aa38:	4611      	mov	r1, r2
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	4798      	blx	r3
 800aa3e:	4603      	mov	r3, r0
 800aa40:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800aa42:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	3710      	adds	r7, #16
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bd80      	pop	{r7, pc}

0800aa4c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b082      	sub	sp, #8
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
 800aa54:	460b      	mov	r3, r1
 800aa56:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d007      	beq.n	800aa72 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	78fa      	ldrb	r2, [r7, #3]
 800aa6c:	4611      	mov	r1, r2
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	4798      	blx	r3
  }

  return USBD_OK;
 800aa72:	2300      	movs	r3, #0
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	3708      	adds	r7, #8
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aa8c:	6839      	ldr	r1, [r7, #0]
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f000 ff90 	bl	800b9b4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2201      	movs	r2, #1
 800aa98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800aaa2:	461a      	mov	r2, r3
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800aab0:	f003 031f 	and.w	r3, r3, #31
 800aab4:	2b02      	cmp	r3, #2
 800aab6:	d01a      	beq.n	800aaee <USBD_LL_SetupStage+0x72>
 800aab8:	2b02      	cmp	r3, #2
 800aaba:	d822      	bhi.n	800ab02 <USBD_LL_SetupStage+0x86>
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d002      	beq.n	800aac6 <USBD_LL_SetupStage+0x4a>
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	d00a      	beq.n	800aada <USBD_LL_SetupStage+0x5e>
 800aac4:	e01d      	b.n	800ab02 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aacc:	4619      	mov	r1, r3
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f000 fa62 	bl	800af98 <USBD_StdDevReq>
 800aad4:	4603      	mov	r3, r0
 800aad6:	73fb      	strb	r3, [r7, #15]
      break;
 800aad8:	e020      	b.n	800ab1c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aae0:	4619      	mov	r1, r3
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f000 fac6 	bl	800b074 <USBD_StdItfReq>
 800aae8:	4603      	mov	r3, r0
 800aaea:	73fb      	strb	r3, [r7, #15]
      break;
 800aaec:	e016      	b.n	800ab1c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aaf4:	4619      	mov	r1, r3
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 fb05 	bl	800b106 <USBD_StdEPReq>
 800aafc:	4603      	mov	r3, r0
 800aafe:	73fb      	strb	r3, [r7, #15]
      break;
 800ab00:	e00c      	b.n	800ab1c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ab08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ab0c:	b2db      	uxtb	r3, r3
 800ab0e:	4619      	mov	r1, r3
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f003 f8c1 	bl	800dc98 <USBD_LL_StallEP>
 800ab16:	4603      	mov	r3, r0
 800ab18:	73fb      	strb	r3, [r7, #15]
      break;
 800ab1a:	bf00      	nop
  }

  return ret;
 800ab1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3710      	adds	r7, #16
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}

0800ab26 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ab26:	b580      	push	{r7, lr}
 800ab28:	b086      	sub	sp, #24
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	60f8      	str	r0, [r7, #12]
 800ab2e:	460b      	mov	r3, r1
 800ab30:	607a      	str	r2, [r7, #4]
 800ab32:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ab34:	7afb      	ldrb	r3, [r7, #11]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d138      	bne.n	800abac <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ab40:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ab48:	2b03      	cmp	r3, #3
 800ab4a:	d14a      	bne.n	800abe2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	689a      	ldr	r2, [r3, #8]
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	68db      	ldr	r3, [r3, #12]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d913      	bls.n	800ab80 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	689a      	ldr	r2, [r3, #8]
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	68db      	ldr	r3, [r3, #12]
 800ab60:	1ad2      	subs	r2, r2, r3
 800ab62:	693b      	ldr	r3, [r7, #16]
 800ab64:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	68da      	ldr	r2, [r3, #12]
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	689b      	ldr	r3, [r3, #8]
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	bf28      	it	cs
 800ab72:	4613      	movcs	r3, r2
 800ab74:	461a      	mov	r2, r3
 800ab76:	6879      	ldr	r1, [r7, #4]
 800ab78:	68f8      	ldr	r0, [r7, #12]
 800ab7a:	f001 f80f 	bl	800bb9c <USBD_CtlContinueRx>
 800ab7e:	e030      	b.n	800abe2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab86:	b2db      	uxtb	r3, r3
 800ab88:	2b03      	cmp	r3, #3
 800ab8a:	d10b      	bne.n	800aba4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab92:	691b      	ldr	r3, [r3, #16]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d005      	beq.n	800aba4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab9e:	691b      	ldr	r3, [r3, #16]
 800aba0:	68f8      	ldr	r0, [r7, #12]
 800aba2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800aba4:	68f8      	ldr	r0, [r7, #12]
 800aba6:	f001 f80a 	bl	800bbbe <USBD_CtlSendStatus>
 800abaa:	e01a      	b.n	800abe2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abb2:	b2db      	uxtb	r3, r3
 800abb4:	2b03      	cmp	r3, #3
 800abb6:	d114      	bne.n	800abe2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abbe:	699b      	ldr	r3, [r3, #24]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d00e      	beq.n	800abe2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abca:	699b      	ldr	r3, [r3, #24]
 800abcc:	7afa      	ldrb	r2, [r7, #11]
 800abce:	4611      	mov	r1, r2
 800abd0:	68f8      	ldr	r0, [r7, #12]
 800abd2:	4798      	blx	r3
 800abd4:	4603      	mov	r3, r0
 800abd6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800abd8:	7dfb      	ldrb	r3, [r7, #23]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d001      	beq.n	800abe2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800abde:	7dfb      	ldrb	r3, [r7, #23]
 800abe0:	e000      	b.n	800abe4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800abe2:	2300      	movs	r3, #0
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3718      	adds	r7, #24
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b086      	sub	sp, #24
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	60f8      	str	r0, [r7, #12]
 800abf4:	460b      	mov	r3, r1
 800abf6:	607a      	str	r2, [r7, #4]
 800abf8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800abfa:	7afb      	ldrb	r3, [r7, #11]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d16b      	bne.n	800acd8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	3314      	adds	r3, #20
 800ac04:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ac0c:	2b02      	cmp	r3, #2
 800ac0e:	d156      	bne.n	800acbe <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	689a      	ldr	r2, [r3, #8]
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	68db      	ldr	r3, [r3, #12]
 800ac18:	429a      	cmp	r2, r3
 800ac1a:	d914      	bls.n	800ac46 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	689a      	ldr	r2, [r3, #8]
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	68db      	ldr	r3, [r3, #12]
 800ac24:	1ad2      	subs	r2, r2, r3
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	461a      	mov	r2, r3
 800ac30:	6879      	ldr	r1, [r7, #4]
 800ac32:	68f8      	ldr	r0, [r7, #12]
 800ac34:	f000 ff84 	bl	800bb40 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac38:	2300      	movs	r3, #0
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	2100      	movs	r1, #0
 800ac3e:	68f8      	ldr	r0, [r7, #12]
 800ac40:	f003 f8d4 	bl	800ddec <USBD_LL_PrepareReceive>
 800ac44:	e03b      	b.n	800acbe <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ac46:	693b      	ldr	r3, [r7, #16]
 800ac48:	68da      	ldr	r2, [r3, #12]
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	689b      	ldr	r3, [r3, #8]
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d11c      	bne.n	800ac8c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	685a      	ldr	r2, [r3, #4]
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d316      	bcc.n	800ac8c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ac5e:	693b      	ldr	r3, [r7, #16]
 800ac60:	685a      	ldr	r2, [r3, #4]
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d20f      	bcs.n	800ac8c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	2100      	movs	r1, #0
 800ac70:	68f8      	ldr	r0, [r7, #12]
 800ac72:	f000 ff65 	bl	800bb40 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac7e:	2300      	movs	r3, #0
 800ac80:	2200      	movs	r2, #0
 800ac82:	2100      	movs	r1, #0
 800ac84:	68f8      	ldr	r0, [r7, #12]
 800ac86:	f003 f8b1 	bl	800ddec <USBD_LL_PrepareReceive>
 800ac8a:	e018      	b.n	800acbe <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	2b03      	cmp	r3, #3
 800ac96:	d10b      	bne.n	800acb0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac9e:	68db      	ldr	r3, [r3, #12]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d005      	beq.n	800acb0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	68f8      	ldr	r0, [r7, #12]
 800acae:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800acb0:	2180      	movs	r1, #128	; 0x80
 800acb2:	68f8      	ldr	r0, [r7, #12]
 800acb4:	f002 fff0 	bl	800dc98 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800acb8:	68f8      	ldr	r0, [r7, #12]
 800acba:	f000 ff93 	bl	800bbe4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d122      	bne.n	800ad0e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800acc8:	68f8      	ldr	r0, [r7, #12]
 800acca:	f7ff fe98 	bl	800a9fe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2200      	movs	r2, #0
 800acd2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800acd6:	e01a      	b.n	800ad0e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	2b03      	cmp	r3, #3
 800ace2:	d114      	bne.n	800ad0e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acea:	695b      	ldr	r3, [r3, #20]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d00e      	beq.n	800ad0e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acf6:	695b      	ldr	r3, [r3, #20]
 800acf8:	7afa      	ldrb	r2, [r7, #11]
 800acfa:	4611      	mov	r1, r2
 800acfc:	68f8      	ldr	r0, [r7, #12]
 800acfe:	4798      	blx	r3
 800ad00:	4603      	mov	r3, r0
 800ad02:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ad04:	7dfb      	ldrb	r3, [r7, #23]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d001      	beq.n	800ad0e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ad0a:	7dfb      	ldrb	r3, [r7, #23]
 800ad0c:	e000      	b.n	800ad10 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ad0e:	2300      	movs	r3, #0
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	3718      	adds	r7, #24
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}

0800ad18 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b082      	sub	sp, #8
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2201      	movs	r2, #1
 800ad24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d101      	bne.n	800ad4c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800ad48:	2303      	movs	r3, #3
 800ad4a:	e02f      	b.n	800adac <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d00f      	beq.n	800ad76 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d009      	beq.n	800ad76 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	687a      	ldr	r2, [r7, #4]
 800ad6c:	6852      	ldr	r2, [r2, #4]
 800ad6e:	b2d2      	uxtb	r2, r2
 800ad70:	4611      	mov	r1, r2
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad76:	2340      	movs	r3, #64	; 0x40
 800ad78:	2200      	movs	r2, #0
 800ad7a:	2100      	movs	r1, #0
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f002 ff46 	bl	800dc0e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2201      	movs	r2, #1
 800ad86:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2240      	movs	r2, #64	; 0x40
 800ad8e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad92:	2340      	movs	r3, #64	; 0x40
 800ad94:	2200      	movs	r2, #0
 800ad96:	2180      	movs	r1, #128	; 0x80
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f002 ff38 	bl	800dc0e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2201      	movs	r2, #1
 800ada2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2240      	movs	r2, #64	; 0x40
 800ada8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800adaa:	2300      	movs	r3, #0
}
 800adac:	4618      	mov	r0, r3
 800adae:	3708      	adds	r7, #8
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}

0800adb4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
 800adbc:	460b      	mov	r3, r1
 800adbe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	78fa      	ldrb	r2, [r7, #3]
 800adc4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800adc6:	2300      	movs	r3, #0
}
 800adc8:	4618      	mov	r0, r3
 800adca:	370c      	adds	r7, #12
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ade2:	b2da      	uxtb	r2, r3
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2204      	movs	r2, #4
 800adee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800adf2:	2300      	movs	r3, #0
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	370c      	adds	r7, #12
 800adf8:	46bd      	mov	sp, r7
 800adfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfe:	4770      	bx	lr

0800ae00 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ae00:	b480      	push	{r7}
 800ae02:	b083      	sub	sp, #12
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae0e:	b2db      	uxtb	r3, r3
 800ae10:	2b04      	cmp	r3, #4
 800ae12:	d106      	bne.n	800ae22 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800ae1a:	b2da      	uxtb	r2, r3
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ae22:	2300      	movs	r3, #0
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	370c      	adds	r7, #12
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2e:	4770      	bx	lr

0800ae30 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b082      	sub	sp, #8
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d101      	bne.n	800ae46 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ae42:	2303      	movs	r3, #3
 800ae44:	e012      	b.n	800ae6c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	2b03      	cmp	r3, #3
 800ae50:	d10b      	bne.n	800ae6a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae58:	69db      	ldr	r3, [r3, #28]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d005      	beq.n	800ae6a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae64:	69db      	ldr	r3, [r3, #28]
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3708      	adds	r7, #8
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b082      	sub	sp, #8
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
 800ae7c:	460b      	mov	r3, r1
 800ae7e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d101      	bne.n	800ae8e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800ae8a:	2303      	movs	r3, #3
 800ae8c:	e014      	b.n	800aeb8 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	2b03      	cmp	r3, #3
 800ae98:	d10d      	bne.n	800aeb6 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aea0:	6a1b      	ldr	r3, [r3, #32]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d007      	beq.n	800aeb6 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aeac:	6a1b      	ldr	r3, [r3, #32]
 800aeae:	78fa      	ldrb	r2, [r7, #3]
 800aeb0:	4611      	mov	r1, r2
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3708      	adds	r7, #8
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
 800aec8:	460b      	mov	r3, r1
 800aeca:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d101      	bne.n	800aeda <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800aed6:	2303      	movs	r3, #3
 800aed8:	e014      	b.n	800af04 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	2b03      	cmp	r3, #3
 800aee4:	d10d      	bne.n	800af02 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aeec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d007      	beq.n	800af02 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aefa:	78fa      	ldrb	r2, [r7, #3]
 800aefc:	4611      	mov	r1, r2
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800af02:	2300      	movs	r3, #0
}
 800af04:	4618      	mov	r0, r3
 800af06:	3708      	adds	r7, #8
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}

0800af0c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800af0c:	b480      	push	{r7}
 800af0e:	b083      	sub	sp, #12
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800af14:	2300      	movs	r3, #0
}
 800af16:	4618      	mov	r0, r3
 800af18:	370c      	adds	r7, #12
 800af1a:	46bd      	mov	sp, r7
 800af1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af20:	4770      	bx	lr

0800af22 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800af22:	b580      	push	{r7, lr}
 800af24:	b082      	sub	sp, #8
 800af26:	af00      	add	r7, sp, #0
 800af28:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2201      	movs	r2, #1
 800af2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d009      	beq.n	800af50 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	6852      	ldr	r2, [r2, #4]
 800af48:	b2d2      	uxtb	r2, r2
 800af4a:	4611      	mov	r1, r2
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	4798      	blx	r3
  }

  return USBD_OK;
 800af50:	2300      	movs	r3, #0
}
 800af52:	4618      	mov	r0, r3
 800af54:	3708      	adds	r7, #8
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}

0800af5a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800af5a:	b480      	push	{r7}
 800af5c:	b087      	sub	sp, #28
 800af5e:	af00      	add	r7, sp, #0
 800af60:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	3301      	adds	r3, #1
 800af70:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800af78:	8a3b      	ldrh	r3, [r7, #16]
 800af7a:	021b      	lsls	r3, r3, #8
 800af7c:	b21a      	sxth	r2, r3
 800af7e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800af82:	4313      	orrs	r3, r2
 800af84:	b21b      	sxth	r3, r3
 800af86:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800af88:	89fb      	ldrh	r3, [r7, #14]
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	371c      	adds	r7, #28
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr
	...

0800af98 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b084      	sub	sp, #16
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800afa2:	2300      	movs	r3, #0
 800afa4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800afae:	2b40      	cmp	r3, #64	; 0x40
 800afb0:	d005      	beq.n	800afbe <USBD_StdDevReq+0x26>
 800afb2:	2b40      	cmp	r3, #64	; 0x40
 800afb4:	d853      	bhi.n	800b05e <USBD_StdDevReq+0xc6>
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d00b      	beq.n	800afd2 <USBD_StdDevReq+0x3a>
 800afba:	2b20      	cmp	r3, #32
 800afbc:	d14f      	bne.n	800b05e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afc4:	689b      	ldr	r3, [r3, #8]
 800afc6:	6839      	ldr	r1, [r7, #0]
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	4798      	blx	r3
 800afcc:	4603      	mov	r3, r0
 800afce:	73fb      	strb	r3, [r7, #15]
      break;
 800afd0:	e04a      	b.n	800b068 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	785b      	ldrb	r3, [r3, #1]
 800afd6:	2b09      	cmp	r3, #9
 800afd8:	d83b      	bhi.n	800b052 <USBD_StdDevReq+0xba>
 800afda:	a201      	add	r2, pc, #4	; (adr r2, 800afe0 <USBD_StdDevReq+0x48>)
 800afdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afe0:	0800b035 	.word	0x0800b035
 800afe4:	0800b049 	.word	0x0800b049
 800afe8:	0800b053 	.word	0x0800b053
 800afec:	0800b03f 	.word	0x0800b03f
 800aff0:	0800b053 	.word	0x0800b053
 800aff4:	0800b013 	.word	0x0800b013
 800aff8:	0800b009 	.word	0x0800b009
 800affc:	0800b053 	.word	0x0800b053
 800b000:	0800b02b 	.word	0x0800b02b
 800b004:	0800b01d 	.word	0x0800b01d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b008:	6839      	ldr	r1, [r7, #0]
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f000 f9de 	bl	800b3cc <USBD_GetDescriptor>
          break;
 800b010:	e024      	b.n	800b05c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b012:	6839      	ldr	r1, [r7, #0]
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f000 fb43 	bl	800b6a0 <USBD_SetAddress>
          break;
 800b01a:	e01f      	b.n	800b05c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b01c:	6839      	ldr	r1, [r7, #0]
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 fb82 	bl	800b728 <USBD_SetConfig>
 800b024:	4603      	mov	r3, r0
 800b026:	73fb      	strb	r3, [r7, #15]
          break;
 800b028:	e018      	b.n	800b05c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b02a:	6839      	ldr	r1, [r7, #0]
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 fc21 	bl	800b874 <USBD_GetConfig>
          break;
 800b032:	e013      	b.n	800b05c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b034:	6839      	ldr	r1, [r7, #0]
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 fc52 	bl	800b8e0 <USBD_GetStatus>
          break;
 800b03c:	e00e      	b.n	800b05c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b03e:	6839      	ldr	r1, [r7, #0]
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 fc81 	bl	800b948 <USBD_SetFeature>
          break;
 800b046:	e009      	b.n	800b05c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b048:	6839      	ldr	r1, [r7, #0]
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 fc90 	bl	800b970 <USBD_ClrFeature>
          break;
 800b050:	e004      	b.n	800b05c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b052:	6839      	ldr	r1, [r7, #0]
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f000 fce7 	bl	800ba28 <USBD_CtlError>
          break;
 800b05a:	bf00      	nop
      }
      break;
 800b05c:	e004      	b.n	800b068 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800b05e:	6839      	ldr	r1, [r7, #0]
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f000 fce1 	bl	800ba28 <USBD_CtlError>
      break;
 800b066:	bf00      	nop
  }

  return ret;
 800b068:	7bfb      	ldrb	r3, [r7, #15]
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	3710      	adds	r7, #16
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}
 800b072:	bf00      	nop

0800b074 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b084      	sub	sp, #16
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b07e:	2300      	movs	r3, #0
 800b080:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	781b      	ldrb	r3, [r3, #0]
 800b086:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b08a:	2b40      	cmp	r3, #64	; 0x40
 800b08c:	d005      	beq.n	800b09a <USBD_StdItfReq+0x26>
 800b08e:	2b40      	cmp	r3, #64	; 0x40
 800b090:	d82f      	bhi.n	800b0f2 <USBD_StdItfReq+0x7e>
 800b092:	2b00      	cmp	r3, #0
 800b094:	d001      	beq.n	800b09a <USBD_StdItfReq+0x26>
 800b096:	2b20      	cmp	r3, #32
 800b098:	d12b      	bne.n	800b0f2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	2b02      	cmp	r3, #2
 800b0a6:	d81d      	bhi.n	800b0e4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	889b      	ldrh	r3, [r3, #4]
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	2b01      	cmp	r3, #1
 800b0b0:	d813      	bhi.n	800b0da <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	6839      	ldr	r1, [r7, #0]
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	4798      	blx	r3
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	88db      	ldrh	r3, [r3, #6]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d110      	bne.n	800b0ee <USBD_StdItfReq+0x7a>
 800b0cc:	7bfb      	ldrb	r3, [r7, #15]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d10d      	bne.n	800b0ee <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f000 fd73 	bl	800bbbe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b0d8:	e009      	b.n	800b0ee <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800b0da:	6839      	ldr	r1, [r7, #0]
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 fca3 	bl	800ba28 <USBD_CtlError>
          break;
 800b0e2:	e004      	b.n	800b0ee <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800b0e4:	6839      	ldr	r1, [r7, #0]
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f000 fc9e 	bl	800ba28 <USBD_CtlError>
          break;
 800b0ec:	e000      	b.n	800b0f0 <USBD_StdItfReq+0x7c>
          break;
 800b0ee:	bf00      	nop
      }
      break;
 800b0f0:	e004      	b.n	800b0fc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800b0f2:	6839      	ldr	r1, [r7, #0]
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	f000 fc97 	bl	800ba28 <USBD_CtlError>
      break;
 800b0fa:	bf00      	nop
  }

  return ret;
 800b0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0fe:	4618      	mov	r0, r3
 800b100:	3710      	adds	r7, #16
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}

0800b106 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b106:	b580      	push	{r7, lr}
 800b108:	b084      	sub	sp, #16
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]
 800b10e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b110:	2300      	movs	r3, #0
 800b112:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	889b      	ldrh	r3, [r3, #4]
 800b118:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	781b      	ldrb	r3, [r3, #0]
 800b11e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b122:	2b40      	cmp	r3, #64	; 0x40
 800b124:	d007      	beq.n	800b136 <USBD_StdEPReq+0x30>
 800b126:	2b40      	cmp	r3, #64	; 0x40
 800b128:	f200 8145 	bhi.w	800b3b6 <USBD_StdEPReq+0x2b0>
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d00c      	beq.n	800b14a <USBD_StdEPReq+0x44>
 800b130:	2b20      	cmp	r3, #32
 800b132:	f040 8140 	bne.w	800b3b6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b13c:	689b      	ldr	r3, [r3, #8]
 800b13e:	6839      	ldr	r1, [r7, #0]
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	4798      	blx	r3
 800b144:	4603      	mov	r3, r0
 800b146:	73fb      	strb	r3, [r7, #15]
      break;
 800b148:	e13a      	b.n	800b3c0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	785b      	ldrb	r3, [r3, #1]
 800b14e:	2b03      	cmp	r3, #3
 800b150:	d007      	beq.n	800b162 <USBD_StdEPReq+0x5c>
 800b152:	2b03      	cmp	r3, #3
 800b154:	f300 8129 	bgt.w	800b3aa <USBD_StdEPReq+0x2a4>
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d07f      	beq.n	800b25c <USBD_StdEPReq+0x156>
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d03c      	beq.n	800b1da <USBD_StdEPReq+0xd4>
 800b160:	e123      	b.n	800b3aa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b168:	b2db      	uxtb	r3, r3
 800b16a:	2b02      	cmp	r3, #2
 800b16c:	d002      	beq.n	800b174 <USBD_StdEPReq+0x6e>
 800b16e:	2b03      	cmp	r3, #3
 800b170:	d016      	beq.n	800b1a0 <USBD_StdEPReq+0x9a>
 800b172:	e02c      	b.n	800b1ce <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b174:	7bbb      	ldrb	r3, [r7, #14]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d00d      	beq.n	800b196 <USBD_StdEPReq+0x90>
 800b17a:	7bbb      	ldrb	r3, [r7, #14]
 800b17c:	2b80      	cmp	r3, #128	; 0x80
 800b17e:	d00a      	beq.n	800b196 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b180:	7bbb      	ldrb	r3, [r7, #14]
 800b182:	4619      	mov	r1, r3
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f002 fd87 	bl	800dc98 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b18a:	2180      	movs	r1, #128	; 0x80
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f002 fd83 	bl	800dc98 <USBD_LL_StallEP>
 800b192:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b194:	e020      	b.n	800b1d8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800b196:	6839      	ldr	r1, [r7, #0]
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	f000 fc45 	bl	800ba28 <USBD_CtlError>
              break;
 800b19e:	e01b      	b.n	800b1d8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	885b      	ldrh	r3, [r3, #2]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d10e      	bne.n	800b1c6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b1a8:	7bbb      	ldrb	r3, [r7, #14]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d00b      	beq.n	800b1c6 <USBD_StdEPReq+0xc0>
 800b1ae:	7bbb      	ldrb	r3, [r7, #14]
 800b1b0:	2b80      	cmp	r3, #128	; 0x80
 800b1b2:	d008      	beq.n	800b1c6 <USBD_StdEPReq+0xc0>
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	88db      	ldrh	r3, [r3, #6]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d104      	bne.n	800b1c6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b1bc:	7bbb      	ldrb	r3, [r7, #14]
 800b1be:	4619      	mov	r1, r3
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f002 fd69 	bl	800dc98 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f000 fcf9 	bl	800bbbe <USBD_CtlSendStatus>

              break;
 800b1cc:	e004      	b.n	800b1d8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800b1ce:	6839      	ldr	r1, [r7, #0]
 800b1d0:	6878      	ldr	r0, [r7, #4]
 800b1d2:	f000 fc29 	bl	800ba28 <USBD_CtlError>
              break;
 800b1d6:	bf00      	nop
          }
          break;
 800b1d8:	e0ec      	b.n	800b3b4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1e0:	b2db      	uxtb	r3, r3
 800b1e2:	2b02      	cmp	r3, #2
 800b1e4:	d002      	beq.n	800b1ec <USBD_StdEPReq+0xe6>
 800b1e6:	2b03      	cmp	r3, #3
 800b1e8:	d016      	beq.n	800b218 <USBD_StdEPReq+0x112>
 800b1ea:	e030      	b.n	800b24e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b1ec:	7bbb      	ldrb	r3, [r7, #14]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d00d      	beq.n	800b20e <USBD_StdEPReq+0x108>
 800b1f2:	7bbb      	ldrb	r3, [r7, #14]
 800b1f4:	2b80      	cmp	r3, #128	; 0x80
 800b1f6:	d00a      	beq.n	800b20e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b1f8:	7bbb      	ldrb	r3, [r7, #14]
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f002 fd4b 	bl	800dc98 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b202:	2180      	movs	r1, #128	; 0x80
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f002 fd47 	bl	800dc98 <USBD_LL_StallEP>
 800b20a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b20c:	e025      	b.n	800b25a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800b20e:	6839      	ldr	r1, [r7, #0]
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 fc09 	bl	800ba28 <USBD_CtlError>
              break;
 800b216:	e020      	b.n	800b25a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	885b      	ldrh	r3, [r3, #2]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d11b      	bne.n	800b258 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b220:	7bbb      	ldrb	r3, [r7, #14]
 800b222:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b226:	2b00      	cmp	r3, #0
 800b228:	d004      	beq.n	800b234 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b22a:	7bbb      	ldrb	r3, [r7, #14]
 800b22c:	4619      	mov	r1, r3
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f002 fd51 	bl	800dcd6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 fcc2 	bl	800bbbe <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b240:	689b      	ldr	r3, [r3, #8]
 800b242:	6839      	ldr	r1, [r7, #0]
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	4798      	blx	r3
 800b248:	4603      	mov	r3, r0
 800b24a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800b24c:	e004      	b.n	800b258 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800b24e:	6839      	ldr	r1, [r7, #0]
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f000 fbe9 	bl	800ba28 <USBD_CtlError>
              break;
 800b256:	e000      	b.n	800b25a <USBD_StdEPReq+0x154>
              break;
 800b258:	bf00      	nop
          }
          break;
 800b25a:	e0ab      	b.n	800b3b4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b262:	b2db      	uxtb	r3, r3
 800b264:	2b02      	cmp	r3, #2
 800b266:	d002      	beq.n	800b26e <USBD_StdEPReq+0x168>
 800b268:	2b03      	cmp	r3, #3
 800b26a:	d032      	beq.n	800b2d2 <USBD_StdEPReq+0x1cc>
 800b26c:	e097      	b.n	800b39e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b26e:	7bbb      	ldrb	r3, [r7, #14]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d007      	beq.n	800b284 <USBD_StdEPReq+0x17e>
 800b274:	7bbb      	ldrb	r3, [r7, #14]
 800b276:	2b80      	cmp	r3, #128	; 0x80
 800b278:	d004      	beq.n	800b284 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800b27a:	6839      	ldr	r1, [r7, #0]
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f000 fbd3 	bl	800ba28 <USBD_CtlError>
                break;
 800b282:	e091      	b.n	800b3a8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b284:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	da0b      	bge.n	800b2a4 <USBD_StdEPReq+0x19e>
 800b28c:	7bbb      	ldrb	r3, [r7, #14]
 800b28e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b292:	4613      	mov	r3, r2
 800b294:	009b      	lsls	r3, r3, #2
 800b296:	4413      	add	r3, r2
 800b298:	009b      	lsls	r3, r3, #2
 800b29a:	3310      	adds	r3, #16
 800b29c:	687a      	ldr	r2, [r7, #4]
 800b29e:	4413      	add	r3, r2
 800b2a0:	3304      	adds	r3, #4
 800b2a2:	e00b      	b.n	800b2bc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b2a4:	7bbb      	ldrb	r3, [r7, #14]
 800b2a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b2aa:	4613      	mov	r3, r2
 800b2ac:	009b      	lsls	r3, r3, #2
 800b2ae:	4413      	add	r3, r2
 800b2b0:	009b      	lsls	r3, r3, #2
 800b2b2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	4413      	add	r3, r2
 800b2ba:	3304      	adds	r3, #4
 800b2bc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	2202      	movs	r2, #2
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 fc1d 	bl	800bb0a <USBD_CtlSendData>
              break;
 800b2d0:	e06a      	b.n	800b3a8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b2d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	da11      	bge.n	800b2fe <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b2da:	7bbb      	ldrb	r3, [r7, #14]
 800b2dc:	f003 020f 	and.w	r2, r3, #15
 800b2e0:	6879      	ldr	r1, [r7, #4]
 800b2e2:	4613      	mov	r3, r2
 800b2e4:	009b      	lsls	r3, r3, #2
 800b2e6:	4413      	add	r3, r2
 800b2e8:	009b      	lsls	r3, r3, #2
 800b2ea:	440b      	add	r3, r1
 800b2ec:	3324      	adds	r3, #36	; 0x24
 800b2ee:	881b      	ldrh	r3, [r3, #0]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d117      	bne.n	800b324 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b2f4:	6839      	ldr	r1, [r7, #0]
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f000 fb96 	bl	800ba28 <USBD_CtlError>
                  break;
 800b2fc:	e054      	b.n	800b3a8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b2fe:	7bbb      	ldrb	r3, [r7, #14]
 800b300:	f003 020f 	and.w	r2, r3, #15
 800b304:	6879      	ldr	r1, [r7, #4]
 800b306:	4613      	mov	r3, r2
 800b308:	009b      	lsls	r3, r3, #2
 800b30a:	4413      	add	r3, r2
 800b30c:	009b      	lsls	r3, r3, #2
 800b30e:	440b      	add	r3, r1
 800b310:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b314:	881b      	ldrh	r3, [r3, #0]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d104      	bne.n	800b324 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b31a:	6839      	ldr	r1, [r7, #0]
 800b31c:	6878      	ldr	r0, [r7, #4]
 800b31e:	f000 fb83 	bl	800ba28 <USBD_CtlError>
                  break;
 800b322:	e041      	b.n	800b3a8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b324:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	da0b      	bge.n	800b344 <USBD_StdEPReq+0x23e>
 800b32c:	7bbb      	ldrb	r3, [r7, #14]
 800b32e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b332:	4613      	mov	r3, r2
 800b334:	009b      	lsls	r3, r3, #2
 800b336:	4413      	add	r3, r2
 800b338:	009b      	lsls	r3, r3, #2
 800b33a:	3310      	adds	r3, #16
 800b33c:	687a      	ldr	r2, [r7, #4]
 800b33e:	4413      	add	r3, r2
 800b340:	3304      	adds	r3, #4
 800b342:	e00b      	b.n	800b35c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b344:	7bbb      	ldrb	r3, [r7, #14]
 800b346:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b34a:	4613      	mov	r3, r2
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	4413      	add	r3, r2
 800b350:	009b      	lsls	r3, r3, #2
 800b352:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	4413      	add	r3, r2
 800b35a:	3304      	adds	r3, #4
 800b35c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b35e:	7bbb      	ldrb	r3, [r7, #14]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d002      	beq.n	800b36a <USBD_StdEPReq+0x264>
 800b364:	7bbb      	ldrb	r3, [r7, #14]
 800b366:	2b80      	cmp	r3, #128	; 0x80
 800b368:	d103      	bne.n	800b372 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	2200      	movs	r2, #0
 800b36e:	601a      	str	r2, [r3, #0]
 800b370:	e00e      	b.n	800b390 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b372:	7bbb      	ldrb	r3, [r7, #14]
 800b374:	4619      	mov	r1, r3
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f002 fccc 	bl	800dd14 <USBD_LL_IsStallEP>
 800b37c:	4603      	mov	r3, r0
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d003      	beq.n	800b38a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	2201      	movs	r2, #1
 800b386:	601a      	str	r2, [r3, #0]
 800b388:	e002      	b.n	800b390 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	2200      	movs	r2, #0
 800b38e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	2202      	movs	r2, #2
 800b394:	4619      	mov	r1, r3
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f000 fbb7 	bl	800bb0a <USBD_CtlSendData>
              break;
 800b39c:	e004      	b.n	800b3a8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800b39e:	6839      	ldr	r1, [r7, #0]
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f000 fb41 	bl	800ba28 <USBD_CtlError>
              break;
 800b3a6:	bf00      	nop
          }
          break;
 800b3a8:	e004      	b.n	800b3b4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800b3aa:	6839      	ldr	r1, [r7, #0]
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f000 fb3b 	bl	800ba28 <USBD_CtlError>
          break;
 800b3b2:	bf00      	nop
      }
      break;
 800b3b4:	e004      	b.n	800b3c0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800b3b6:	6839      	ldr	r1, [r7, #0]
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f000 fb35 	bl	800ba28 <USBD_CtlError>
      break;
 800b3be:	bf00      	nop
  }

  return ret;
 800b3c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3710      	adds	r7, #16
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}
	...

0800b3cc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b084      	sub	sp, #16
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	885b      	ldrh	r3, [r3, #2]
 800b3e6:	0a1b      	lsrs	r3, r3, #8
 800b3e8:	b29b      	uxth	r3, r3
 800b3ea:	3b01      	subs	r3, #1
 800b3ec:	2b06      	cmp	r3, #6
 800b3ee:	f200 8128 	bhi.w	800b642 <USBD_GetDescriptor+0x276>
 800b3f2:	a201      	add	r2, pc, #4	; (adr r2, 800b3f8 <USBD_GetDescriptor+0x2c>)
 800b3f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3f8:	0800b415 	.word	0x0800b415
 800b3fc:	0800b42d 	.word	0x0800b42d
 800b400:	0800b46d 	.word	0x0800b46d
 800b404:	0800b643 	.word	0x0800b643
 800b408:	0800b643 	.word	0x0800b643
 800b40c:	0800b5e3 	.word	0x0800b5e3
 800b410:	0800b60f 	.word	0x0800b60f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	687a      	ldr	r2, [r7, #4]
 800b41e:	7c12      	ldrb	r2, [r2, #16]
 800b420:	f107 0108 	add.w	r1, r7, #8
 800b424:	4610      	mov	r0, r2
 800b426:	4798      	blx	r3
 800b428:	60f8      	str	r0, [r7, #12]
      break;
 800b42a:	e112      	b.n	800b652 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	7c1b      	ldrb	r3, [r3, #16]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d10d      	bne.n	800b450 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b43a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b43c:	f107 0208 	add.w	r2, r7, #8
 800b440:	4610      	mov	r0, r2
 800b442:	4798      	blx	r3
 800b444:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	3301      	adds	r3, #1
 800b44a:	2202      	movs	r2, #2
 800b44c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b44e:	e100      	b.n	800b652 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b458:	f107 0208 	add.w	r2, r7, #8
 800b45c:	4610      	mov	r0, r2
 800b45e:	4798      	blx	r3
 800b460:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	3301      	adds	r3, #1
 800b466:	2202      	movs	r2, #2
 800b468:	701a      	strb	r2, [r3, #0]
      break;
 800b46a:	e0f2      	b.n	800b652 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	885b      	ldrh	r3, [r3, #2]
 800b470:	b2db      	uxtb	r3, r3
 800b472:	2b05      	cmp	r3, #5
 800b474:	f200 80ac 	bhi.w	800b5d0 <USBD_GetDescriptor+0x204>
 800b478:	a201      	add	r2, pc, #4	; (adr r2, 800b480 <USBD_GetDescriptor+0xb4>)
 800b47a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b47e:	bf00      	nop
 800b480:	0800b499 	.word	0x0800b499
 800b484:	0800b4cd 	.word	0x0800b4cd
 800b488:	0800b501 	.word	0x0800b501
 800b48c:	0800b535 	.word	0x0800b535
 800b490:	0800b569 	.word	0x0800b569
 800b494:	0800b59d 	.word	0x0800b59d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b49e:	685b      	ldr	r3, [r3, #4]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d00b      	beq.n	800b4bc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4aa:	685b      	ldr	r3, [r3, #4]
 800b4ac:	687a      	ldr	r2, [r7, #4]
 800b4ae:	7c12      	ldrb	r2, [r2, #16]
 800b4b0:	f107 0108 	add.w	r1, r7, #8
 800b4b4:	4610      	mov	r0, r2
 800b4b6:	4798      	blx	r3
 800b4b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4ba:	e091      	b.n	800b5e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b4bc:	6839      	ldr	r1, [r7, #0]
 800b4be:	6878      	ldr	r0, [r7, #4]
 800b4c0:	f000 fab2 	bl	800ba28 <USBD_CtlError>
            err++;
 800b4c4:	7afb      	ldrb	r3, [r7, #11]
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	72fb      	strb	r3, [r7, #11]
          break;
 800b4ca:	e089      	b.n	800b5e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4d2:	689b      	ldr	r3, [r3, #8]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d00b      	beq.n	800b4f0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4de:	689b      	ldr	r3, [r3, #8]
 800b4e0:	687a      	ldr	r2, [r7, #4]
 800b4e2:	7c12      	ldrb	r2, [r2, #16]
 800b4e4:	f107 0108 	add.w	r1, r7, #8
 800b4e8:	4610      	mov	r0, r2
 800b4ea:	4798      	blx	r3
 800b4ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4ee:	e077      	b.n	800b5e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b4f0:	6839      	ldr	r1, [r7, #0]
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 fa98 	bl	800ba28 <USBD_CtlError>
            err++;
 800b4f8:	7afb      	ldrb	r3, [r7, #11]
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	72fb      	strb	r3, [r7, #11]
          break;
 800b4fe:	e06f      	b.n	800b5e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b506:	68db      	ldr	r3, [r3, #12]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d00b      	beq.n	800b524 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b512:	68db      	ldr	r3, [r3, #12]
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	7c12      	ldrb	r2, [r2, #16]
 800b518:	f107 0108 	add.w	r1, r7, #8
 800b51c:	4610      	mov	r0, r2
 800b51e:	4798      	blx	r3
 800b520:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b522:	e05d      	b.n	800b5e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b524:	6839      	ldr	r1, [r7, #0]
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 fa7e 	bl	800ba28 <USBD_CtlError>
            err++;
 800b52c:	7afb      	ldrb	r3, [r7, #11]
 800b52e:	3301      	adds	r3, #1
 800b530:	72fb      	strb	r3, [r7, #11]
          break;
 800b532:	e055      	b.n	800b5e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b53a:	691b      	ldr	r3, [r3, #16]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d00b      	beq.n	800b558 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b546:	691b      	ldr	r3, [r3, #16]
 800b548:	687a      	ldr	r2, [r7, #4]
 800b54a:	7c12      	ldrb	r2, [r2, #16]
 800b54c:	f107 0108 	add.w	r1, r7, #8
 800b550:	4610      	mov	r0, r2
 800b552:	4798      	blx	r3
 800b554:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b556:	e043      	b.n	800b5e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b558:	6839      	ldr	r1, [r7, #0]
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	f000 fa64 	bl	800ba28 <USBD_CtlError>
            err++;
 800b560:	7afb      	ldrb	r3, [r7, #11]
 800b562:	3301      	adds	r3, #1
 800b564:	72fb      	strb	r3, [r7, #11]
          break;
 800b566:	e03b      	b.n	800b5e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b56e:	695b      	ldr	r3, [r3, #20]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00b      	beq.n	800b58c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b57a:	695b      	ldr	r3, [r3, #20]
 800b57c:	687a      	ldr	r2, [r7, #4]
 800b57e:	7c12      	ldrb	r2, [r2, #16]
 800b580:	f107 0108 	add.w	r1, r7, #8
 800b584:	4610      	mov	r0, r2
 800b586:	4798      	blx	r3
 800b588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b58a:	e029      	b.n	800b5e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b58c:	6839      	ldr	r1, [r7, #0]
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f000 fa4a 	bl	800ba28 <USBD_CtlError>
            err++;
 800b594:	7afb      	ldrb	r3, [r7, #11]
 800b596:	3301      	adds	r3, #1
 800b598:	72fb      	strb	r3, [r7, #11]
          break;
 800b59a:	e021      	b.n	800b5e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5a2:	699b      	ldr	r3, [r3, #24]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d00b      	beq.n	800b5c0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5ae:	699b      	ldr	r3, [r3, #24]
 800b5b0:	687a      	ldr	r2, [r7, #4]
 800b5b2:	7c12      	ldrb	r2, [r2, #16]
 800b5b4:	f107 0108 	add.w	r1, r7, #8
 800b5b8:	4610      	mov	r0, r2
 800b5ba:	4798      	blx	r3
 800b5bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5be:	e00f      	b.n	800b5e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5c0:	6839      	ldr	r1, [r7, #0]
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f000 fa30 	bl	800ba28 <USBD_CtlError>
            err++;
 800b5c8:	7afb      	ldrb	r3, [r7, #11]
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	72fb      	strb	r3, [r7, #11]
          break;
 800b5ce:	e007      	b.n	800b5e0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b5d0:	6839      	ldr	r1, [r7, #0]
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 fa28 	bl	800ba28 <USBD_CtlError>
          err++;
 800b5d8:	7afb      	ldrb	r3, [r7, #11]
 800b5da:	3301      	adds	r3, #1
 800b5dc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800b5de:	bf00      	nop
      }
      break;
 800b5e0:	e037      	b.n	800b652 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	7c1b      	ldrb	r3, [r3, #16]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d109      	bne.n	800b5fe <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5f2:	f107 0208 	add.w	r2, r7, #8
 800b5f6:	4610      	mov	r0, r2
 800b5f8:	4798      	blx	r3
 800b5fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b5fc:	e029      	b.n	800b652 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b5fe:	6839      	ldr	r1, [r7, #0]
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f000 fa11 	bl	800ba28 <USBD_CtlError>
        err++;
 800b606:	7afb      	ldrb	r3, [r7, #11]
 800b608:	3301      	adds	r3, #1
 800b60a:	72fb      	strb	r3, [r7, #11]
      break;
 800b60c:	e021      	b.n	800b652 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	7c1b      	ldrb	r3, [r3, #16]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d10d      	bne.n	800b632 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b61c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b61e:	f107 0208 	add.w	r2, r7, #8
 800b622:	4610      	mov	r0, r2
 800b624:	4798      	blx	r3
 800b626:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	3301      	adds	r3, #1
 800b62c:	2207      	movs	r2, #7
 800b62e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b630:	e00f      	b.n	800b652 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b632:	6839      	ldr	r1, [r7, #0]
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f000 f9f7 	bl	800ba28 <USBD_CtlError>
        err++;
 800b63a:	7afb      	ldrb	r3, [r7, #11]
 800b63c:	3301      	adds	r3, #1
 800b63e:	72fb      	strb	r3, [r7, #11]
      break;
 800b640:	e007      	b.n	800b652 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b642:	6839      	ldr	r1, [r7, #0]
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f000 f9ef 	bl	800ba28 <USBD_CtlError>
      err++;
 800b64a:	7afb      	ldrb	r3, [r7, #11]
 800b64c:	3301      	adds	r3, #1
 800b64e:	72fb      	strb	r3, [r7, #11]
      break;
 800b650:	bf00      	nop
  }

  if (err != 0U)
 800b652:	7afb      	ldrb	r3, [r7, #11]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d11e      	bne.n	800b696 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	88db      	ldrh	r3, [r3, #6]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d016      	beq.n	800b68e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b660:	893b      	ldrh	r3, [r7, #8]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d00e      	beq.n	800b684 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	88da      	ldrh	r2, [r3, #6]
 800b66a:	893b      	ldrh	r3, [r7, #8]
 800b66c:	4293      	cmp	r3, r2
 800b66e:	bf28      	it	cs
 800b670:	4613      	movcs	r3, r2
 800b672:	b29b      	uxth	r3, r3
 800b674:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b676:	893b      	ldrh	r3, [r7, #8]
 800b678:	461a      	mov	r2, r3
 800b67a:	68f9      	ldr	r1, [r7, #12]
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f000 fa44 	bl	800bb0a <USBD_CtlSendData>
 800b682:	e009      	b.n	800b698 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b684:	6839      	ldr	r1, [r7, #0]
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 f9ce 	bl	800ba28 <USBD_CtlError>
 800b68c:	e004      	b.n	800b698 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f000 fa95 	bl	800bbbe <USBD_CtlSendStatus>
 800b694:	e000      	b.n	800b698 <USBD_GetDescriptor+0x2cc>
    return;
 800b696:	bf00      	nop
  }
}
 800b698:	3710      	adds	r7, #16
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}
 800b69e:	bf00      	nop

0800b6a0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b084      	sub	sp, #16
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	889b      	ldrh	r3, [r3, #4]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d131      	bne.n	800b716 <USBD_SetAddress+0x76>
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	88db      	ldrh	r3, [r3, #6]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d12d      	bne.n	800b716 <USBD_SetAddress+0x76>
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	885b      	ldrh	r3, [r3, #2]
 800b6be:	2b7f      	cmp	r3, #127	; 0x7f
 800b6c0:	d829      	bhi.n	800b716 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	885b      	ldrh	r3, [r3, #2]
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b6cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6d4:	b2db      	uxtb	r3, r3
 800b6d6:	2b03      	cmp	r3, #3
 800b6d8:	d104      	bne.n	800b6e4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b6da:	6839      	ldr	r1, [r7, #0]
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f000 f9a3 	bl	800ba28 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6e2:	e01d      	b.n	800b720 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	7bfa      	ldrb	r2, [r7, #15]
 800b6e8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b6ec:	7bfb      	ldrb	r3, [r7, #15]
 800b6ee:	4619      	mov	r1, r3
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f002 fb3b 	bl	800dd6c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f000 fa61 	bl	800bbbe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b6fc:	7bfb      	ldrb	r3, [r7, #15]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d004      	beq.n	800b70c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2202      	movs	r2, #2
 800b706:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b70a:	e009      	b.n	800b720 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2201      	movs	r2, #1
 800b710:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b714:	e004      	b.n	800b720 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b716:	6839      	ldr	r1, [r7, #0]
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 f985 	bl	800ba28 <USBD_CtlError>
  }
}
 800b71e:	bf00      	nop
 800b720:	bf00      	nop
 800b722:	3710      	adds	r7, #16
 800b724:	46bd      	mov	sp, r7
 800b726:	bd80      	pop	{r7, pc}

0800b728 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b084      	sub	sp, #16
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b732:	2300      	movs	r3, #0
 800b734:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	885b      	ldrh	r3, [r3, #2]
 800b73a:	b2da      	uxtb	r2, r3
 800b73c:	4b4c      	ldr	r3, [pc, #304]	; (800b870 <USBD_SetConfig+0x148>)
 800b73e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b740:	4b4b      	ldr	r3, [pc, #300]	; (800b870 <USBD_SetConfig+0x148>)
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	2b01      	cmp	r3, #1
 800b746:	d905      	bls.n	800b754 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b748:	6839      	ldr	r1, [r7, #0]
 800b74a:	6878      	ldr	r0, [r7, #4]
 800b74c:	f000 f96c 	bl	800ba28 <USBD_CtlError>
    return USBD_FAIL;
 800b750:	2303      	movs	r3, #3
 800b752:	e088      	b.n	800b866 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	d002      	beq.n	800b766 <USBD_SetConfig+0x3e>
 800b760:	2b03      	cmp	r3, #3
 800b762:	d025      	beq.n	800b7b0 <USBD_SetConfig+0x88>
 800b764:	e071      	b.n	800b84a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b766:	4b42      	ldr	r3, [pc, #264]	; (800b870 <USBD_SetConfig+0x148>)
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d01c      	beq.n	800b7a8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b76e:	4b40      	ldr	r3, [pc, #256]	; (800b870 <USBD_SetConfig+0x148>)
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	461a      	mov	r2, r3
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b778:	4b3d      	ldr	r3, [pc, #244]	; (800b870 <USBD_SetConfig+0x148>)
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	4619      	mov	r1, r3
 800b77e:	6878      	ldr	r0, [r7, #4]
 800b780:	f7ff f948 	bl	800aa14 <USBD_SetClassConfig>
 800b784:	4603      	mov	r3, r0
 800b786:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b788:	7bfb      	ldrb	r3, [r7, #15]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d004      	beq.n	800b798 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b78e:	6839      	ldr	r1, [r7, #0]
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 f949 	bl	800ba28 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b796:	e065      	b.n	800b864 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f000 fa10 	bl	800bbbe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2203      	movs	r2, #3
 800b7a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b7a6:	e05d      	b.n	800b864 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b7a8:	6878      	ldr	r0, [r7, #4]
 800b7aa:	f000 fa08 	bl	800bbbe <USBD_CtlSendStatus>
      break;
 800b7ae:	e059      	b.n	800b864 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b7b0:	4b2f      	ldr	r3, [pc, #188]	; (800b870 <USBD_SetConfig+0x148>)
 800b7b2:	781b      	ldrb	r3, [r3, #0]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d112      	bne.n	800b7de <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2202      	movs	r2, #2
 800b7bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b7c0:	4b2b      	ldr	r3, [pc, #172]	; (800b870 <USBD_SetConfig+0x148>)
 800b7c2:	781b      	ldrb	r3, [r3, #0]
 800b7c4:	461a      	mov	r2, r3
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b7ca:	4b29      	ldr	r3, [pc, #164]	; (800b870 <USBD_SetConfig+0x148>)
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	4619      	mov	r1, r3
 800b7d0:	6878      	ldr	r0, [r7, #4]
 800b7d2:	f7ff f93b 	bl	800aa4c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f000 f9f1 	bl	800bbbe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b7dc:	e042      	b.n	800b864 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b7de:	4b24      	ldr	r3, [pc, #144]	; (800b870 <USBD_SetConfig+0x148>)
 800b7e0:	781b      	ldrb	r3, [r3, #0]
 800b7e2:	461a      	mov	r2, r3
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	685b      	ldr	r3, [r3, #4]
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	d02a      	beq.n	800b842 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	685b      	ldr	r3, [r3, #4]
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	4619      	mov	r1, r3
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f7ff f929 	bl	800aa4c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b7fa:	4b1d      	ldr	r3, [pc, #116]	; (800b870 <USBD_SetConfig+0x148>)
 800b7fc:	781b      	ldrb	r3, [r3, #0]
 800b7fe:	461a      	mov	r2, r3
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b804:	4b1a      	ldr	r3, [pc, #104]	; (800b870 <USBD_SetConfig+0x148>)
 800b806:	781b      	ldrb	r3, [r3, #0]
 800b808:	4619      	mov	r1, r3
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f7ff f902 	bl	800aa14 <USBD_SetClassConfig>
 800b810:	4603      	mov	r3, r0
 800b812:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b814:	7bfb      	ldrb	r3, [r7, #15]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d00f      	beq.n	800b83a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b81a:	6839      	ldr	r1, [r7, #0]
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f000 f903 	bl	800ba28 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	b2db      	uxtb	r3, r3
 800b828:	4619      	mov	r1, r3
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f7ff f90e 	bl	800aa4c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2202      	movs	r2, #2
 800b834:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b838:	e014      	b.n	800b864 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f000 f9bf 	bl	800bbbe <USBD_CtlSendStatus>
      break;
 800b840:	e010      	b.n	800b864 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f000 f9bb 	bl	800bbbe <USBD_CtlSendStatus>
      break;
 800b848:	e00c      	b.n	800b864 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b84a:	6839      	ldr	r1, [r7, #0]
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	f000 f8eb 	bl	800ba28 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b852:	4b07      	ldr	r3, [pc, #28]	; (800b870 <USBD_SetConfig+0x148>)
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	4619      	mov	r1, r3
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f7ff f8f7 	bl	800aa4c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b85e:	2303      	movs	r3, #3
 800b860:	73fb      	strb	r3, [r7, #15]
      break;
 800b862:	bf00      	nop
  }

  return ret;
 800b864:	7bfb      	ldrb	r3, [r7, #15]
}
 800b866:	4618      	mov	r0, r3
 800b868:	3710      	adds	r7, #16
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
 800b86e:	bf00      	nop
 800b870:	2000036c 	.word	0x2000036c

0800b874 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b082      	sub	sp, #8
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
 800b87c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	88db      	ldrh	r3, [r3, #6]
 800b882:	2b01      	cmp	r3, #1
 800b884:	d004      	beq.n	800b890 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b886:	6839      	ldr	r1, [r7, #0]
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f000 f8cd 	bl	800ba28 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b88e:	e023      	b.n	800b8d8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b896:	b2db      	uxtb	r3, r3
 800b898:	2b02      	cmp	r3, #2
 800b89a:	dc02      	bgt.n	800b8a2 <USBD_GetConfig+0x2e>
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	dc03      	bgt.n	800b8a8 <USBD_GetConfig+0x34>
 800b8a0:	e015      	b.n	800b8ce <USBD_GetConfig+0x5a>
 800b8a2:	2b03      	cmp	r3, #3
 800b8a4:	d00b      	beq.n	800b8be <USBD_GetConfig+0x4a>
 800b8a6:	e012      	b.n	800b8ce <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	3308      	adds	r3, #8
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	4619      	mov	r1, r3
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f000 f927 	bl	800bb0a <USBD_CtlSendData>
        break;
 800b8bc:	e00c      	b.n	800b8d8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	3304      	adds	r3, #4
 800b8c2:	2201      	movs	r2, #1
 800b8c4:	4619      	mov	r1, r3
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f000 f91f 	bl	800bb0a <USBD_CtlSendData>
        break;
 800b8cc:	e004      	b.n	800b8d8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b8ce:	6839      	ldr	r1, [r7, #0]
 800b8d0:	6878      	ldr	r0, [r7, #4]
 800b8d2:	f000 f8a9 	bl	800ba28 <USBD_CtlError>
        break;
 800b8d6:	bf00      	nop
}
 800b8d8:	bf00      	nop
 800b8da:	3708      	adds	r7, #8
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}

0800b8e0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b082      	sub	sp, #8
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
 800b8e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	3b01      	subs	r3, #1
 800b8f4:	2b02      	cmp	r3, #2
 800b8f6:	d81e      	bhi.n	800b936 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	88db      	ldrh	r3, [r3, #6]
 800b8fc:	2b02      	cmp	r3, #2
 800b8fe:	d004      	beq.n	800b90a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b900:	6839      	ldr	r1, [r7, #0]
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f000 f890 	bl	800ba28 <USBD_CtlError>
        break;
 800b908:	e01a      	b.n	800b940 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2201      	movs	r2, #1
 800b90e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b916:	2b00      	cmp	r3, #0
 800b918:	d005      	beq.n	800b926 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	68db      	ldr	r3, [r3, #12]
 800b91e:	f043 0202 	orr.w	r2, r3, #2
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	330c      	adds	r3, #12
 800b92a:	2202      	movs	r2, #2
 800b92c:	4619      	mov	r1, r3
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f000 f8eb 	bl	800bb0a <USBD_CtlSendData>
      break;
 800b934:	e004      	b.n	800b940 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b936:	6839      	ldr	r1, [r7, #0]
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f000 f875 	bl	800ba28 <USBD_CtlError>
      break;
 800b93e:	bf00      	nop
  }
}
 800b940:	bf00      	nop
 800b942:	3708      	adds	r7, #8
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b082      	sub	sp, #8
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
 800b950:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	885b      	ldrh	r3, [r3, #2]
 800b956:	2b01      	cmp	r3, #1
 800b958:	d106      	bne.n	800b968 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2201      	movs	r2, #1
 800b95e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f000 f92b 	bl	800bbbe <USBD_CtlSendStatus>
  }
}
 800b968:	bf00      	nop
 800b96a:	3708      	adds	r7, #8
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}

0800b970 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b082      	sub	sp, #8
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
 800b978:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b980:	b2db      	uxtb	r3, r3
 800b982:	3b01      	subs	r3, #1
 800b984:	2b02      	cmp	r3, #2
 800b986:	d80b      	bhi.n	800b9a0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	885b      	ldrh	r3, [r3, #2]
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d10c      	bne.n	800b9aa <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2200      	movs	r2, #0
 800b994:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 f910 	bl	800bbbe <USBD_CtlSendStatus>
      }
      break;
 800b99e:	e004      	b.n	800b9aa <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b9a0:	6839      	ldr	r1, [r7, #0]
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f000 f840 	bl	800ba28 <USBD_CtlError>
      break;
 800b9a8:	e000      	b.n	800b9ac <USBD_ClrFeature+0x3c>
      break;
 800b9aa:	bf00      	nop
  }
}
 800b9ac:	bf00      	nop
 800b9ae:	3708      	adds	r7, #8
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b084      	sub	sp, #16
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
 800b9bc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	781a      	ldrb	r2, [r3, #0]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	781a      	ldrb	r2, [r3, #0]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	3301      	adds	r3, #1
 800b9dc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b9de:	68f8      	ldr	r0, [r7, #12]
 800b9e0:	f7ff fabb 	bl	800af5a <SWAPBYTE>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	3301      	adds	r3, #1
 800b9f0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	3301      	adds	r3, #1
 800b9f6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b9f8:	68f8      	ldr	r0, [r7, #12]
 800b9fa:	f7ff faae 	bl	800af5a <SWAPBYTE>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	461a      	mov	r2, r3
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	3301      	adds	r3, #1
 800ba0a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	3301      	adds	r3, #1
 800ba10:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ba12:	68f8      	ldr	r0, [r7, #12]
 800ba14:	f7ff faa1 	bl	800af5a <SWAPBYTE>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	80da      	strh	r2, [r3, #6]
}
 800ba20:	bf00      	nop
 800ba22:	3710      	adds	r7, #16
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}

0800ba28 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba32:	2180      	movs	r1, #128	; 0x80
 800ba34:	6878      	ldr	r0, [r7, #4]
 800ba36:	f002 f92f 	bl	800dc98 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f002 f92b 	bl	800dc98 <USBD_LL_StallEP>
}
 800ba42:	bf00      	nop
 800ba44:	3708      	adds	r7, #8
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}

0800ba4a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ba4a:	b580      	push	{r7, lr}
 800ba4c:	b086      	sub	sp, #24
 800ba4e:	af00      	add	r7, sp, #0
 800ba50:	60f8      	str	r0, [r7, #12]
 800ba52:	60b9      	str	r1, [r7, #8]
 800ba54:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ba56:	2300      	movs	r3, #0
 800ba58:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d036      	beq.n	800bace <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ba64:	6938      	ldr	r0, [r7, #16]
 800ba66:	f000 f836 	bl	800bad6 <USBD_GetLen>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	005b      	lsls	r3, r3, #1
 800ba72:	b29a      	uxth	r2, r3
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ba78:	7dfb      	ldrb	r3, [r7, #23]
 800ba7a:	68ba      	ldr	r2, [r7, #8]
 800ba7c:	4413      	add	r3, r2
 800ba7e:	687a      	ldr	r2, [r7, #4]
 800ba80:	7812      	ldrb	r2, [r2, #0]
 800ba82:	701a      	strb	r2, [r3, #0]
  idx++;
 800ba84:	7dfb      	ldrb	r3, [r7, #23]
 800ba86:	3301      	adds	r3, #1
 800ba88:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ba8a:	7dfb      	ldrb	r3, [r7, #23]
 800ba8c:	68ba      	ldr	r2, [r7, #8]
 800ba8e:	4413      	add	r3, r2
 800ba90:	2203      	movs	r2, #3
 800ba92:	701a      	strb	r2, [r3, #0]
  idx++;
 800ba94:	7dfb      	ldrb	r3, [r7, #23]
 800ba96:	3301      	adds	r3, #1
 800ba98:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ba9a:	e013      	b.n	800bac4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ba9c:	7dfb      	ldrb	r3, [r7, #23]
 800ba9e:	68ba      	ldr	r2, [r7, #8]
 800baa0:	4413      	add	r3, r2
 800baa2:	693a      	ldr	r2, [r7, #16]
 800baa4:	7812      	ldrb	r2, [r2, #0]
 800baa6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	3301      	adds	r3, #1
 800baac:	613b      	str	r3, [r7, #16]
    idx++;
 800baae:	7dfb      	ldrb	r3, [r7, #23]
 800bab0:	3301      	adds	r3, #1
 800bab2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bab4:	7dfb      	ldrb	r3, [r7, #23]
 800bab6:	68ba      	ldr	r2, [r7, #8]
 800bab8:	4413      	add	r3, r2
 800baba:	2200      	movs	r2, #0
 800babc:	701a      	strb	r2, [r3, #0]
    idx++;
 800babe:	7dfb      	ldrb	r3, [r7, #23]
 800bac0:	3301      	adds	r3, #1
 800bac2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	781b      	ldrb	r3, [r3, #0]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d1e7      	bne.n	800ba9c <USBD_GetString+0x52>
 800bacc:	e000      	b.n	800bad0 <USBD_GetString+0x86>
    return;
 800bace:	bf00      	nop
  }
}
 800bad0:	3718      	adds	r7, #24
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}

0800bad6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bad6:	b480      	push	{r7}
 800bad8:	b085      	sub	sp, #20
 800bada:	af00      	add	r7, sp, #0
 800badc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bade:	2300      	movs	r3, #0
 800bae0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bae6:	e005      	b.n	800baf4 <USBD_GetLen+0x1e>
  {
    len++;
 800bae8:	7bfb      	ldrb	r3, [r7, #15]
 800baea:	3301      	adds	r3, #1
 800baec:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	3301      	adds	r3, #1
 800baf2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	781b      	ldrb	r3, [r3, #0]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d1f5      	bne.n	800bae8 <USBD_GetLen+0x12>
  }

  return len;
 800bafc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	3714      	adds	r7, #20
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr

0800bb0a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bb0a:	b580      	push	{r7, lr}
 800bb0c:	b084      	sub	sp, #16
 800bb0e:	af00      	add	r7, sp, #0
 800bb10:	60f8      	str	r0, [r7, #12]
 800bb12:	60b9      	str	r1, [r7, #8]
 800bb14:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	2202      	movs	r2, #2
 800bb1a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	687a      	ldr	r2, [r7, #4]
 800bb28:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	68ba      	ldr	r2, [r7, #8]
 800bb2e:	2100      	movs	r1, #0
 800bb30:	68f8      	ldr	r0, [r7, #12]
 800bb32:	f002 f93a 	bl	800ddaa <USBD_LL_Transmit>

  return USBD_OK;
 800bb36:	2300      	movs	r3, #0
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3710      	adds	r7, #16
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}

0800bb40 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b084      	sub	sp, #16
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	60f8      	str	r0, [r7, #12]
 800bb48:	60b9      	str	r1, [r7, #8]
 800bb4a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	68ba      	ldr	r2, [r7, #8]
 800bb50:	2100      	movs	r1, #0
 800bb52:	68f8      	ldr	r0, [r7, #12]
 800bb54:	f002 f929 	bl	800ddaa <USBD_LL_Transmit>

  return USBD_OK;
 800bb58:	2300      	movs	r3, #0
}
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	3710      	adds	r7, #16
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	bd80      	pop	{r7, pc}

0800bb62 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bb62:	b580      	push	{r7, lr}
 800bb64:	b084      	sub	sp, #16
 800bb66:	af00      	add	r7, sp, #0
 800bb68:	60f8      	str	r0, [r7, #12]
 800bb6a:	60b9      	str	r1, [r7, #8]
 800bb6c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	2203      	movs	r2, #3
 800bb72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	687a      	ldr	r2, [r7, #4]
 800bb7a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	68ba      	ldr	r2, [r7, #8]
 800bb8a:	2100      	movs	r1, #0
 800bb8c:	68f8      	ldr	r0, [r7, #12]
 800bb8e:	f002 f92d 	bl	800ddec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb92:	2300      	movs	r3, #0
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	60f8      	str	r0, [r7, #12]
 800bba4:	60b9      	str	r1, [r7, #8]
 800bba6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	68ba      	ldr	r2, [r7, #8]
 800bbac:	2100      	movs	r1, #0
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f002 f91c 	bl	800ddec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bbb4:	2300      	movs	r3, #0
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3710      	adds	r7, #16
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bbbe:	b580      	push	{r7, lr}
 800bbc0:	b082      	sub	sp, #8
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2204      	movs	r2, #4
 800bbca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bbce:	2300      	movs	r3, #0
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	2100      	movs	r1, #0
 800bbd4:	6878      	ldr	r0, [r7, #4]
 800bbd6:	f002 f8e8 	bl	800ddaa <USBD_LL_Transmit>

  return USBD_OK;
 800bbda:	2300      	movs	r3, #0
}
 800bbdc:	4618      	mov	r0, r3
 800bbde:	3708      	adds	r7, #8
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	bd80      	pop	{r7, pc}

0800bbe4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b082      	sub	sp, #8
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2205      	movs	r2, #5
 800bbf0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	2100      	movs	r1, #0
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f002 f8f6 	bl	800ddec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bc00:	2300      	movs	r3, #0
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	3708      	adds	r7, #8
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
	...

0800bc0c <ApplicationPerform>:


/* Interfaced functions */

void ApplicationPerform()
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	af00      	add	r7, sp, #0

	switch(kApplicationBase.eApplicationState)
 800bc10:	4b19      	ldr	r3, [pc, #100]	; (800bc78 <ApplicationPerform+0x6c>)
 800bc12:	7e5b      	ldrb	r3, [r3, #25]
 800bc14:	b2db      	uxtb	r3, r3
 800bc16:	2b03      	cmp	r3, #3
 800bc18:	d826      	bhi.n	800bc68 <ApplicationPerform+0x5c>
 800bc1a:	a201      	add	r2, pc, #4	; (adr r2, 800bc20 <ApplicationPerform+0x14>)
 800bc1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc20:	0800bc31 	.word	0x0800bc31
 800bc24:	0800bc3f 	.word	0x0800bc3f
 800bc28:	0800bc63 	.word	0x0800bc63
 800bc2c:	0800bc71 	.word	0x0800bc71
	{
	case eApp_EntryState:
		OperateLED_A(eLED_On);
 800bc30:	2000      	movs	r0, #0
 800bc32:	f7f5 f93d 	bl	8000eb0 <OperateLED_A>
		AppStateChangeRequest(eApp_Initialization);
 800bc36:	2001      	movs	r0, #1
 800bc38:	f000 f8b2 	bl	800bda0 <AppStateChangeRequest>
		break;
 800bc3c:	e019      	b.n	800bc72 <ApplicationPerform+0x66>

	case eApp_Initialization:
		AppEnableResetTaskTimers();
 800bc3e:	f000 f8fb 	bl	800be38 <AppEnableResetTaskTimers>
		TempCollect_Initialize();
 800bc42:	f000 fce5 	bl	800c610 <TempCollect_Initialize>
		DataHandler_Initialize();
 800bc46:	f000 f93b 	bl	800bec0 <DataHandler_Initialize>
		CommManager_Initialize();
 800bc4a:	f000 fd1d 	bl	800c688 <CommManager_Initialize>
		EventSystem_Initialize();
 800bc4e:	f000 fb1b 	bl	800c288 <EventSystem_Initialize>
		TurnAllSensorOn();
 800bc52:	f7f5 f9b5 	bl	8000fc0 <TurnAllSensorOn>
		TurnOnSynchronousEvent(); //todo: add actual on/off functionality to synchronous timers
 800bc56:	f000 f92b 	bl	800beb0 <TurnOnSynchronousEvent>
		AppStateChangeRequest(eApp_Perform);
 800bc5a:	2002      	movs	r0, #2
 800bc5c:	f000 f8a0 	bl	800bda0 <AppStateChangeRequest>
		break;
 800bc60:	e007      	b.n	800bc72 <ApplicationPerform+0x66>

	case eApp_Perform:
		AsynchronousTaskScheduler();
 800bc62:	f000 f86d 	bl	800bd40 <AsynchronousTaskScheduler>
		break;
 800bc66:	e004      	b.n	800bc72 <ApplicationPerform+0x66>

	case eApp_Shutdown:
		break;

	default:
		AssertError(AppError_AppDefaultStateEntryError);
 800bc68:	2010      	movs	r0, #16
 800bc6a:	f000 f90d 	bl	800be88 <AssertError>
		break;
 800bc6e:	e000      	b.n	800bc72 <ApplicationPerform+0x66>
		break;
 800bc70:	bf00      	nop
	}

}
 800bc72:	bf00      	nop
 800bc74:	bd80      	pop	{r7, pc}
 800bc76:	bf00      	nop
 800bc78:	20000370 	.word	0x20000370

0800bc7c <AsynchronousTaskTimerUpdate>:

void AsynchronousTaskTimerUpdate()
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	af00      	add	r7, sp, #0
	if(kApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag)
 800bc80:	4b20      	ldr	r3, [pc, #128]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bc82:	781b      	ldrb	r3, [r3, #0]
 800bc84:	b2db      	uxtb	r3, r3
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d006      	beq.n	800bc98 <AsynchronousTaskTimerUpdate+0x1c>
	{
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter++;
 800bc8a:	4b1e      	ldr	r3, [pc, #120]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bc8c:	885b      	ldrh	r3, [r3, #2]
 800bc8e:	b29b      	uxth	r3, r3
 800bc90:	3301      	adds	r3, #1
 800bc92:	b29a      	uxth	r2, r3
 800bc94:	4b1b      	ldr	r3, [pc, #108]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bc96:	805a      	strh	r2, [r3, #2]
	}
	if(kApplicationBase.sAsyncTimers.s100ms.bEnabledFlag)
 800bc98:	4b1a      	ldr	r3, [pc, #104]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bc9a:	791b      	ldrb	r3, [r3, #4]
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d006      	beq.n	800bcb0 <AsynchronousTaskTimerUpdate+0x34>
	{
		kApplicationBase.sAsyncTimers.s100ms.u16Counter++;
 800bca2:	4b18      	ldr	r3, [pc, #96]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bca4:	88db      	ldrh	r3, [r3, #6]
 800bca6:	b29b      	uxth	r3, r3
 800bca8:	3301      	adds	r3, #1
 800bcaa:	b29a      	uxth	r2, r3
 800bcac:	4b15      	ldr	r3, [pc, #84]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcae:	80da      	strh	r2, [r3, #6]
	}
	if(kApplicationBase.sAsyncTimers.s10ms.bEnabledFlag)
 800bcb0:	4b14      	ldr	r3, [pc, #80]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcb2:	7a1b      	ldrb	r3, [r3, #8]
 800bcb4:	b2db      	uxtb	r3, r3
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d006      	beq.n	800bcc8 <AsynchronousTaskTimerUpdate+0x4c>
	{
		kApplicationBase.sAsyncTimers.s10ms.u16Counter++;
 800bcba:	4b12      	ldr	r3, [pc, #72]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcbc:	895b      	ldrh	r3, [r3, #10]
 800bcbe:	b29b      	uxth	r3, r3
 800bcc0:	3301      	adds	r3, #1
 800bcc2:	b29a      	uxth	r2, r3
 800bcc4:	4b0f      	ldr	r3, [pc, #60]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcc6:	815a      	strh	r2, [r3, #10]
	}
	if(kApplicationBase.sAsyncTimers.s1ms.bEnabledFlag)
 800bcc8:	4b0e      	ldr	r3, [pc, #56]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcca:	7b1b      	ldrb	r3, [r3, #12]
 800bccc:	b2db      	uxtb	r3, r3
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d006      	beq.n	800bce0 <AsynchronousTaskTimerUpdate+0x64>
	{
		kApplicationBase.sAsyncTimers.s1ms.u16Counter++;
 800bcd2:	4b0c      	ldr	r3, [pc, #48]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcd4:	89db      	ldrh	r3, [r3, #14]
 800bcd6:	b29b      	uxth	r3, r3
 800bcd8:	3301      	adds	r3, #1
 800bcda:	b29a      	uxth	r2, r3
 800bcdc:	4b09      	ldr	r3, [pc, #36]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcde:	81da      	strh	r2, [r3, #14]
	}
	if(kApplicationBase.sAsyncTimers.s500us.bEnabledFlag)
 800bce0:	4b08      	ldr	r3, [pc, #32]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bce2:	7c1b      	ldrb	r3, [r3, #16]
 800bce4:	b2db      	uxtb	r3, r3
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d006      	beq.n	800bcf8 <AsynchronousTaskTimerUpdate+0x7c>
	{
		kApplicationBase.sAsyncTimers.s500us.u16Counter++;
 800bcea:	4b06      	ldr	r3, [pc, #24]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcec:	8a5b      	ldrh	r3, [r3, #18]
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	3301      	adds	r3, #1
 800bcf2:	b29a      	uxth	r2, r3
 800bcf4:	4b03      	ldr	r3, [pc, #12]	; (800bd04 <AsynchronousTaskTimerUpdate+0x88>)
 800bcf6:	825a      	strh	r2, [r3, #18]
	}

}
 800bcf8:	bf00      	nop
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd00:	4770      	bx	lr
 800bd02:	bf00      	nop
 800bd04:	20000370 	.word	0x20000370

0800bd08 <AsynchronousTask_1ms>:

/* Internal functions */

void AsynchronousTask_1ms()
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	af00      	add	r7, sp, #0
	 * 10 us with no frame assembly,
	 * 70 us with frame assembly
	 *
	 * two functions (22.12.2201): EventSystem and CommManager
	 */
	EventSystem_HandleEvent();
 800bd0c:	f000 fac8 	bl	800c2a0 <EventSystem_HandleEvent>
	CommManager_Operate();
 800bd10:	f000 fcc6 	bl	800c6a0 <CommManager_Operate>
}
 800bd14:	bf00      	nop
 800bd16:	bd80      	pop	{r7, pc}

0800bd18 <AsynchronousTask_10ms>:

void AsynchronousTask_10ms()
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	af00      	add	r7, sp, #0
	 * 5-10 us with no communication
	 * 1-9 us with communication
	 *
	 * one function (22.12.2201): TempCollect
	 */
	TempCollect_Operate();
 800bd1c:	f000 fb3e 	bl	800c39c <TempCollect_Operate>
}
 800bd20:	bf00      	nop
 800bd22:	bd80      	pop	{r7, pc}

0800bd24 <AsynchronousTask_100ms>:

void AsynchronousTask_100ms()
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	af00      	add	r7, sp, #0
	 * 8-11 us with no communication
	 * same with communication
	 *
	 * two functions (22.12.2201): USB_Check and DataHandler
	 */
	USB_CheckForUSBConnection();
 800bd28:	f000 fe2e 	bl	800c988 <USB_CheckForUSBConnection>
	DataHandler_Operate();
 800bd2c:	f000 fa20 	bl	800c170 <DataHandler_Operate>
}
 800bd30:	bf00      	nop
 800bd32:	bd80      	pop	{r7, pc}

0800bd34 <AsynchronousTask_1000ms>:

void AsynchronousTask_1000ms()
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	af00      	add	r7, sp, #0
	 * 999 ms without communication
	 * same with communication
	 *
	 * Measured 22.12.2021
	 */
	ToggleLED_B();
 800bd38:	f7f5 f8f2 	bl	8000f20 <ToggleLED_B>
}
 800bd3c:	bf00      	nop
 800bd3e:	bd80      	pop	{r7, pc}

0800bd40 <AsynchronousTaskScheduler>:

void AsynchronousTaskScheduler()
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	af00      	add	r7, sp, #0
	if(kApplicationBase.sAsyncTimers.s1000ms.u16Counter >= dAsynchronousTaskPeriod1000ms)
 800bd44:	4b15      	ldr	r3, [pc, #84]	; (800bd9c <AsynchronousTaskScheduler+0x5c>)
 800bd46:	885b      	ldrh	r3, [r3, #2]
 800bd48:	b29b      	uxth	r3, r3
 800bd4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bd4e:	d304      	bcc.n	800bd5a <AsynchronousTaskScheduler+0x1a>
	{
		AsynchronousTask_1000ms();
 800bd50:	f7ff fff0 	bl	800bd34 <AsynchronousTask_1000ms>
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 800bd54:	4b11      	ldr	r3, [pc, #68]	; (800bd9c <AsynchronousTaskScheduler+0x5c>)
 800bd56:	2200      	movs	r2, #0
 800bd58:	805a      	strh	r2, [r3, #2]
	}

	if(kApplicationBase.sAsyncTimers.s100ms.u16Counter >= dAsynchronousTaskPeriod100ms)
 800bd5a:	4b10      	ldr	r3, [pc, #64]	; (800bd9c <AsynchronousTaskScheduler+0x5c>)
 800bd5c:	88db      	ldrh	r3, [r3, #6]
 800bd5e:	b29b      	uxth	r3, r3
 800bd60:	2b63      	cmp	r3, #99	; 0x63
 800bd62:	d904      	bls.n	800bd6e <AsynchronousTaskScheduler+0x2e>
	{
		AsynchronousTask_100ms();
 800bd64:	f7ff ffde 	bl	800bd24 <AsynchronousTask_100ms>
		kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 800bd68:	4b0c      	ldr	r3, [pc, #48]	; (800bd9c <AsynchronousTaskScheduler+0x5c>)
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	80da      	strh	r2, [r3, #6]
	}

	if(kApplicationBase.sAsyncTimers.s10ms.u16Counter >= dAsynchronousTaskPeriod10ms)
 800bd6e:	4b0b      	ldr	r3, [pc, #44]	; (800bd9c <AsynchronousTaskScheduler+0x5c>)
 800bd70:	895b      	ldrh	r3, [r3, #10]
 800bd72:	b29b      	uxth	r3, r3
 800bd74:	2b09      	cmp	r3, #9
 800bd76:	d904      	bls.n	800bd82 <AsynchronousTaskScheduler+0x42>
	{
		AsynchronousTask_10ms();
 800bd78:	f7ff ffce 	bl	800bd18 <AsynchronousTask_10ms>
		kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 800bd7c:	4b07      	ldr	r3, [pc, #28]	; (800bd9c <AsynchronousTaskScheduler+0x5c>)
 800bd7e:	2200      	movs	r2, #0
 800bd80:	815a      	strh	r2, [r3, #10]
	}

	if(kApplicationBase.sAsyncTimers.s1ms.u16Counter >= dAsynchronousTaskPeriod1ms)
 800bd82:	4b06      	ldr	r3, [pc, #24]	; (800bd9c <AsynchronousTaskScheduler+0x5c>)
 800bd84:	89db      	ldrh	r3, [r3, #14]
 800bd86:	b29b      	uxth	r3, r3
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d004      	beq.n	800bd96 <AsynchronousTaskScheduler+0x56>
	{
		AsynchronousTask_1ms();
 800bd8c:	f7ff ffbc 	bl	800bd08 <AsynchronousTask_1ms>
		kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 800bd90:	4b02      	ldr	r3, [pc, #8]	; (800bd9c <AsynchronousTaskScheduler+0x5c>)
 800bd92:	2200      	movs	r2, #0
 800bd94:	81da      	strh	r2, [r3, #14]
	}

}
 800bd96:	bf00      	nop
 800bd98:	bd80      	pop	{r7, pc}
 800bd9a:	bf00      	nop
 800bd9c:	20000370 	.word	0x20000370

0800bda0 <AppStateChangeRequest>:

void AppStateChangeRequest( ApplicationState_t eNewState)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	4603      	mov	r3, r0
 800bda8:	71fb      	strb	r3, [r7, #7]
	switch(kApplicationBase.eApplicationState)
 800bdaa:	4b22      	ldr	r3, [pc, #136]	; (800be34 <AppStateChangeRequest+0x94>)
 800bdac:	7e5b      	ldrb	r3, [r3, #25]
 800bdae:	b2db      	uxtb	r3, r3
 800bdb0:	2b03      	cmp	r3, #3
 800bdb2:	d837      	bhi.n	800be24 <AppStateChangeRequest+0x84>
 800bdb4:	a201      	add	r2, pc, #4	; (adr r2, 800bdbc <AppStateChangeRequest+0x1c>)
 800bdb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdba:	bf00      	nop
 800bdbc:	0800bdcd 	.word	0x0800bdcd
 800bdc0:	0800bde3 	.word	0x0800bde3
 800bdc4:	0800bdf9 	.word	0x0800bdf9
 800bdc8:	0800be1d 	.word	0x0800be1d
	{
	case eApp_EntryState:
		if(eNewState == eApp_Initialization)
 800bdcc:	79fb      	ldrb	r3, [r7, #7]
 800bdce:	2b01      	cmp	r3, #1
 800bdd0:	d103      	bne.n	800bdda <AppStateChangeRequest+0x3a>
		{
			kApplicationBase.eApplicationState = eApp_Initialization;
 800bdd2:	4b18      	ldr	r3, [pc, #96]	; (800be34 <AppStateChangeRequest+0x94>)
 800bdd4:	2201      	movs	r2, #1
 800bdd6:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800bdd8:	e028      	b.n	800be2c <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800bdda:	2020      	movs	r0, #32
 800bddc:	f000 f854 	bl	800be88 <AssertError>
		break;
 800bde0:	e024      	b.n	800be2c <AppStateChangeRequest+0x8c>

	case eApp_Initialization:
		if(eNewState == eApp_Perform)
 800bde2:	79fb      	ldrb	r3, [r7, #7]
 800bde4:	2b02      	cmp	r3, #2
 800bde6:	d103      	bne.n	800bdf0 <AppStateChangeRequest+0x50>
		{
			kApplicationBase.eApplicationState = eApp_Perform;
 800bde8:	4b12      	ldr	r3, [pc, #72]	; (800be34 <AppStateChangeRequest+0x94>)
 800bdea:	2202      	movs	r2, #2
 800bdec:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800bdee:	e01d      	b.n	800be2c <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800bdf0:	2020      	movs	r0, #32
 800bdf2:	f000 f849 	bl	800be88 <AssertError>
		break;
 800bdf6:	e019      	b.n	800be2c <AppStateChangeRequest+0x8c>

	case eApp_Perform:
		if(eNewState == eApp_Initialization)
 800bdf8:	79fb      	ldrb	r3, [r7, #7]
 800bdfa:	2b01      	cmp	r3, #1
 800bdfc:	d103      	bne.n	800be06 <AppStateChangeRequest+0x66>
		{
			kApplicationBase.eApplicationState = eApp_Initialization;
 800bdfe:	4b0d      	ldr	r3, [pc, #52]	; (800be34 <AppStateChangeRequest+0x94>)
 800be00:	2201      	movs	r2, #1
 800be02:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800be04:	e012      	b.n	800be2c <AppStateChangeRequest+0x8c>
		else if(eNewState == eApp_Shutdown)
 800be06:	79fb      	ldrb	r3, [r7, #7]
 800be08:	2b03      	cmp	r3, #3
 800be0a:	d103      	bne.n	800be14 <AppStateChangeRequest+0x74>
			kApplicationBase.eApplicationState = eApp_Shutdown;
 800be0c:	4b09      	ldr	r3, [pc, #36]	; (800be34 <AppStateChangeRequest+0x94>)
 800be0e:	2203      	movs	r2, #3
 800be10:	765a      	strb	r2, [r3, #25]
		break;
 800be12:	e00b      	b.n	800be2c <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800be14:	2020      	movs	r0, #32
 800be16:	f000 f837 	bl	800be88 <AssertError>
		break;
 800be1a:	e007      	b.n	800be2c <AppStateChangeRequest+0x8c>

	case eApp_Shutdown:
		AssertError(AppError_WrongStateTransition);
 800be1c:	2020      	movs	r0, #32
 800be1e:	f000 f833 	bl	800be88 <AssertError>
		break;
 800be22:	e003      	b.n	800be2c <AppStateChangeRequest+0x8c>

	default:
		AssertError(AppError_WrongStateTransition);
 800be24:	2020      	movs	r0, #32
 800be26:	f000 f82f 	bl	800be88 <AssertError>
		break;
 800be2a:	bf00      	nop
	}

}
 800be2c:	bf00      	nop
 800be2e:	3708      	adds	r7, #8
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}
 800be34:	20000370 	.word	0x20000370

0800be38 <AppEnableResetTaskTimers>:

void AppEnableResetTaskTimers()
{
 800be38:	b480      	push	{r7}
 800be3a:	af00      	add	r7, sp, #0
	kApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag = true;
 800be3c:	4b11      	ldr	r3, [pc, #68]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be3e:	2201      	movs	r2, #1
 800be40:	701a      	strb	r2, [r3, #0]
	kApplicationBase.sAsyncTimers.s100ms.bEnabledFlag = true;
 800be42:	4b10      	ldr	r3, [pc, #64]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be44:	2201      	movs	r2, #1
 800be46:	711a      	strb	r2, [r3, #4]
	kApplicationBase.sAsyncTimers.s10ms.bEnabledFlag = true;
 800be48:	4b0e      	ldr	r3, [pc, #56]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be4a:	2201      	movs	r2, #1
 800be4c:	721a      	strb	r2, [r3, #8]
	kApplicationBase.sAsyncTimers.s1ms.bEnabledFlag = true;
 800be4e:	4b0d      	ldr	r3, [pc, #52]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be50:	2201      	movs	r2, #1
 800be52:	731a      	strb	r2, [r3, #12]
	kApplicationBase.sAsyncTimers.s500us.bEnabledFlag = true;
 800be54:	4b0b      	ldr	r3, [pc, #44]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be56:	2201      	movs	r2, #1
 800be58:	741a      	strb	r2, [r3, #16]

	kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 800be5a:	4b0a      	ldr	r3, [pc, #40]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be5c:	2200      	movs	r2, #0
 800be5e:	805a      	strh	r2, [r3, #2]
	kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 800be60:	4b08      	ldr	r3, [pc, #32]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be62:	2200      	movs	r2, #0
 800be64:	80da      	strh	r2, [r3, #6]
	kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 800be66:	4b07      	ldr	r3, [pc, #28]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be68:	2200      	movs	r2, #0
 800be6a:	815a      	strh	r2, [r3, #10]
	kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 800be6c:	4b05      	ldr	r3, [pc, #20]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be6e:	2200      	movs	r2, #0
 800be70:	81da      	strh	r2, [r3, #14]
	kApplicationBase.sAsyncTimers.s500us.u16Counter = 0;
 800be72:	4b04      	ldr	r3, [pc, #16]	; (800be84 <AppEnableResetTaskTimers+0x4c>)
 800be74:	2200      	movs	r2, #0
 800be76:	825a      	strh	r2, [r3, #18]
}
 800be78:	bf00      	nop
 800be7a:	46bd      	mov	sp, r7
 800be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be80:	4770      	bx	lr
 800be82:	bf00      	nop
 800be84:	20000370 	.word	0x20000370

0800be88 <AssertError>:

void AssertError( AppErrorList_t eAppError )
{
 800be88:	b480      	push	{r7}
 800be8a:	b083      	sub	sp, #12
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	4603      	mov	r3, r0
 800be90:	80fb      	strh	r3, [r7, #6]
	kApplicationBase.u32ErrorReg |= (uint32_t)eAppError;
 800be92:	4b06      	ldr	r3, [pc, #24]	; (800beac <AssertError+0x24>)
 800be94:	695a      	ldr	r2, [r3, #20]
 800be96:	88fb      	ldrh	r3, [r7, #6]
 800be98:	4313      	orrs	r3, r2
 800be9a:	4a04      	ldr	r2, [pc, #16]	; (800beac <AssertError+0x24>)
 800be9c:	6153      	str	r3, [r2, #20]
}
 800be9e:	bf00      	nop
 800bea0:	370c      	adds	r7, #12
 800bea2:	46bd      	mov	sp, r7
 800bea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea8:	4770      	bx	lr
 800beaa:	bf00      	nop
 800beac:	20000370 	.word	0x20000370

0800beb0 <TurnOnSynchronousEvent>:

void TurnOnSynchronousEvent()
{
 800beb0:	b480      	push	{r7}
 800beb2:	af00      	add	r7, sp, #0

}
 800beb4:	bf00      	nop
 800beb6:	46bd      	mov	sp, r7
 800beb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebc:	4770      	bx	lr
	...

0800bec0 <DataHandler_Initialize>:
static MemoryInterchange_t kMemoryInterchange;

void DataHandler_CopyMemoryToTransmissionBuffer( float *pfMemoryArray );

void DataHandler_Initialize()
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	af00      	add	r7, sp, #0
	DataHandler_Reset();
 800bec4:	f000 f808 	bl	800bed8 <DataHandler_Reset>
	kDataHandler.bEnabled = true;
 800bec8:	4b02      	ldr	r3, [pc, #8]	; (800bed4 <DataHandler_Initialize+0x14>)
 800beca:	2201      	movs	r2, #1
 800becc:	701a      	strb	r2, [r3, #0]

}
 800bece:	bf00      	nop
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	2000038c 	.word	0x2000038c

0800bed8 <DataHandler_Reset>:
void DataHandler_Reset()
{
 800bed8:	b490      	push	{r4, r7}
 800beda:	b082      	sub	sp, #8
 800bedc:	af00      	add	r7, sp, #0
	kDataHandler.u8ActiveMemoryPage = 0;
 800bede:	4b35      	ldr	r3, [pc, #212]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bee0:	2200      	movs	r2, #0
 800bee2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
	kDataHandler.u8LastMemoryPage = 0;
 800bee6:	4b33      	ldr	r3, [pc, #204]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bee8:	2200      	movs	r2, #0
 800beea:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
	kDataHandler.u8WidthPointer = 0;
 800beee:	4b31      	ldr	r3, [pc, #196]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bef0:	2200      	movs	r2, #0
 800bef2:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
	kDataHandler.u8LengthPointer = 0;
 800bef6:	4b2f      	ldr	r3, [pc, #188]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bef8:	2200      	movs	r2, #0
 800befa:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
	kDataHandler.bPageFilled = false;
 800befe:	4b2d      	ldr	r3, [pc, #180]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bf00:	2200      	movs	r2, #0
 800bf02:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
	kDataHandler.bReadyToSend = false;
 800bf06:	4b2b      	ldr	r3, [pc, #172]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bf08:	2200      	movs	r2, #0
 800bf0a:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

	for(uint8_t u8PageIdx = 0; u8PageIdx < dMemoryPagesCount; u8PageIdx++)
 800bf0e:	2300      	movs	r3, #0
 800bf10:	71fb      	strb	r3, [r7, #7]
 800bf12:	e046      	b.n	800bfa2 <DataHandler_Reset+0xca>
	{
		for(uint8_t u8LengthIdx = 0; u8LengthIdx < dMemoryLength; u8LengthIdx++)
 800bf14:	2300      	movs	r3, #0
 800bf16:	71bb      	strb	r3, [r7, #6]
 800bf18:	e03d      	b.n	800bf96 <DataHandler_Reset+0xbe>
		{
			kDataHandler.kMeasurementMemory[u8PageIdx].bAlreadySent = false;
 800bf1a:	79fa      	ldrb	r2, [r7, #7]
 800bf1c:	4925      	ldr	r1, [pc, #148]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bf1e:	4613      	mov	r3, r2
 800bf20:	019b      	lsls	r3, r3, #6
 800bf22:	4413      	add	r3, r2
 800bf24:	00db      	lsls	r3, r3, #3
 800bf26:	440b      	add	r3, r1
 800bf28:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[u8PageIdx].bHardSaved = false;
 800bf30:	79fa      	ldrb	r2, [r7, #7]
 800bf32:	4920      	ldr	r1, [pc, #128]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bf34:	4613      	mov	r3, r2
 800bf36:	019b      	lsls	r3, r3, #6
 800bf38:	4413      	add	r3, r2
 800bf3a:	00db      	lsls	r3, r3, #3
 800bf3c:	440b      	add	r3, r1
 800bf3e:	f203 2309 	addw	r3, r3, #521	; 0x209
 800bf42:	2200      	movs	r2, #0
 800bf44:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[u8PageIdx].bHardSaveRequest = false;
 800bf46:	79fa      	ldrb	r2, [r7, #7]
 800bf48:	491a      	ldr	r1, [pc, #104]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bf4a:	4613      	mov	r3, r2
 800bf4c:	019b      	lsls	r3, r3, #6
 800bf4e:	4413      	add	r3, r2
 800bf50:	00db      	lsls	r3, r3, #3
 800bf52:	440b      	add	r3, r1
 800bf54:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800bf58:	2200      	movs	r2, #0
 800bf5a:	701a      	strb	r2, [r3, #0]

			for(uint8_t u8WidthIdx = 0; u8WidthIdx < dMemoryWidth; u8WidthIdx++)
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	717b      	strb	r3, [r7, #5]
 800bf60:	e013      	b.n	800bf8a <DataHandler_Reset+0xb2>
			{
				kDataHandler.kMeasurementMemory[u8PageIdx].fMeasurementArray[u8LengthIdx][u8WidthIdx] = 0;
 800bf62:	79fa      	ldrb	r2, [r7, #7]
 800bf64:	79bb      	ldrb	r3, [r7, #6]
 800bf66:	7979      	ldrb	r1, [r7, #5]
 800bf68:	4c12      	ldr	r4, [pc, #72]	; (800bfb4 <DataHandler_Reset+0xdc>)
 800bf6a:	0118      	lsls	r0, r3, #4
 800bf6c:	4613      	mov	r3, r2
 800bf6e:	019b      	lsls	r3, r3, #6
 800bf70:	4413      	add	r3, r2
 800bf72:	005b      	lsls	r3, r3, #1
 800bf74:	4403      	add	r3, r0
 800bf76:	440b      	add	r3, r1
 800bf78:	009b      	lsls	r3, r3, #2
 800bf7a:	4423      	add	r3, r4
 800bf7c:	3308      	adds	r3, #8
 800bf7e:	f04f 0200 	mov.w	r2, #0
 800bf82:	601a      	str	r2, [r3, #0]
			for(uint8_t u8WidthIdx = 0; u8WidthIdx < dMemoryWidth; u8WidthIdx++)
 800bf84:	797b      	ldrb	r3, [r7, #5]
 800bf86:	3301      	adds	r3, #1
 800bf88:	717b      	strb	r3, [r7, #5]
 800bf8a:	797b      	ldrb	r3, [r7, #5]
 800bf8c:	2b0f      	cmp	r3, #15
 800bf8e:	d9e8      	bls.n	800bf62 <DataHandler_Reset+0x8a>
		for(uint8_t u8LengthIdx = 0; u8LengthIdx < dMemoryLength; u8LengthIdx++)
 800bf90:	79bb      	ldrb	r3, [r7, #6]
 800bf92:	3301      	adds	r3, #1
 800bf94:	71bb      	strb	r3, [r7, #6]
 800bf96:	79bb      	ldrb	r3, [r7, #6]
 800bf98:	2b07      	cmp	r3, #7
 800bf9a:	d9be      	bls.n	800bf1a <DataHandler_Reset+0x42>
	for(uint8_t u8PageIdx = 0; u8PageIdx < dMemoryPagesCount; u8PageIdx++)
 800bf9c:	79fb      	ldrb	r3, [r7, #7]
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	71fb      	strb	r3, [r7, #7]
 800bfa2:	79fb      	ldrb	r3, [r7, #7]
 800bfa4:	2b01      	cmp	r3, #1
 800bfa6:	d9b5      	bls.n	800bf14 <DataHandler_Reset+0x3c>
			}
		}
	}

}
 800bfa8:	bf00      	nop
 800bfaa:	bf00      	nop
 800bfac:	3708      	adds	r7, #8
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bc90      	pop	{r4, r7}
 800bfb2:	4770      	bx	lr
 800bfb4:	2000038c 	.word	0x2000038c

0800bfb8 <DataHandler_OpenNewMeasurement>:
void DataHandler_OpenNewMeasurement( uint32_t u32TimeStamp )
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b082      	sub	sp, #8
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]

	if( kDataHandler.bEnabled )
 800bfc0:	4b46      	ldr	r3, [pc, #280]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800bfc2:	781b      	ldrb	r3, [r3, #0]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	f000 8081 	beq.w	800c0cc <DataHandler_OpenNewMeasurement+0x114>
	{
		kDataHandler.u8LengthPointer++;
 800bfca:	4b44      	ldr	r3, [pc, #272]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800bfcc:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800bfd0:	3301      	adds	r3, #1
 800bfd2:	b2da      	uxtb	r2, r3
 800bfd4:	4b41      	ldr	r3, [pc, #260]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800bfd6:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
		kDataHandler.u8WidthPointer = 0;
 800bfda:	4b40      	ldr	r3, [pc, #256]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800bfdc:	2200      	movs	r2, #0
 800bfde:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416

		/*
		 * Every time new measurement is opened the previous one is assumed to be ready for transmission
		 */
		kDataHandler.bReadyToSend = true;
 800bfe2:	4b3e      	ldr	r3, [pc, #248]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800bfe4:	2201      	movs	r2, #1
 800bfe6:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

		if(kDataHandler.u8LengthPointer >= dMemoryLength)
 800bfea:	4b3c      	ldr	r3, [pc, #240]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800bfec:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800bff0:	2b07      	cmp	r3, #7
 800bff2:	d96f      	bls.n	800c0d4 <DataHandler_OpenNewMeasurement+0x11c>
		{
			kDataHandler.u8LengthPointer = 0;
 800bff4:	4b39      	ldr	r3, [pc, #228]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800bff6:	2200      	movs	r2, #0
 800bff8:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bAlreadySent = false;
 800bffc:	4b37      	ldr	r3, [pc, #220]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800bffe:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c002:	4619      	mov	r1, r3
 800c004:	4a35      	ldr	r2, [pc, #212]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c006:	460b      	mov	r3, r1
 800c008:	019b      	lsls	r3, r3, #6
 800c00a:	440b      	add	r3, r1
 800c00c:	00db      	lsls	r3, r3, #3
 800c00e:	4413      	add	r3, r2
 800c010:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800c014:	2200      	movs	r2, #0
 800c016:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaveRequest = true;
 800c018:	4b30      	ldr	r3, [pc, #192]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c01a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c01e:	4619      	mov	r1, r3
 800c020:	4a2e      	ldr	r2, [pc, #184]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c022:	460b      	mov	r3, r1
 800c024:	019b      	lsls	r3, r3, #6
 800c026:	440b      	add	r3, r1
 800c028:	00db      	lsls	r3, r3, #3
 800c02a:	4413      	add	r3, r2
 800c02c:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800c030:	2201      	movs	r2, #1
 800c032:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaved = false;
 800c034:	4b29      	ldr	r3, [pc, #164]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c036:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c03a:	4619      	mov	r1, r3
 800c03c:	4a27      	ldr	r2, [pc, #156]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c03e:	460b      	mov	r3, r1
 800c040:	019b      	lsls	r3, r3, #6
 800c042:	440b      	add	r3, r1
 800c044:	00db      	lsls	r3, r3, #3
 800c046:	4413      	add	r3, r2
 800c048:	f203 2309 	addw	r3, r3, #521	; 0x209
 800c04c:	2200      	movs	r2, #0
 800c04e:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].u16Timestamp = u32TimeStamp;
 800c050:	4b22      	ldr	r3, [pc, #136]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c052:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c056:	4619      	mov	r1, r3
 800c058:	4a20      	ldr	r2, [pc, #128]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c05a:	460b      	mov	r3, r1
 800c05c:	019b      	lsls	r3, r3, #6
 800c05e:	440b      	add	r3, r1
 800c060:	00db      	lsls	r3, r3, #3
 800c062:	4413      	add	r3, r2
 800c064:	3304      	adds	r3, #4
 800c066:	687a      	ldr	r2, [r7, #4]
 800c068:	601a      	str	r2, [r3, #0]

			if( !kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaved )
 800c06a:	4b1c      	ldr	r3, [pc, #112]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c06c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c070:	4619      	mov	r1, r3
 800c072:	4a1a      	ldr	r2, [pc, #104]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c074:	460b      	mov	r3, r1
 800c076:	019b      	lsls	r3, r3, #6
 800c078:	440b      	add	r3, r1
 800c07a:	00db      	lsls	r3, r3, #3
 800c07c:	4413      	add	r3, r2
 800c07e:	f203 2309 	addw	r3, r3, #521	; 0x209
 800c082:	781b      	ldrb	r3, [r3, #0]
 800c084:	f083 0301 	eor.w	r3, r3, #1
 800c088:	b2db      	uxtb	r3, r3
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d002      	beq.n	800c094 <DataHandler_OpenNewMeasurement+0xdc>
			{
				AssertError(AppError_DataLost); // Data not saved; possibly add timestamp to track lost data chunks
 800c08e:	2040      	movs	r0, #64	; 0x40
 800c090:	f7ff fefa 	bl	800be88 <AssertError>
			}

			kDataHandler.u8LastMemoryPage = kDataHandler.u8ActiveMemoryPage;
 800c094:	4b11      	ldr	r3, [pc, #68]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c096:	f893 2414 	ldrb.w	r2, [r3, #1044]	; 0x414
 800c09a:	4b10      	ldr	r3, [pc, #64]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c09c:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
			kDataHandler.u8ActiveMemoryPage++;
 800c0a0:	4b0e      	ldr	r3, [pc, #56]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c0a2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c0a6:	3301      	adds	r3, #1
 800c0a8:	b2da      	uxtb	r2, r3
 800c0aa:	4b0c      	ldr	r3, [pc, #48]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c0ac:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
			if(kDataHandler.u8ActiveMemoryPage >= dMemoryPagesCount)
 800c0b0:	4b0a      	ldr	r3, [pc, #40]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c0b2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c0b6:	2b01      	cmp	r3, #1
 800c0b8:	d903      	bls.n	800c0c2 <DataHandler_OpenNewMeasurement+0x10a>
			{
				kDataHandler.u8ActiveMemoryPage = 0;
 800c0ba:	4b08      	ldr	r3, [pc, #32]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c0bc:	2200      	movs	r2, #0
 800c0be:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
			}
			kDataHandler.bPageFilled = true;
 800c0c2:	4b06      	ldr	r3, [pc, #24]	; (800c0dc <DataHandler_OpenNewMeasurement+0x124>)
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}

}
 800c0ca:	e003      	b.n	800c0d4 <DataHandler_OpenNewMeasurement+0x11c>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800c0cc:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c0d0:	f7ff feda 	bl	800be88 <AssertError>
}
 800c0d4:	bf00      	nop
 800c0d6:	3708      	adds	r7, #8
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}
 800c0dc:	2000038c 	.word	0x2000038c

0800c0e0 <DataHandler_StoreMeasurement>:

void DataHandler_StoreMeasurement( float fNewMeasurement )
{
 800c0e0:	b590      	push	{r4, r7, lr}
 800c0e2:	b085      	sub	sp, #20
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t u8MemPage = kDataHandler.u8ActiveMemoryPage;
 800c0ea:	4b20      	ldr	r3, [pc, #128]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c0ec:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c0f0:	73fb      	strb	r3, [r7, #15]
	uint8_t u8LenPtr = kDataHandler.u8LengthPointer;
 800c0f2:	4b1e      	ldr	r3, [pc, #120]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c0f4:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800c0f8:	73bb      	strb	r3, [r7, #14]
	uint8_t u8WidPtr = kDataHandler.u8WidthPointer;
 800c0fa:	4b1c      	ldr	r3, [pc, #112]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c0fc:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800c100:	737b      	strb	r3, [r7, #13]

	if( kDataHandler.bEnabled )
 800c102:	4b1a      	ldr	r3, [pc, #104]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c104:	781b      	ldrb	r3, [r3, #0]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d028      	beq.n	800c15c <DataHandler_StoreMeasurement+0x7c>
	{
		kDataHandler.kMeasurementMemory[u8MemPage].fMeasurementArray[u8LenPtr][u8WidPtr] = fNewMeasurement;
 800c10a:	7bfa      	ldrb	r2, [r7, #15]
 800c10c:	7bbb      	ldrb	r3, [r7, #14]
 800c10e:	7b79      	ldrb	r1, [r7, #13]
 800c110:	4c16      	ldr	r4, [pc, #88]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c112:	0118      	lsls	r0, r3, #4
 800c114:	4613      	mov	r3, r2
 800c116:	019b      	lsls	r3, r3, #6
 800c118:	4413      	add	r3, r2
 800c11a:	005b      	lsls	r3, r3, #1
 800c11c:	4403      	add	r3, r0
 800c11e:	440b      	add	r3, r1
 800c120:	009b      	lsls	r3, r3, #2
 800c122:	4423      	add	r3, r4
 800c124:	3308      	adds	r3, #8
 800c126:	687a      	ldr	r2, [r7, #4]
 800c128:	601a      	str	r2, [r3, #0]
		kDataHandler.u8WidthPointer++;
 800c12a:	4b10      	ldr	r3, [pc, #64]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c12c:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800c130:	3301      	adds	r3, #1
 800c132:	b2da      	uxtb	r2, r3
 800c134:	4b0d      	ldr	r3, [pc, #52]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c136:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416

		if(kDataHandler.u8WidthPointer >= dMemoryWidth)
 800c13a:	4b0c      	ldr	r3, [pc, #48]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c13c:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800c140:	2b0f      	cmp	r3, #15
 800c142:	d90f      	bls.n	800c164 <DataHandler_StoreMeasurement+0x84>
		{
			kDataHandler.u8WidthPointer--;
 800c144:	4b09      	ldr	r3, [pc, #36]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c146:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800c14a:	3b01      	subs	r3, #1
 800c14c:	b2da      	uxtb	r2, r3
 800c14e:	4b07      	ldr	r3, [pc, #28]	; (800c16c <DataHandler_StoreMeasurement+0x8c>)
 800c150:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
			AssertError(AppError_WidthOverstretched); // Width overstretched - no new measurement was called;
 800c154:	2080      	movs	r0, #128	; 0x80
 800c156:	f7ff fe97 	bl	800be88 <AssertError>
	}
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}
}
 800c15a:	e003      	b.n	800c164 <DataHandler_StoreMeasurement+0x84>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800c15c:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c160:	f7ff fe92 	bl	800be88 <AssertError>
}
 800c164:	bf00      	nop
 800c166:	3714      	adds	r7, #20
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd90      	pop	{r4, r7, pc}
 800c16c:	2000038c 	.word	0x2000038c

0800c170 <DataHandler_Operate>:

void DataHandler_Operate()
{
 800c170:	b580      	push	{r7, lr}
 800c172:	af00      	add	r7, sp, #0
	if( kDataHandler.bEnabled )
 800c174:	4b2b      	ldr	r3, [pc, #172]	; (800c224 <DataHandler_Operate+0xb4>)
 800c176:	781b      	ldrb	r3, [r3, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d04c      	beq.n	800c216 <DataHandler_Operate+0xa6>
	{

		if( kDataHandler.bPageFilled )
 800c17c:	4b29      	ldr	r3, [pc, #164]	; (800c224 <DataHandler_Operate+0xb4>)
 800c17e:	f893 3419 	ldrb.w	r3, [r3, #1049]	; 0x419
 800c182:	2b00      	cmp	r3, #0
 800c184:	d011      	beq.n	800c1aa <DataHandler_Operate+0x3a>
		{
			kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].bHardSaveRequest = true;
 800c186:	4b27      	ldr	r3, [pc, #156]	; (800c224 <DataHandler_Operate+0xb4>)
 800c188:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800c18c:	4619      	mov	r1, r3
 800c18e:	4a25      	ldr	r2, [pc, #148]	; (800c224 <DataHandler_Operate+0xb4>)
 800c190:	460b      	mov	r3, r1
 800c192:	019b      	lsls	r3, r3, #6
 800c194:	440b      	add	r3, r1
 800c196:	00db      	lsls	r3, r3, #3
 800c198:	4413      	add	r3, r2
 800c19a:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800c19e:	2201      	movs	r2, #1
 800c1a0:	701a      	strb	r2, [r3, #0]
			kDataHandler.bPageFilled = false;
 800c1a2:	4b20      	ldr	r3, [pc, #128]	; (800c224 <DataHandler_Operate+0xb4>)
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
			// Call to save with SD card
		}

		if( kDataHandler.bReadyToSend )
 800c1aa:	4b1e      	ldr	r3, [pc, #120]	; (800c224 <DataHandler_Operate+0xb4>)
 800c1ac:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d034      	beq.n	800c21e <DataHandler_Operate+0xae>
		{
			if(kDataHandler.u8LengthPointer == 0)
 800c1b4:	4b1b      	ldr	r3, [pc, #108]	; (800c224 <DataHandler_Operate+0xb4>)
 800c1b6:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d110      	bne.n	800c1e0 <DataHandler_Operate+0x70>
			{
				DataHandler_CopyMemoryToTransmissionBuffer(kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].fMeasurementArray[dMemoryLength-1]);
 800c1be:	4b19      	ldr	r3, [pc, #100]	; (800c224 <DataHandler_Operate+0xb4>)
 800c1c0:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	4613      	mov	r3, r2
 800c1c8:	019b      	lsls	r3, r3, #6
 800c1ca:	4413      	add	r3, r2
 800c1cc:	00db      	lsls	r3, r3, #3
 800c1ce:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 800c1d2:	4a14      	ldr	r2, [pc, #80]	; (800c224 <DataHandler_Operate+0xb4>)
 800c1d4:	4413      	add	r3, r2
 800c1d6:	3308      	adds	r3, #8
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f000 f837 	bl	800c24c <DataHandler_CopyMemoryToTransmissionBuffer>
 800c1de:	e013      	b.n	800c208 <DataHandler_Operate+0x98>
//				bTransmissionStatus = USB_TransmitData(kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].fMeasurementArray[dMemoryLength-1]);
			}
			else
			{
//				bTransmissionStatus = USB_TransmitData(kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].fMeasurementArray[kDataHandler.u8LengthPointer-1]);
				DataHandler_CopyMemoryToTransmissionBuffer(kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].fMeasurementArray[kDataHandler.u8LengthPointer-1]);
 800c1e0:	4b10      	ldr	r3, [pc, #64]	; (800c224 <DataHandler_Operate+0xb4>)
 800c1e2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c1e6:	4619      	mov	r1, r3
 800c1e8:	4b0e      	ldr	r3, [pc, #56]	; (800c224 <DataHandler_Operate+0xb4>)
 800c1ea:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800c1ee:	3b01      	subs	r3, #1
 800c1f0:	019a      	lsls	r2, r3, #6
 800c1f2:	460b      	mov	r3, r1
 800c1f4:	019b      	lsls	r3, r3, #6
 800c1f6:	440b      	add	r3, r1
 800c1f8:	00db      	lsls	r3, r3, #3
 800c1fa:	4413      	add	r3, r2
 800c1fc:	4a09      	ldr	r2, [pc, #36]	; (800c224 <DataHandler_Operate+0xb4>)
 800c1fe:	4413      	add	r3, r2
 800c200:	3308      	adds	r3, #8
 800c202:	4618      	mov	r0, r3
 800c204:	f000 f822 	bl	800c24c <DataHandler_CopyMemoryToTransmissionBuffer>
			}

			CallForTransmissionEvent(); //Inform main event system that there is a pending transmission and data is preloaded to Memory Interchange
 800c208:	f000 f8b2 	bl	800c370 <CallForTransmissionEvent>
			kDataHandler.bReadyToSend = false;
 800c20c:	4b05      	ldr	r3, [pc, #20]	; (800c224 <DataHandler_Operate+0xb4>)
 800c20e:	2200      	movs	r2, #0
 800c210:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
	}
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}
}
 800c214:	e003      	b.n	800c21e <DataHandler_Operate+0xae>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800c216:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c21a:	f7ff fe35 	bl	800be88 <AssertError>
}
 800c21e:	bf00      	nop
 800c220:	bd80      	pop	{r7, pc}
 800c222:	bf00      	nop
 800c224:	2000038c 	.word	0x2000038c

0800c228 <DataHandler_AccessMemoryInterchange>:

void DataHandler_AccessMemoryInterchange( MemoryInterchange_t ** pkMemoryInterchangeAddress)
{
 800c228:	b480      	push	{r7}
 800c22a:	b085      	sub	sp, #20
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
	MemoryInterchange_t *pkPointer;
	pkPointer = &kMemoryInterchange;
 800c230:	4b05      	ldr	r3, [pc, #20]	; (800c248 <DataHandler_AccessMemoryInterchange+0x20>)
 800c232:	60fb      	str	r3, [r7, #12]
	*pkMemoryInterchangeAddress = pkPointer;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	68fa      	ldr	r2, [r7, #12]
 800c238:	601a      	str	r2, [r3, #0]
}
 800c23a:	bf00      	nop
 800c23c:	3714      	adds	r7, #20
 800c23e:	46bd      	mov	sp, r7
 800c240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c244:	4770      	bx	lr
 800c246:	bf00      	nop
 800c248:	200007a8 	.word	0x200007a8

0800c24c <DataHandler_CopyMemoryToTransmissionBuffer>:

void DataHandler_CopyMemoryToTransmissionBuffer( float *pfMemoryArray )
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b082      	sub	sp, #8
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
	if( (kMemoryInterchange.eMemoryState != MemoryState_DataSent) && ( kMemoryInterchange.eMemoryState != MemoryState_DataSkipped ) )
 800c254:	4b0b      	ldr	r3, [pc, #44]	; (800c284 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800c256:	791b      	ldrb	r3, [r3, #4]
 800c258:	2b02      	cmp	r3, #2
 800c25a:	d007      	beq.n	800c26c <DataHandler_CopyMemoryToTransmissionBuffer+0x20>
 800c25c:	4b09      	ldr	r3, [pc, #36]	; (800c284 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800c25e:	791b      	ldrb	r3, [r3, #4]
 800c260:	2b03      	cmp	r3, #3
 800c262:	d003      	beq.n	800c26c <DataHandler_CopyMemoryToTransmissionBuffer+0x20>
	{
		AssertError(AppError_DataLost); // Memory would be overwritten;
 800c264:	2040      	movs	r0, #64	; 0x40
 800c266:	f7ff fe0f 	bl	800be88 <AssertError>
 800c26a:	e006      	b.n	800c27a <DataHandler_CopyMemoryToTransmissionBuffer+0x2e>
	}
	else
	{
		kMemoryInterchange.fDataPointer = pfMemoryArray;
 800c26c:	4a05      	ldr	r2, [pc, #20]	; (800c284 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6013      	str	r3, [r2, #0]
		kMemoryInterchange.eMemoryState = MemoryState_NewData;
 800c272:	4b04      	ldr	r3, [pc, #16]	; (800c284 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800c274:	2200      	movs	r2, #0
 800c276:	711a      	strb	r2, [r3, #4]
	}

}
 800c278:	bf00      	nop
 800c27a:	bf00      	nop
 800c27c:	3708      	adds	r7, #8
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}
 800c282:	bf00      	nop
 800c284:	200007a8 	.word	0x200007a8

0800c288 <EventSystem_Initialize>:
}EventData_t;

static EventData_t kEventData;

void EventSystem_Initialize()
{
 800c288:	b480      	push	{r7}
 800c28a:	af00      	add	r7, sp, #0
	kEventData.bInitalized = true;
 800c28c:	4b03      	ldr	r3, [pc, #12]	; (800c29c <EventSystem_Initialize+0x14>)
 800c28e:	2201      	movs	r2, #1
 800c290:	701a      	strb	r2, [r3, #0]
}
 800c292:	bf00      	nop
 800c294:	46bd      	mov	sp, r7
 800c296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29a:	4770      	bx	lr
 800c29c:	200007b0 	.word	0x200007b0

0800c2a0 <EventSystem_HandleEvent>:
void EventSystem_HandleEvent()
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b082      	sub	sp, #8
 800c2a4:	af00      	add	r7, sp, #0
	uint32_t u32EventCode = 0;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	607b      	str	r3, [r7, #4]

	u32EventCode = (uint32_t)Event_DataReadyToTransmit;
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800c2ae:	4b1d      	ldr	r3, [pc, #116]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c2b0:	685a      	ldr	r2, [r3, #4]
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	4013      	ands	r3, r2
 800c2b6:	687a      	ldr	r2, [r7, #4]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d108      	bne.n	800c2ce <EventSystem_HandleEvent+0x2e>
	{
		ComManager_ArmTransmission();
 800c2bc:	f000 fade 	bl	800c87c <ComManager_ArmTransmission>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800c2c0:	4b18      	ldr	r3, [pc, #96]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c2c2:	685a      	ldr	r2, [r3, #4]
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	43db      	mvns	r3, r3
 800c2c8:	4013      	ands	r3, r2
 800c2ca:	4a16      	ldr	r2, [pc, #88]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c2cc:	6053      	str	r3, [r2, #4]
	}
	u32EventCode = (uint32_t)Event_USBConnected;
 800c2ce:	2302      	movs	r3, #2
 800c2d0:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800c2d2:	4b14      	ldr	r3, [pc, #80]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c2d4:	685a      	ldr	r2, [r3, #4]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	4013      	ands	r3, r2
 800c2da:	687a      	ldr	r2, [r7, #4]
 800c2dc:	429a      	cmp	r2, r3
 800c2de:	d109      	bne.n	800c2f4 <EventSystem_HandleEvent+0x54>
	{
		CommManager_SetUSBConnectionState(USB_Connected);
 800c2e0:	2001      	movs	r0, #1
 800c2e2:	f000 faad 	bl	800c840 <CommManager_SetUSBConnectionState>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800c2e6:	4b0f      	ldr	r3, [pc, #60]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c2e8:	685a      	ldr	r2, [r3, #4]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	43db      	mvns	r3, r3
 800c2ee:	4013      	ands	r3, r2
 800c2f0:	4a0c      	ldr	r2, [pc, #48]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c2f2:	6053      	str	r3, [r2, #4]
	}
	u32EventCode = (uint32_t)Event_USBDisconnected;
 800c2f4:	2304      	movs	r3, #4
 800c2f6:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800c2f8:	4b0a      	ldr	r3, [pc, #40]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c2fa:	685a      	ldr	r2, [r3, #4]
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	4013      	ands	r3, r2
 800c300:	687a      	ldr	r2, [r7, #4]
 800c302:	429a      	cmp	r2, r3
 800c304:	d109      	bne.n	800c31a <EventSystem_HandleEvent+0x7a>
	{
		CommManager_SetUSBConnectionState(USB_Disconnected);
 800c306:	2000      	movs	r0, #0
 800c308:	f000 fa9a 	bl	800c840 <CommManager_SetUSBConnectionState>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800c30c:	4b05      	ldr	r3, [pc, #20]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c30e:	685a      	ldr	r2, [r3, #4]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	43db      	mvns	r3, r3
 800c314:	4013      	ands	r3, r2
 800c316:	4a03      	ldr	r2, [pc, #12]	; (800c324 <EventSystem_HandleEvent+0x84>)
 800c318:	6053      	str	r3, [r2, #4]
	}
}
 800c31a:	bf00      	nop
 800c31c:	3708      	adds	r7, #8
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}
 800c322:	bf00      	nop
 800c324:	200007b0 	.word	0x200007b0

0800c328 <EventSystem_Signalize>:

void EventSystem_Signalize(Event_t eEvent)
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b084      	sub	sp, #16
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	4603      	mov	r3, r0
 800c330:	71fb      	strb	r3, [r7, #7]
	uint32_t u32EventCode = (uint32_t)eEvent;
 800c332:	79fb      	ldrb	r3, [r7, #7]
 800c334:	60fb      	str	r3, [r7, #12]

	if(kEventData.bInitalized)
 800c336:	4b0d      	ldr	r3, [pc, #52]	; (800c36c <EventSystem_Signalize+0x44>)
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d011      	beq.n	800c362 <EventSystem_Signalize+0x3a>
	{
		if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800c33e:	4b0b      	ldr	r3, [pc, #44]	; (800c36c <EventSystem_Signalize+0x44>)
 800c340:	685a      	ldr	r2, [r3, #4]
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	4013      	ands	r3, r2
 800c346:	68fa      	ldr	r2, [r7, #12]
 800c348:	429a      	cmp	r2, r3
 800c34a:	d104      	bne.n	800c356 <EventSystem_Signalize+0x2e>
		{
			AssertError(AppError_EventOverlap); // Event already set, before handling it
 800c34c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c350:	f7ff fd9a 	bl	800be88 <AssertError>
		else
		{
			kEventData.u32EventRegister |= u32EventCode; // Set bit in register according to the event code
		}
	}
}
 800c354:	e005      	b.n	800c362 <EventSystem_Signalize+0x3a>
			kEventData.u32EventRegister |= u32EventCode; // Set bit in register according to the event code
 800c356:	4b05      	ldr	r3, [pc, #20]	; (800c36c <EventSystem_Signalize+0x44>)
 800c358:	685a      	ldr	r2, [r3, #4]
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	4313      	orrs	r3, r2
 800c35e:	4a03      	ldr	r2, [pc, #12]	; (800c36c <EventSystem_Signalize+0x44>)
 800c360:	6053      	str	r3, [r2, #4]
}
 800c362:	bf00      	nop
 800c364:	3710      	adds	r7, #16
 800c366:	46bd      	mov	sp, r7
 800c368:	bd80      	pop	{r7, pc}
 800c36a:	bf00      	nop
 800c36c:	200007b0 	.word	0x200007b0

0800c370 <CallForTransmissionEvent>:
#include "ModuleInterconnect.h"
#include "EventSystem.h"
#include "DataCommon.h"

void CallForTransmissionEvent()
{
 800c370:	b580      	push	{r7, lr}
 800c372:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_DataReadyToTransmit);
 800c374:	2001      	movs	r0, #1
 800c376:	f7ff ffd7 	bl	800c328 <EventSystem_Signalize>
}
 800c37a:	bf00      	nop
 800c37c:	bd80      	pop	{r7, pc}

0800c37e <CallForUSBConnection>:

void CallForUSBConnection()
{
 800c37e:	b580      	push	{r7, lr}
 800c380:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_USBConnected);
 800c382:	2002      	movs	r0, #2
 800c384:	f7ff ffd0 	bl	800c328 <EventSystem_Signalize>
}
 800c388:	bf00      	nop
 800c38a:	bd80      	pop	{r7, pc}

0800c38c <CallForUSBDisonnection>:
void CallForUSBDisonnection()
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_USBDisconnected);
 800c390:	2004      	movs	r0, #4
 800c392:	f7ff ffc9 	bl	800c328 <EventSystem_Signalize>
}
 800c396:	bf00      	nop
 800c398:	bd80      	pop	{r7, pc}
	...

0800c39c <TempCollect_Operate>:
	.bEnabledFlag = false,
	.eState = TempCollect_EntryState,
};

void TempCollect_Operate()
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	af00      	add	r7, sp, #0
	switch(kTemperatureData.eState)
 800c3a0:	4b97      	ldr	r3, [pc, #604]	; (800c600 <TempCollect_Operate+0x264>)
 800c3a2:	79db      	ldrb	r3, [r3, #7]
 800c3a4:	2b05      	cmp	r3, #5
 800c3a6:	f200 8120 	bhi.w	800c5ea <TempCollect_Operate+0x24e>
 800c3aa:	a201      	add	r2, pc, #4	; (adr r2, 800c3b0 <TempCollect_Operate+0x14>)
 800c3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b0:	0800c3c9 	.word	0x0800c3c9
 800c3b4:	0800c3d3 	.word	0x0800c3d3
 800c3b8:	0800c403 	.word	0x0800c403
 800c3bc:	0800c4d7 	.word	0x0800c4d7
 800c3c0:	0800c587 	.word	0x0800c587
 800c3c4:	0800c45d 	.word	0x0800c45d
	{
	case(TempCollect_EntryState):
		AssertError(AppError_TempCollectUninitialized); // Incorrect entry - before initialization
 800c3c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 800c3cc:	f7ff fd5c 	bl	800be88 <AssertError>
		break;
 800c3d0:	e113      	b.n	800c5fa <TempCollect_Operate+0x25e>
	case(TempCollect_Initialized):
		if(kTemperatureData.bScheduleMeasurement)
 800c3d2:	4b8b      	ldr	r3, [pc, #556]	; (800c600 <TempCollect_Operate+0x264>)
 800c3d4:	799b      	ldrb	r3, [r3, #6]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	f000 810c 	beq.w	800c5f4 <TempCollect_Operate+0x258>
		{
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
 800c3dc:	4b88      	ldr	r3, [pc, #544]	; (800c600 <TempCollect_Operate+0x264>)
 800c3de:	2202      	movs	r2, #2
 800c3e0:	71da      	strb	r2, [r3, #7]
			kTemperatureData.u16ArrayASensorIndex = 0;
 800c3e2:	4b87      	ldr	r3, [pc, #540]	; (800c600 <TempCollect_Operate+0x264>)
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	829a      	strh	r2, [r3, #20]
			kTemperatureData.u16ArrayBSensorIndex = 0;
 800c3e8:	4b85      	ldr	r3, [pc, #532]	; (800c600 <TempCollect_Operate+0x264>)
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	82da      	strh	r2, [r3, #22]
			kTemperatureData.bReadFinished[0] = false;
 800c3ee:	4b84      	ldr	r3, [pc, #528]	; (800c600 <TempCollect_Operate+0x264>)
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	721a      	strb	r2, [r3, #8]
			kTemperatureData.bReadFinished[1] = false;
 800c3f4:	4b82      	ldr	r3, [pc, #520]	; (800c600 <TempCollect_Operate+0x264>)
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	725a      	strb	r2, [r3, #9]
			kTemperatureData.u8TimeoutCounter = 0;
 800c3fa:	4b81      	ldr	r3, [pc, #516]	; (800c600 <TempCollect_Operate+0x264>)
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	771a      	strb	r2, [r3, #28]
		}
		break;
 800c400:	e0f8      	b.n	800c5f4 <TempCollect_Operate+0x258>
	case(TempCollect_TemperatureReadRequest):
		kTemperatureData.bScheduleMeasurement = false;
 800c402:	4b7f      	ldr	r3, [pc, #508]	; (800c600 <TempCollect_Operate+0x264>)
 800c404:	2200      	movs	r2, #0
 800c406:	719a      	strb	r2, [r3, #6]
		if(kTemperatureData.u16ArrayASensorIndex < Sensor_I2CA_DeviceCount)
 800c408:	4b7d      	ldr	r3, [pc, #500]	; (800c600 <TempCollect_Operate+0x264>)
 800c40a:	8a9b      	ldrh	r3, [r3, #20]
 800c40c:	2b04      	cmp	r3, #4
 800c40e:	d80e      	bhi.n	800c42e <TempCollect_Operate+0x92>
		{
			/*
			 * By placing "ready" flag clearing here this app will not get stuck
			 * if the sensor number on each array branch would be not equal
			 */
			kTemperatureData.bStateReady[0] = false;
 800c410:	4b7b      	ldr	r3, [pc, #492]	; (800c600 <TempCollect_Operate+0x264>)
 800c412:	2200      	movs	r2, #0
 800c414:	729a      	strb	r2, [r3, #10]
			MCP9808_Read(&kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex]);
 800c416:	4b7a      	ldr	r3, [pc, #488]	; (800c600 <TempCollect_Operate+0x264>)
 800c418:	8a9b      	ldrh	r3, [r3, #20]
 800c41a:	461a      	mov	r2, r3
 800c41c:	4613      	mov	r3, r2
 800c41e:	005b      	lsls	r3, r3, #1
 800c420:	4413      	add	r3, r2
 800c422:	009b      	lsls	r3, r3, #2
 800c424:	4a77      	ldr	r2, [pc, #476]	; (800c604 <TempCollect_Operate+0x268>)
 800c426:	4413      	add	r3, r2
 800c428:	4618      	mov	r0, r3
 800c42a:	f7fd fefd 	bl	800a228 <MCP9808_Read>
		}
		if(kTemperatureData.u16ArrayBSensorIndex < Sensor_I2CB_DeviceCount)
 800c42e:	4b74      	ldr	r3, [pc, #464]	; (800c600 <TempCollect_Operate+0x264>)
 800c430:	8adb      	ldrh	r3, [r3, #22]
 800c432:	2b04      	cmp	r3, #4
 800c434:	d80e      	bhi.n	800c454 <TempCollect_Operate+0xb8>
		{
			kTemperatureData.bStateReady[1] = false;
 800c436:	4b72      	ldr	r3, [pc, #456]	; (800c600 <TempCollect_Operate+0x264>)
 800c438:	2200      	movs	r2, #0
 800c43a:	72da      	strb	r2, [r3, #11]
			MCP9808_Read(&kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex]);
 800c43c:	4b70      	ldr	r3, [pc, #448]	; (800c600 <TempCollect_Operate+0x264>)
 800c43e:	8adb      	ldrh	r3, [r3, #22]
 800c440:	461a      	mov	r2, r3
 800c442:	4613      	mov	r3, r2
 800c444:	005b      	lsls	r3, r3, #1
 800c446:	4413      	add	r3, r2
 800c448:	009b      	lsls	r3, r3, #2
 800c44a:	4a6f      	ldr	r2, [pc, #444]	; (800c608 <TempCollect_Operate+0x26c>)
 800c44c:	4413      	add	r3, r2
 800c44e:	4618      	mov	r0, r3
 800c450:	f7fd feea 	bl	800a228 <MCP9808_Read>
		}
		kTemperatureData.eState = TempCollect_Waiting;
 800c454:	4b6a      	ldr	r3, [pc, #424]	; (800c600 <TempCollect_Operate+0x264>)
 800c456:	2205      	movs	r2, #5
 800c458:	71da      	strb	r2, [r3, #7]
		break;
 800c45a:	e0ce      	b.n	800c5fa <TempCollect_Operate+0x25e>
	case(TempCollect_Waiting):
		if(kTemperatureData.bStateReady[0] && kTemperatureData.bStateReady[1])
 800c45c:	4b68      	ldr	r3, [pc, #416]	; (800c600 <TempCollect_Operate+0x264>)
 800c45e:	7a9b      	ldrb	r3, [r3, #10]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d00a      	beq.n	800c47a <TempCollect_Operate+0xde>
 800c464:	4b66      	ldr	r3, [pc, #408]	; (800c600 <TempCollect_Operate+0x264>)
 800c466:	7adb      	ldrb	r3, [r3, #11]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d006      	beq.n	800c47a <TempCollect_Operate+0xde>
		{
			kTemperatureData.eState = TempCollect_ProcessData;
 800c46c:	4b64      	ldr	r3, [pc, #400]	; (800c600 <TempCollect_Operate+0x264>)
 800c46e:	2203      	movs	r2, #3
 800c470:	71da      	strb	r2, [r3, #7]
			kTemperatureData.u8TimeoutCounter = 0;
 800c472:	4b63      	ldr	r3, [pc, #396]	; (800c600 <TempCollect_Operate+0x264>)
 800c474:	2200      	movs	r2, #0
 800c476:	771a      	strb	r2, [r3, #28]
					AssertError(AppError_ArrayBError);
				}
				kTemperatureData.eState = TempCollect_ProcessData;
			}
		}
		break;
 800c478:	e0be      	b.n	800c5f8 <TempCollect_Operate+0x25c>
			kTemperatureData.u8TimeoutCounter++;
 800c47a:	4b61      	ldr	r3, [pc, #388]	; (800c600 <TempCollect_Operate+0x264>)
 800c47c:	7f1b      	ldrb	r3, [r3, #28]
 800c47e:	3301      	adds	r3, #1
 800c480:	b2da      	uxtb	r2, r3
 800c482:	4b5f      	ldr	r3, [pc, #380]	; (800c600 <TempCollect_Operate+0x264>)
 800c484:	771a      	strb	r2, [r3, #28]
			if(kTemperatureData.u8TimeoutCounter > dTimeoutMaxWait)
 800c486:	4b5e      	ldr	r3, [pc, #376]	; (800c600 <TempCollect_Operate+0x264>)
 800c488:	7f1b      	ldrb	r3, [r3, #28]
 800c48a:	2b0a      	cmp	r3, #10
 800c48c:	f240 80b4 	bls.w	800c5f8 <TempCollect_Operate+0x25c>
				kTemperatureData.u8TimeoutCounter = 0;
 800c490:	4b5b      	ldr	r3, [pc, #364]	; (800c600 <TempCollect_Operate+0x264>)
 800c492:	2200      	movs	r2, #0
 800c494:	771a      	strb	r2, [r3, #28]
				if(!kTemperatureData.bStateReady[0])
 800c496:	4b5a      	ldr	r3, [pc, #360]	; (800c600 <TempCollect_Operate+0x264>)
 800c498:	7a9b      	ldrb	r3, [r3, #10]
 800c49a:	f083 0301 	eor.w	r3, r3, #1
 800c49e:	b2db      	uxtb	r3, r3
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d006      	beq.n	800c4b2 <TempCollect_Operate+0x116>
					kTemperatureData.bErrorOnArray[0] = true;
 800c4a4:	4b56      	ldr	r3, [pc, #344]	; (800c600 <TempCollect_Operate+0x264>)
 800c4a6:	2201      	movs	r2, #1
 800c4a8:	775a      	strb	r2, [r3, #29]
					AssertError(AppError_ArrayAError);
 800c4aa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800c4ae:	f7ff fceb 	bl	800be88 <AssertError>
				if(!kTemperatureData.bStateReady[1])
 800c4b2:	4b53      	ldr	r3, [pc, #332]	; (800c600 <TempCollect_Operate+0x264>)
 800c4b4:	7adb      	ldrb	r3, [r3, #11]
 800c4b6:	f083 0301 	eor.w	r3, r3, #1
 800c4ba:	b2db      	uxtb	r3, r3
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d006      	beq.n	800c4ce <TempCollect_Operate+0x132>
					kTemperatureData.bErrorOnArray[1] = true;
 800c4c0:	4b4f      	ldr	r3, [pc, #316]	; (800c600 <TempCollect_Operate+0x264>)
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	779a      	strb	r2, [r3, #30]
					AssertError(AppError_ArrayBError);
 800c4c6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c4ca:	f7ff fcdd 	bl	800be88 <AssertError>
				kTemperatureData.eState = TempCollect_ProcessData;
 800c4ce:	4b4c      	ldr	r3, [pc, #304]	; (800c600 <TempCollect_Operate+0x264>)
 800c4d0:	2203      	movs	r2, #3
 800c4d2:	71da      	strb	r2, [r3, #7]
		break;
 800c4d4:	e090      	b.n	800c5f8 <TempCollect_Operate+0x25c>
	case(TempCollect_ProcessData):
		if( !kTemperatureData.bReadFinished[0] )
 800c4d6:	4b4a      	ldr	r3, [pc, #296]	; (800c600 <TempCollect_Operate+0x264>)
 800c4d8:	7a1b      	ldrb	r3, [r3, #8]
 800c4da:	f083 0301 	eor.w	r3, r3, #1
 800c4de:	b2db      	uxtb	r3, r3
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d022      	beq.n	800c52a <TempCollect_Operate+0x18e>
		{
			if(kTemperatureData.bErrorOnArray[0])
 800c4e4:	4b46      	ldr	r3, [pc, #280]	; (800c600 <TempCollect_Operate+0x264>)
 800c4e6:	7f5b      	ldrb	r3, [r3, #29]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d006      	beq.n	800c4fa <TempCollect_Operate+0x15e>
			{
				kTemperatureData.fConvertedTemperature[0] = dErrorIndication;
 800c4ec:	4b44      	ldr	r3, [pc, #272]	; (800c600 <TempCollect_Operate+0x264>)
 800c4ee:	4a47      	ldr	r2, [pc, #284]	; (800c60c <TempCollect_Operate+0x270>)
 800c4f0:	60da      	str	r2, [r3, #12]
				kTemperatureData.bErrorOnArray[0] = false;
 800c4f2:	4b43      	ldr	r3, [pc, #268]	; (800c600 <TempCollect_Operate+0x264>)
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	775a      	strb	r2, [r3, #29]
 800c4f8:	e010      	b.n	800c51c <TempCollect_Operate+0x180>
			}
			else
			{
				kTemperatureData.fConvertedTemperature[0] = MCP9808_DecodeTemperature(&kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex]);
 800c4fa:	4b41      	ldr	r3, [pc, #260]	; (800c600 <TempCollect_Operate+0x264>)
 800c4fc:	8a9b      	ldrh	r3, [r3, #20]
 800c4fe:	461a      	mov	r2, r3
 800c500:	4613      	mov	r3, r2
 800c502:	005b      	lsls	r3, r3, #1
 800c504:	4413      	add	r3, r2
 800c506:	009b      	lsls	r3, r3, #2
 800c508:	4a3e      	ldr	r2, [pc, #248]	; (800c604 <TempCollect_Operate+0x268>)
 800c50a:	4413      	add	r3, r2
 800c50c:	4618      	mov	r0, r3
 800c50e:	f7fd fea1 	bl	800a254 <MCP9808_DecodeTemperature>
 800c512:	eef0 7a40 	vmov.f32	s15, s0
 800c516:	4b3a      	ldr	r3, [pc, #232]	; (800c600 <TempCollect_Operate+0x264>)
 800c518:	edc3 7a03 	vstr	s15, [r3, #12]
			}
		DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[0]);
 800c51c:	4b38      	ldr	r3, [pc, #224]	; (800c600 <TempCollect_Operate+0x264>)
 800c51e:	edd3 7a03 	vldr	s15, [r3, #12]
 800c522:	eeb0 0a67 	vmov.f32	s0, s15
 800c526:	f7ff fddb 	bl	800c0e0 <DataHandler_StoreMeasurement>
		}
		if( !kTemperatureData.bReadFinished[1] )
 800c52a:	4b35      	ldr	r3, [pc, #212]	; (800c600 <TempCollect_Operate+0x264>)
 800c52c:	7a5b      	ldrb	r3, [r3, #9]
 800c52e:	f083 0301 	eor.w	r3, r3, #1
 800c532:	b2db      	uxtb	r3, r3
 800c534:	2b00      	cmp	r3, #0
 800c536:	d022      	beq.n	800c57e <TempCollect_Operate+0x1e2>
		{
			if(kTemperatureData.bErrorOnArray[1])
 800c538:	4b31      	ldr	r3, [pc, #196]	; (800c600 <TempCollect_Operate+0x264>)
 800c53a:	7f9b      	ldrb	r3, [r3, #30]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d006      	beq.n	800c54e <TempCollect_Operate+0x1b2>
			{
				kTemperatureData.fConvertedTemperature[1] = dErrorIndication;
 800c540:	4b2f      	ldr	r3, [pc, #188]	; (800c600 <TempCollect_Operate+0x264>)
 800c542:	4a32      	ldr	r2, [pc, #200]	; (800c60c <TempCollect_Operate+0x270>)
 800c544:	611a      	str	r2, [r3, #16]
				kTemperatureData.bErrorOnArray[1] = false;
 800c546:	4b2e      	ldr	r3, [pc, #184]	; (800c600 <TempCollect_Operate+0x264>)
 800c548:	2200      	movs	r2, #0
 800c54a:	779a      	strb	r2, [r3, #30]
 800c54c:	e010      	b.n	800c570 <TempCollect_Operate+0x1d4>
			}
			else
			{
				kTemperatureData.fConvertedTemperature[1] = MCP9808_DecodeTemperature(&kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex]);
 800c54e:	4b2c      	ldr	r3, [pc, #176]	; (800c600 <TempCollect_Operate+0x264>)
 800c550:	8adb      	ldrh	r3, [r3, #22]
 800c552:	461a      	mov	r2, r3
 800c554:	4613      	mov	r3, r2
 800c556:	005b      	lsls	r3, r3, #1
 800c558:	4413      	add	r3, r2
 800c55a:	009b      	lsls	r3, r3, #2
 800c55c:	4a2a      	ldr	r2, [pc, #168]	; (800c608 <TempCollect_Operate+0x26c>)
 800c55e:	4413      	add	r3, r2
 800c560:	4618      	mov	r0, r3
 800c562:	f7fd fe77 	bl	800a254 <MCP9808_DecodeTemperature>
 800c566:	eef0 7a40 	vmov.f32	s15, s0
 800c56a:	4b25      	ldr	r3, [pc, #148]	; (800c600 <TempCollect_Operate+0x264>)
 800c56c:	edc3 7a04 	vstr	s15, [r3, #16]
			}
			DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[1]);
 800c570:	4b23      	ldr	r3, [pc, #140]	; (800c600 <TempCollect_Operate+0x264>)
 800c572:	edd3 7a04 	vldr	s15, [r3, #16]
 800c576:	eeb0 0a67 	vmov.f32	s0, s15
 800c57a:	f7ff fdb1 	bl	800c0e0 <DataHandler_StoreMeasurement>
		}

		kTemperatureData.eState = TempCollect_ArmNewReading;
 800c57e:	4b20      	ldr	r3, [pc, #128]	; (800c600 <TempCollect_Operate+0x264>)
 800c580:	2204      	movs	r2, #4
 800c582:	71da      	strb	r2, [r3, #7]
		break;
 800c584:	e039      	b.n	800c5fa <TempCollect_Operate+0x25e>

	case(TempCollect_ArmNewReading):
		kTemperatureData.u16ArrayASensorIndex++;
 800c586:	4b1e      	ldr	r3, [pc, #120]	; (800c600 <TempCollect_Operate+0x264>)
 800c588:	8a9b      	ldrh	r3, [r3, #20]
 800c58a:	3301      	adds	r3, #1
 800c58c:	b29a      	uxth	r2, r3
 800c58e:	4b1c      	ldr	r3, [pc, #112]	; (800c600 <TempCollect_Operate+0x264>)
 800c590:	829a      	strh	r2, [r3, #20]

		if( kTemperatureData.u16ArrayASensorIndex >= Sensor_I2CA_DeviceCount)
 800c592:	4b1b      	ldr	r3, [pc, #108]	; (800c600 <TempCollect_Operate+0x264>)
 800c594:	8a9b      	ldrh	r3, [r3, #20]
 800c596:	2b04      	cmp	r3, #4
 800c598:	d902      	bls.n	800c5a0 <TempCollect_Operate+0x204>
		{
			kTemperatureData.bReadFinished[0] = true;
 800c59a:	4b19      	ldr	r3, [pc, #100]	; (800c600 <TempCollect_Operate+0x264>)
 800c59c:	2201      	movs	r2, #1
 800c59e:	721a      	strb	r2, [r3, #8]
		}

		kTemperatureData.u16ArrayBSensorIndex++;
 800c5a0:	4b17      	ldr	r3, [pc, #92]	; (800c600 <TempCollect_Operate+0x264>)
 800c5a2:	8adb      	ldrh	r3, [r3, #22]
 800c5a4:	3301      	adds	r3, #1
 800c5a6:	b29a      	uxth	r2, r3
 800c5a8:	4b15      	ldr	r3, [pc, #84]	; (800c600 <TempCollect_Operate+0x264>)
 800c5aa:	82da      	strh	r2, [r3, #22]

		if( kTemperatureData.u16ArrayBSensorIndex >= Sensor_I2CB_DeviceCount)
 800c5ac:	4b14      	ldr	r3, [pc, #80]	; (800c600 <TempCollect_Operate+0x264>)
 800c5ae:	8adb      	ldrh	r3, [r3, #22]
 800c5b0:	2b04      	cmp	r3, #4
 800c5b2:	d902      	bls.n	800c5ba <TempCollect_Operate+0x21e>
		{
			kTemperatureData.bReadFinished[1] = true;
 800c5b4:	4b12      	ldr	r3, [pc, #72]	; (800c600 <TempCollect_Operate+0x264>)
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	725a      	strb	r2, [r3, #9]
		}

		if ( kTemperatureData.bReadFinished[0] && kTemperatureData.bReadFinished[1] )
 800c5ba:	4b11      	ldr	r3, [pc, #68]	; (800c600 <TempCollect_Operate+0x264>)
 800c5bc:	7a1b      	ldrb	r3, [r3, #8]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d00f      	beq.n	800c5e2 <TempCollect_Operate+0x246>
 800c5c2:	4b0f      	ldr	r3, [pc, #60]	; (800c600 <TempCollect_Operate+0x264>)
 800c5c4:	7a5b      	ldrb	r3, [r3, #9]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d00b      	beq.n	800c5e2 <TempCollect_Operate+0x246>
		{
			kTemperatureData.eState = TempCollect_Initialized;
 800c5ca:	4b0d      	ldr	r3, [pc, #52]	; (800c600 <TempCollect_Operate+0x264>)
 800c5cc:	2201      	movs	r2, #1
 800c5ce:	71da      	strb	r2, [r3, #7]

			/*
			 * Open new measurement at the end of current session
			 */
			DataHandler_OpenNewMeasurement(kTemperatureData.u32MeasurementCounter++);
 800c5d0:	4b0b      	ldr	r3, [pc, #44]	; (800c600 <TempCollect_Operate+0x264>)
 800c5d2:	699b      	ldr	r3, [r3, #24]
 800c5d4:	1c5a      	adds	r2, r3, #1
 800c5d6:	490a      	ldr	r1, [pc, #40]	; (800c600 <TempCollect_Operate+0x264>)
 800c5d8:	618a      	str	r2, [r1, #24]
 800c5da:	4618      	mov	r0, r3
 800c5dc:	f7ff fcec 	bl	800bfb8 <DataHandler_OpenNewMeasurement>
		}
		else
		{
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
		}
		break;
 800c5e0:	e00b      	b.n	800c5fa <TempCollect_Operate+0x25e>
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
 800c5e2:	4b07      	ldr	r3, [pc, #28]	; (800c600 <TempCollect_Operate+0x264>)
 800c5e4:	2202      	movs	r2, #2
 800c5e6:	71da      	strb	r2, [r3, #7]
		break;
 800c5e8:	e007      	b.n	800c5fa <TempCollect_Operate+0x25e>
	default:
		AssertError(AppError_TempCollectDefaultState); // Incorrect entry
 800c5ea:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800c5ee:	f7ff fc4b 	bl	800be88 <AssertError>
	break;
 800c5f2:	e002      	b.n	800c5fa <TempCollect_Operate+0x25e>
		break;
 800c5f4:	bf00      	nop
 800c5f6:	e000      	b.n	800c5fa <TempCollect_Operate+0x25e>
		break;
 800c5f8:	bf00      	nop
	}
}
 800c5fa:	bf00      	nop
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	200007b8 	.word	0x200007b8
 800c604:	20000a30 	.word	0x20000a30
 800c608:	20000a6c 	.word	0x20000a6c
 800c60c:	43480000 	.word	0x43480000

0800c610 <TempCollect_Initialize>:

void TempCollect_Initialize()
{
 800c610:	b480      	push	{r7}
 800c612:	af00      	add	r7, sp, #0
	kTemperatureData.eState = TempCollect_Initialized;
 800c614:	4b05      	ldr	r3, [pc, #20]	; (800c62c <TempCollect_Initialize+0x1c>)
 800c616:	2201      	movs	r2, #1
 800c618:	71da      	strb	r2, [r3, #7]
	kTemperatureData.bEnabledFlag = true;
 800c61a:	4b04      	ldr	r3, [pc, #16]	; (800c62c <TempCollect_Initialize+0x1c>)
 800c61c:	2201      	movs	r2, #1
 800c61e:	715a      	strb	r2, [r3, #5]
	}
	if(Sensor_I2CB_DeviceCount == 0)
	{
		kTemperatureData.bStateReady[1] = true;
	}
}
 800c620:	bf00      	nop
 800c622:	46bd      	mov	sp, r7
 800c624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c628:	4770      	bx	lr
 800c62a:	bf00      	nop
 800c62c:	200007b8 	.word	0x200007b8

0800c630 <TempCollect_ScheduleMeasurement>:
void TempCollect_RetrieveResult(TemperatureData_t *sTemperatureData);

/* Interrupt callback functions */

void TempCollect_ScheduleMeasurement()
{
 800c630:	b580      	push	{r7, lr}
 800c632:	af00      	add	r7, sp, #0
	ToggleLED_D();
 800c634:	f7f4 fc7e 	bl	8000f34 <ToggleLED_D>
	if(kTemperatureData.bScheduleMeasurement)
 800c638:	4b06      	ldr	r3, [pc, #24]	; (800c654 <TempCollect_ScheduleMeasurement+0x24>)
 800c63a:	799b      	ldrb	r3, [r3, #6]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d004      	beq.n	800c64a <TempCollect_ScheduleMeasurement+0x1a>
	{
		AssertError(AppError_TempCollectRequestOverlap); // Overlap of requests;
 800c640:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c644:	f7ff fc20 	bl	800be88 <AssertError>
	}
	else
	{
		kTemperatureData.bScheduleMeasurement = true;
	}
}
 800c648:	e002      	b.n	800c650 <TempCollect_ScheduleMeasurement+0x20>
		kTemperatureData.bScheduleMeasurement = true;
 800c64a:	4b02      	ldr	r3, [pc, #8]	; (800c654 <TempCollect_ScheduleMeasurement+0x24>)
 800c64c:	2201      	movs	r2, #1
 800c64e:	719a      	strb	r2, [r3, #6]
}
 800c650:	bf00      	nop
 800c652:	bd80      	pop	{r7, pc}
 800c654:	200007b8 	.word	0x200007b8

0800c658 <TempCollect_I2CA_Done>:

void TempCollect_I2CA_Done()
{
 800c658:	b480      	push	{r7}
 800c65a:	af00      	add	r7, sp, #0
	kTemperatureData.bStateReady[0] = true;
 800c65c:	4b03      	ldr	r3, [pc, #12]	; (800c66c <TempCollect_I2CA_Done+0x14>)
 800c65e:	2201      	movs	r2, #1
 800c660:	729a      	strb	r2, [r3, #10]
}
 800c662:	bf00      	nop
 800c664:	46bd      	mov	sp, r7
 800c666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66a:	4770      	bx	lr
 800c66c:	200007b8 	.word	0x200007b8

0800c670 <TempCollect_I2CB_Done>:
void TempCollect_I2CB_Done()
{
 800c670:	b480      	push	{r7}
 800c672:	af00      	add	r7, sp, #0
	kTemperatureData.bStateReady[1] = true;
 800c674:	4b03      	ldr	r3, [pc, #12]	; (800c684 <TempCollect_I2CB_Done+0x14>)
 800c676:	2201      	movs	r2, #1
 800c678:	72da      	strb	r2, [r3, #11]
}
 800c67a:	bf00      	nop
 800c67c:	46bd      	mov	sp, r7
 800c67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c682:	4770      	bx	lr
 800c684:	200007b8 	.word	0x200007b8

0800c688 <CommManager_Initialize>:
}CommunicationData_t;

static CommunicationData_t kCommData;

void CommManager_Initialize()
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	af00      	add	r7, sp, #0
	kCommData.bInitialized = true;
 800c68c:	4b03      	ldr	r3, [pc, #12]	; (800c69c <CommManager_Initialize+0x14>)
 800c68e:	2201      	movs	r2, #1
 800c690:	701a      	strb	r2, [r3, #0]
	CommManager_FlushFrame();
 800c692:	f000 f917 	bl	800c8c4 <CommManager_FlushFrame>
}
 800c696:	bf00      	nop
 800c698:	bd80      	pop	{r7, pc}
 800c69a:	bf00      	nop
 800c69c:	200007d8 	.word	0x200007d8

0800c6a0 <CommManager_Operate>:
void CommManager_Operate()
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b084      	sub	sp, #16
 800c6a4:	af00      	add	r7, sp, #0
	bool bResult;
	float * pfPointer;
	float fValue;

	if(kCommData.bInitialized)
 800c6a6:	4b64      	ldr	r3, [pc, #400]	; (800c838 <CommManager_Operate+0x198>)
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	f000 80ba 	beq.w	800c824 <CommManager_Operate+0x184>
	{

		switch (kCommData.eState)
 800c6b0:	4b61      	ldr	r3, [pc, #388]	; (800c838 <CommManager_Operate+0x198>)
 800c6b2:	7a1b      	ldrb	r3, [r3, #8]
 800c6b4:	2b07      	cmp	r3, #7
 800c6b6:	f200 80b7 	bhi.w	800c828 <CommManager_Operate+0x188>
 800c6ba:	a201      	add	r2, pc, #4	; (adr r2, 800c6c0 <CommManager_Operate+0x20>)
 800c6bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6c0:	0800c6e1 	.word	0x0800c6e1
 800c6c4:	0800c829 	.word	0x0800c829
 800c6c8:	0800c6e9 	.word	0x0800c6e9
 800c6cc:	0800c705 	.word	0x0800c705
 800c6d0:	0800c73b 	.word	0x0800c73b
 800c6d4:	0800c757 	.word	0x0800c757
 800c6d8:	0800c829 	.word	0x0800c829
 800c6dc:	0800c80b 	.word	0x0800c80b
		{
		case Comm_Initialized:

			kCommData.eState = Comm_Idle;
 800c6e0:	4b55      	ldr	r3, [pc, #340]	; (800c838 <CommManager_Operate+0x198>)
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	721a      	strb	r2, [r3, #8]
			break;
 800c6e6:	e0a2      	b.n	800c82e <CommManager_Operate+0x18e>

			//Wait for new Arm_Transmission call
			break;
		case Comm_OpenTransmission:

			kCommData.u8Frame[0] = dOpeningByte;
 800c6e8:	4b53      	ldr	r3, [pc, #332]	; (800c838 <CommManager_Operate+0x198>)
 800c6ea:	220a      	movs	r2, #10
 800c6ec:	731a      	strb	r2, [r3, #12]
			kCommData.u8CurrentFrameLength = 1;
 800c6ee:	4b52      	ldr	r3, [pc, #328]	; (800c838 <CommManager_Operate+0x198>)
 800c6f0:	2201      	movs	r2, #1
 800c6f2:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800c6f4:	4b50      	ldr	r3, [pc, #320]	; (800c838 <CommManager_Operate+0x198>)
 800c6f6:	7a1a      	ldrb	r2, [r3, #8]
 800c6f8:	4b4f      	ldr	r3, [pc, #316]	; (800c838 <CommManager_Operate+0x198>)
 800c6fa:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800c6fc:	4b4e      	ldr	r3, [pc, #312]	; (800c838 <CommManager_Operate+0x198>)
 800c6fe:	2205      	movs	r2, #5
 800c700:	721a      	strb	r2, [r3, #8]
			break;
 800c702:	e094      	b.n	800c82e <CommManager_Operate+0x18e>
		case Comm_AssembleFrame:

			pfPointer = kCommData.pkMemoryPointer->fDataPointer;
 800c704:	4b4c      	ldr	r3, [pc, #304]	; (800c838 <CommManager_Operate+0x198>)
 800c706:	685b      	ldr	r3, [r3, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	60bb      	str	r3, [r7, #8]
			fValue = pfPointer[kCommData.u16ReadoutPointer];
 800c70c:	4b4a      	ldr	r3, [pc, #296]	; (800c838 <CommManager_Operate+0x198>)
 800c70e:	895b      	ldrh	r3, [r3, #10]
 800c710:	009b      	lsls	r3, r3, #2
 800c712:	68ba      	ldr	r2, [r7, #8]
 800c714:	4413      	add	r3, r2
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	607b      	str	r3, [r7, #4]
			FrameAssembler_ConvertFloatToCharArray(kCommData.u8Frame, fValue);
 800c71a:	ed97 0a01 	vldr	s0, [r7, #4]
 800c71e:	4847      	ldr	r0, [pc, #284]	; (800c83c <CommManager_Operate+0x19c>)
 800c720:	f000 f8ea 	bl	800c8f8 <FrameAssembler_ConvertFloatToCharArray>
			kCommData.u8CurrentFrameLength = 10;
 800c724:	4b44      	ldr	r3, [pc, #272]	; (800c838 <CommManager_Operate+0x198>)
 800c726:	220a      	movs	r2, #10
 800c728:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800c72a:	4b43      	ldr	r3, [pc, #268]	; (800c838 <CommManager_Operate+0x198>)
 800c72c:	7a1a      	ldrb	r2, [r3, #8]
 800c72e:	4b42      	ldr	r3, [pc, #264]	; (800c838 <CommManager_Operate+0x198>)
 800c730:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800c732:	4b41      	ldr	r3, [pc, #260]	; (800c838 <CommManager_Operate+0x198>)
 800c734:	2205      	movs	r2, #5
 800c736:	721a      	strb	r2, [r3, #8]
			break;
 800c738:	e079      	b.n	800c82e <CommManager_Operate+0x18e>
		case Comm_CloseTransmission:

			kCommData.u8Frame[0] = dClosingByte;
 800c73a:	4b3f      	ldr	r3, [pc, #252]	; (800c838 <CommManager_Operate+0x198>)
 800c73c:	220d      	movs	r2, #13
 800c73e:	731a      	strb	r2, [r3, #12]
			kCommData.u8CurrentFrameLength = 1;
 800c740:	4b3d      	ldr	r3, [pc, #244]	; (800c838 <CommManager_Operate+0x198>)
 800c742:	2201      	movs	r2, #1
 800c744:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800c746:	4b3c      	ldr	r3, [pc, #240]	; (800c838 <CommManager_Operate+0x198>)
 800c748:	7a1a      	ldrb	r2, [r3, #8]
 800c74a:	4b3b      	ldr	r3, [pc, #236]	; (800c838 <CommManager_Operate+0x198>)
 800c74c:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800c74e:	4b3a      	ldr	r3, [pc, #232]	; (800c838 <CommManager_Operate+0x198>)
 800c750:	2205      	movs	r2, #5
 800c752:	721a      	strb	r2, [r3, #8]
			break;
 800c754:	e06b      	b.n	800c82e <CommManager_Operate+0x18e>
		case Comm_Transmit:

			bResult = USB_TransmitData(kCommData.u8Frame, kCommData.u8CurrentFrameLength);
 800c756:	4b38      	ldr	r3, [pc, #224]	; (800c838 <CommManager_Operate+0x198>)
 800c758:	7d9b      	ldrb	r3, [r3, #22]
 800c75a:	4619      	mov	r1, r3
 800c75c:	4837      	ldr	r0, [pc, #220]	; (800c83c <CommManager_Operate+0x19c>)
 800c75e:	f000 f8f3 	bl	800c948 <USB_TransmitData>
 800c762:	4603      	mov	r3, r0
 800c764:	73fb      	strb	r3, [r7, #15]
			if( !bResult )
 800c766:	7bfb      	ldrb	r3, [r7, #15]
 800c768:	f083 0301 	eor.w	r3, r3, #1
 800c76c:	b2db      	uxtb	r3, r3
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d039      	beq.n	800c7e6 <CommManager_Operate+0x146>
			{
				kCommData.u8TrialsCounter = 0;
 800c772:	4b31      	ldr	r3, [pc, #196]	; (800c838 <CommManager_Operate+0x198>)
 800c774:	2200      	movs	r2, #0
 800c776:	75da      	strb	r2, [r3, #23]
				if ( kCommData.ePreviousState == Comm_AssembleFrame )
 800c778:	4b2f      	ldr	r3, [pc, #188]	; (800c838 <CommManager_Operate+0x198>)
 800c77a:	7a5b      	ldrb	r3, [r3, #9]
 800c77c:	2b03      	cmp	r3, #3
 800c77e:	d113      	bne.n	800c7a8 <CommManager_Operate+0x108>
				{
					kCommData.u16ReadoutPointer++;
 800c780:	4b2d      	ldr	r3, [pc, #180]	; (800c838 <CommManager_Operate+0x198>)
 800c782:	895b      	ldrh	r3, [r3, #10]
 800c784:	3301      	adds	r3, #1
 800c786:	b29a      	uxth	r2, r3
 800c788:	4b2b      	ldr	r3, [pc, #172]	; (800c838 <CommManager_Operate+0x198>)
 800c78a:	815a      	strh	r2, [r3, #10]
					kCommData.eState = Comm_AssembleFrame;
 800c78c:	4b2a      	ldr	r3, [pc, #168]	; (800c838 <CommManager_Operate+0x198>)
 800c78e:	2203      	movs	r2, #3
 800c790:	721a      	strb	r2, [r3, #8]
					if( kCommData.u16ReadoutPointer >= dMemoryWidth)
 800c792:	4b29      	ldr	r3, [pc, #164]	; (800c838 <CommManager_Operate+0x198>)
 800c794:	895b      	ldrh	r3, [r3, #10]
 800c796:	2b0f      	cmp	r3, #15
 800c798:	d948      	bls.n	800c82c <CommManager_Operate+0x18c>
					{
						kCommData.eState = Comm_CloseTransmission;
 800c79a:	4b27      	ldr	r3, [pc, #156]	; (800c838 <CommManager_Operate+0x198>)
 800c79c:	2204      	movs	r2, #4
 800c79e:	721a      	strb	r2, [r3, #8]
						kCommData.u16ReadoutPointer = 0;
 800c7a0:	4b25      	ldr	r3, [pc, #148]	; (800c838 <CommManager_Operate+0x198>)
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	815a      	strh	r2, [r3, #10]
				if(kCommData.u8TrialsCounter > dMaxTrialsCount)
				{
					kCommData.eState = Comm_Abort;
				}
			}
			break;
 800c7a6:	e041      	b.n	800c82c <CommManager_Operate+0x18c>
				else if( kCommData.ePreviousState == Comm_CloseTransmission)
 800c7a8:	4b23      	ldr	r3, [pc, #140]	; (800c838 <CommManager_Operate+0x198>)
 800c7aa:	7a5b      	ldrb	r3, [r3, #9]
 800c7ac:	2b04      	cmp	r3, #4
 800c7ae:	d107      	bne.n	800c7c0 <CommManager_Operate+0x120>
					kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSent;
 800c7b0:	4b21      	ldr	r3, [pc, #132]	; (800c838 <CommManager_Operate+0x198>)
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	2202      	movs	r2, #2
 800c7b6:	711a      	strb	r2, [r3, #4]
					kCommData.eState = Comm_Idle;
 800c7b8:	4b1f      	ldr	r3, [pc, #124]	; (800c838 <CommManager_Operate+0x198>)
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	721a      	strb	r2, [r3, #8]
			break;
 800c7be:	e035      	b.n	800c82c <CommManager_Operate+0x18c>
				else if ( kCommData.ePreviousState == Comm_OpenTransmission )
 800c7c0:	4b1d      	ldr	r3, [pc, #116]	; (800c838 <CommManager_Operate+0x198>)
 800c7c2:	7a5b      	ldrb	r3, [r3, #9]
 800c7c4:	2b02      	cmp	r3, #2
 800c7c6:	d106      	bne.n	800c7d6 <CommManager_Operate+0x136>
					kCommData.u16ReadoutPointer = 0;
 800c7c8:	4b1b      	ldr	r3, [pc, #108]	; (800c838 <CommManager_Operate+0x198>)
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	815a      	strh	r2, [r3, #10]
					kCommData.eState = Comm_AssembleFrame;
 800c7ce:	4b1a      	ldr	r3, [pc, #104]	; (800c838 <CommManager_Operate+0x198>)
 800c7d0:	2203      	movs	r2, #3
 800c7d2:	721a      	strb	r2, [r3, #8]
			break;
 800c7d4:	e02a      	b.n	800c82c <CommManager_Operate+0x18c>
					AssertError(AppError_TransmissionLogicBroken);
 800c7d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800c7da:	f7ff fb55 	bl	800be88 <AssertError>
					kCommData.eState = Comm_Abort;
 800c7de:	4b16      	ldr	r3, [pc, #88]	; (800c838 <CommManager_Operate+0x198>)
 800c7e0:	2207      	movs	r2, #7
 800c7e2:	721a      	strb	r2, [r3, #8]
			break;
 800c7e4:	e022      	b.n	800c82c <CommManager_Operate+0x18c>
				kCommData.eState = kCommData.ePreviousState;
 800c7e6:	4b14      	ldr	r3, [pc, #80]	; (800c838 <CommManager_Operate+0x198>)
 800c7e8:	7a5a      	ldrb	r2, [r3, #9]
 800c7ea:	4b13      	ldr	r3, [pc, #76]	; (800c838 <CommManager_Operate+0x198>)
 800c7ec:	721a      	strb	r2, [r3, #8]
				kCommData.u8TrialsCounter++;
 800c7ee:	4b12      	ldr	r3, [pc, #72]	; (800c838 <CommManager_Operate+0x198>)
 800c7f0:	7ddb      	ldrb	r3, [r3, #23]
 800c7f2:	3301      	adds	r3, #1
 800c7f4:	b2da      	uxtb	r2, r3
 800c7f6:	4b10      	ldr	r3, [pc, #64]	; (800c838 <CommManager_Operate+0x198>)
 800c7f8:	75da      	strb	r2, [r3, #23]
				if(kCommData.u8TrialsCounter > dMaxTrialsCount)
 800c7fa:	4b0f      	ldr	r3, [pc, #60]	; (800c838 <CommManager_Operate+0x198>)
 800c7fc:	7ddb      	ldrb	r3, [r3, #23]
 800c7fe:	2b03      	cmp	r3, #3
 800c800:	d914      	bls.n	800c82c <CommManager_Operate+0x18c>
					kCommData.eState = Comm_Abort;
 800c802:	4b0d      	ldr	r3, [pc, #52]	; (800c838 <CommManager_Operate+0x198>)
 800c804:	2207      	movs	r2, #7
 800c806:	721a      	strb	r2, [r3, #8]
			break;
 800c808:	e010      	b.n	800c82c <CommManager_Operate+0x18c>
		case Comm_Receiving:

			break;
		case Comm_Abort:

			kCommData.eState = Comm_Idle;
 800c80a:	4b0b      	ldr	r3, [pc, #44]	; (800c838 <CommManager_Operate+0x198>)
 800c80c:	2201      	movs	r2, #1
 800c80e:	721a      	strb	r2, [r3, #8]

			kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
 800c810:	4b09      	ldr	r3, [pc, #36]	; (800c838 <CommManager_Operate+0x198>)
 800c812:	685b      	ldr	r3, [r3, #4]
 800c814:	2203      	movs	r2, #3
 800c816:	711a      	strb	r2, [r3, #4]
			kCommData.u16ReadoutPointer = 0;
 800c818:	4b07      	ldr	r3, [pc, #28]	; (800c838 <CommManager_Operate+0x198>)
 800c81a:	2200      	movs	r2, #0
 800c81c:	815a      	strh	r2, [r3, #10]
			CommManager_FlushFrame();
 800c81e:	f000 f851 	bl	800c8c4 <CommManager_FlushFrame>
			break;
 800c822:	e004      	b.n	800c82e <CommManager_Operate+0x18e>
		default:

			break;
		}
	}
 800c824:	bf00      	nop
 800c826:	e002      	b.n	800c82e <CommManager_Operate+0x18e>
			break;
 800c828:	bf00      	nop
 800c82a:	e000      	b.n	800c82e <CommManager_Operate+0x18e>
			break;
 800c82c:	bf00      	nop
}
 800c82e:	bf00      	nop
 800c830:	3710      	adds	r7, #16
 800c832:	46bd      	mov	sp, r7
 800c834:	bd80      	pop	{r7, pc}
 800c836:	bf00      	nop
 800c838:	200007d8 	.word	0x200007d8
 800c83c:	200007e4 	.word	0x200007e4

0800c840 <CommManager_SetUSBConnectionState>:

void CommManager_SetUSBConnectionState( USBState_t eState )
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b082      	sub	sp, #8
 800c844:	af00      	add	r7, sp, #0
 800c846:	4603      	mov	r3, r0
 800c848:	71fb      	strb	r3, [r7, #7]
	//todo: Add periodic change of the VSENSE pin
	if( eState == USB_Connected)
 800c84a:	79fb      	ldrb	r3, [r7, #7]
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d106      	bne.n	800c85e <CommManager_SetUSBConnectionState+0x1e>
	{
		kCommData.bUSBConnected = true;
 800c850:	4b09      	ldr	r3, [pc, #36]	; (800c878 <CommManager_SetUSBConnectionState+0x38>)
 800c852:	2201      	movs	r2, #1
 800c854:	761a      	strb	r2, [r3, #24]
		OperateLED_C(eLED_On);
 800c856:	2000      	movs	r0, #0
 800c858:	f7f4 fb46 	bl	8000ee8 <OperateLED_C>
	{
		kCommData.bUSBConnected = false;
		kCommData.eState = Comm_Abort; // Cancel transmission - clear buffer, stop frame assembly and other;
		OperateLED_C(eLED_Off);
	}
}
 800c85c:	e008      	b.n	800c870 <CommManager_SetUSBConnectionState+0x30>
		kCommData.bUSBConnected = false;
 800c85e:	4b06      	ldr	r3, [pc, #24]	; (800c878 <CommManager_SetUSBConnectionState+0x38>)
 800c860:	2200      	movs	r2, #0
 800c862:	761a      	strb	r2, [r3, #24]
		kCommData.eState = Comm_Abort; // Cancel transmission - clear buffer, stop frame assembly and other;
 800c864:	4b04      	ldr	r3, [pc, #16]	; (800c878 <CommManager_SetUSBConnectionState+0x38>)
 800c866:	2207      	movs	r2, #7
 800c868:	721a      	strb	r2, [r3, #8]
		OperateLED_C(eLED_Off);
 800c86a:	2001      	movs	r0, #1
 800c86c:	f7f4 fb3c 	bl	8000ee8 <OperateLED_C>
}
 800c870:	bf00      	nop
 800c872:	3708      	adds	r7, #8
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}
 800c878:	200007d8 	.word	0x200007d8

0800c87c <ComManager_ArmTransmission>:

void ComManager_ArmTransmission()
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	af00      	add	r7, sp, #0
	DataHandler_AccessMemoryInterchange(&kCommData.pkMemoryPointer);
 800c880:	480e      	ldr	r0, [pc, #56]	; (800c8bc <ComManager_ArmTransmission+0x40>)
 800c882:	f7ff fcd1 	bl	800c228 <DataHandler_AccessMemoryInterchange>

	if( kCommData.bUSBConnected)
 800c886:	4b0e      	ldr	r3, [pc, #56]	; (800c8c0 <ComManager_ArmTransmission+0x44>)
 800c888:	7e1b      	ldrb	r3, [r3, #24]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d00f      	beq.n	800c8ae <ComManager_ArmTransmission+0x32>
	{
		if(kCommData.eState == Comm_Idle)
 800c88e:	4b0c      	ldr	r3, [pc, #48]	; (800c8c0 <ComManager_ArmTransmission+0x44>)
 800c890:	7a1b      	ldrb	r3, [r3, #8]
 800c892:	2b01      	cmp	r3, #1
 800c894:	d106      	bne.n	800c8a4 <ComManager_ArmTransmission+0x28>
		{
			kCommData.eState = Comm_OpenTransmission;
 800c896:	4b0a      	ldr	r3, [pc, #40]	; (800c8c0 <ComManager_ArmTransmission+0x44>)
 800c898:	2202      	movs	r2, #2
 800c89a:	721a      	strb	r2, [r3, #8]
			kCommData.u16ReadoutPointer = 0;
 800c89c:	4b08      	ldr	r3, [pc, #32]	; (800c8c0 <ComManager_ArmTransmission+0x44>)
 800c89e:	2200      	movs	r2, #0
 800c8a0:	815a      	strh	r2, [r3, #10]
	else
	{
		kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
	}

}
 800c8a2:	e008      	b.n	800c8b6 <ComManager_ArmTransmission+0x3a>
			AssertError(AppError_TransmissionOverlap);
 800c8a4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800c8a8:	f7ff faee 	bl	800be88 <AssertError>
}
 800c8ac:	e003      	b.n	800c8b6 <ComManager_ArmTransmission+0x3a>
		kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
 800c8ae:	4b04      	ldr	r3, [pc, #16]	; (800c8c0 <ComManager_ArmTransmission+0x44>)
 800c8b0:	685b      	ldr	r3, [r3, #4]
 800c8b2:	2203      	movs	r2, #3
 800c8b4:	711a      	strb	r2, [r3, #4]
}
 800c8b6:	bf00      	nop
 800c8b8:	bd80      	pop	{r7, pc}
 800c8ba:	bf00      	nop
 800c8bc:	200007dc 	.word	0x200007dc
 800c8c0:	200007d8 	.word	0x200007d8

0800c8c4 <CommManager_FlushFrame>:

/* Internal functions */

void CommManager_FlushFrame()
{
 800c8c4:	b480      	push	{r7}
 800c8c6:	b083      	sub	sp, #12
 800c8c8:	af00      	add	r7, sp, #0
	for(uint8_t u8Idx = 0; u8Idx < dMaxDataLenght; u8Idx++)
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	71fb      	strb	r3, [r7, #7]
 800c8ce:	e007      	b.n	800c8e0 <CommManager_FlushFrame+0x1c>
	{
		kCommData.u8Frame[u8Idx] = 0;
 800c8d0:	79fb      	ldrb	r3, [r7, #7]
 800c8d2:	4a08      	ldr	r2, [pc, #32]	; (800c8f4 <CommManager_FlushFrame+0x30>)
 800c8d4:	4413      	add	r3, r2
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	731a      	strb	r2, [r3, #12]
	for(uint8_t u8Idx = 0; u8Idx < dMaxDataLenght; u8Idx++)
 800c8da:	79fb      	ldrb	r3, [r7, #7]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	71fb      	strb	r3, [r7, #7]
 800c8e0:	79fb      	ldrb	r3, [r7, #7]
 800c8e2:	2b09      	cmp	r3, #9
 800c8e4:	d9f4      	bls.n	800c8d0 <CommManager_FlushFrame+0xc>
	}
}
 800c8e6:	bf00      	nop
 800c8e8:	bf00      	nop
 800c8ea:	370c      	adds	r7, #12
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f2:	4770      	bx	lr
 800c8f4:	200007d8 	.word	0x200007d8

0800c8f8 <FrameAssembler_ConvertFloatToCharArray>:

#include "FrameAssembler.h"
#include <stdio.h>

void FrameAssembler_ConvertFloatToCharArray(uint8_t *pResultArray, float fNumber)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b082      	sub	sp, #8
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
 800c900:	ed87 0a00 	vstr	s0, [r7]
	sprintf((char*)pResultArray,"%+8.4f \t",fNumber);
 800c904:	6838      	ldr	r0, [r7, #0]
 800c906:	f7f3 fe27 	bl	8000558 <__aeabi_f2d>
 800c90a:	4602      	mov	r2, r0
 800c90c:	460b      	mov	r3, r1
 800c90e:	4904      	ldr	r1, [pc, #16]	; (800c920 <FrameAssembler_ConvertFloatToCharArray+0x28>)
 800c910:	6878      	ldr	r0, [r7, #4]
 800c912:	f002 f8b3 	bl	800ea7c <siprintf>
}
 800c916:	bf00      	nop
 800c918:	3708      	adds	r7, #8
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}
 800c91e:	bf00      	nop
 800c920:	08010f90 	.word	0x08010f90

0800c924 <USB_InitalizeTransmitterLogic>:
//static uint8_t Buf[] = "Test/r/n";

void ConvertDataToBytes(float *Dataset);

void USB_InitalizeTransmitterLogic(ADC_HandleTypeDef *phADCHandle)
{
 800c924:	b480      	push	{r7}
 800c926:	b083      	sub	sp, #12
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
	kUSBTransmitterData.phADCHandle = phADCHandle;
 800c92c:	4a05      	ldr	r2, [pc, #20]	; (800c944 <USB_InitalizeTransmitterLogic+0x20>)
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6093      	str	r3, [r2, #8]
	kUSBTransmitterData.bInitialized = true;
 800c932:	4b04      	ldr	r3, [pc, #16]	; (800c944 <USB_InitalizeTransmitterLogic+0x20>)
 800c934:	2201      	movs	r2, #1
 800c936:	701a      	strb	r2, [r3, #0]
}
 800c938:	bf00      	nop
 800c93a:	370c      	adds	r7, #12
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr
 800c944:	200007f4 	.word	0x200007f4

0800c948 <USB_TransmitData>:

bool USB_TransmitData(uint8_t *Dataset, uint8_t u8Length)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b084      	sub	sp, #16
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	460b      	mov	r3, r1
 800c952:	70fb      	strb	r3, [r7, #3]
	bool bResult = true;
 800c954:	2301      	movs	r3, #1
 800c956:	73fb      	strb	r3, [r7, #15]

	if(kUSBTransmitterData.bInitialized)
 800c958:	4b0a      	ldr	r3, [pc, #40]	; (800c984 <USB_TransmitData+0x3c>)
 800c95a:	781b      	ldrb	r3, [r3, #0]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d00b      	beq.n	800c978 <USB_TransmitData+0x30>
	{
	/*
	 * result = true means that a fault occurred
	 */
	bResult = CDC_Transmit_FS(Dataset,  u8Length);
 800c960:	78fb      	ldrb	r3, [r7, #3]
 800c962:	b29b      	uxth	r3, r3
 800c964:	4619      	mov	r1, r3
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f000 ff76 	bl	800d858 <CDC_Transmit_FS>
 800c96c:	4603      	mov	r3, r0
 800c96e:	2b00      	cmp	r3, #0
 800c970:	bf14      	ite	ne
 800c972:	2301      	movne	r3, #1
 800c974:	2300      	moveq	r3, #0
 800c976:	73fb      	strb	r3, [r7, #15]
	}
	return bResult;
 800c978:	7bfb      	ldrb	r3, [r7, #15]
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	3710      	adds	r7, #16
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}
 800c982:	bf00      	nop
 800c984:	200007f4 	.word	0x200007f4

0800c988 <USB_CheckForUSBConnection>:

void USB_CheckForUSBConnection()
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	af00      	add	r7, sp, #0
	if( kUSBTransmitterData.bInitialized )
 800c98c:	4b1e      	ldr	r3, [pc, #120]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c98e:	781b      	ldrb	r3, [r3, #0]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d037      	beq.n	800ca04 <USB_CheckForUSBConnection+0x7c>
	{
		if( !kUSBTransmitterData.bCheckStarted )
 800c994:	4b1c      	ldr	r3, [pc, #112]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c996:	785b      	ldrb	r3, [r3, #1]
 800c998:	f083 0301 	eor.w	r3, r3, #1
 800c99c:	b2db      	uxtb	r3, r3
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d007      	beq.n	800c9b2 <USB_CheckForUSBConnection+0x2a>
		{
			HAL_ADC_Start_IT(kUSBTransmitterData.phADCHandle);
 800c9a2:	4b19      	ldr	r3, [pc, #100]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9a4:	689b      	ldr	r3, [r3, #8]
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f7f4 fbee 	bl	8001188 <HAL_ADC_Start_IT>
			kUSBTransmitterData.bCheckStarted = true;
 800c9ac:	4b16      	ldr	r3, [pc, #88]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9ae:	2201      	movs	r2, #1
 800c9b0:	705a      	strb	r2, [r3, #1]
		}

		if( kUSBTransmitterData.bNewMeasurement )
 800c9b2:	4b15      	ldr	r3, [pc, #84]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9b4:	789b      	ldrb	r3, [r3, #2]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d024      	beq.n	800ca04 <USB_CheckForUSBConnection+0x7c>
		{
			kUSBTransmitterData.bNewMeasurement = false;
 800c9ba:	4b13      	ldr	r3, [pc, #76]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9bc:	2200      	movs	r2, #0
 800c9be:	709a      	strb	r2, [r3, #2]
			if( (kUSBTransmitterData.u32MeasuredVbus < dLowThreshold) && kUSBTransmitterData.bConnected )
 800c9c0:	4b11      	ldr	r3, [pc, #68]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9c2:	889b      	ldrh	r3, [r3, #4]
 800c9c4:	f640 429a 	movw	r2, #3226	; 0xc9a
 800c9c8:	4293      	cmp	r3, r2
 800c9ca:	d809      	bhi.n	800c9e0 <USB_CheckForUSBConnection+0x58>
 800c9cc:	4b0e      	ldr	r3, [pc, #56]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9ce:	78db      	ldrb	r3, [r3, #3]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d005      	beq.n	800c9e0 <USB_CheckForUSBConnection+0x58>
			{
				kUSBTransmitterData.bConnected = false;
 800c9d4:	4b0c      	ldr	r3, [pc, #48]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	70da      	strb	r2, [r3, #3]
				CallForUSBDisonnection();
 800c9da:	f7ff fcd7 	bl	800c38c <CallForUSBDisonnection>
				CallForUSBConnection();
			}
		}
	}

}
 800c9de:	e011      	b.n	800ca04 <USB_CheckForUSBConnection+0x7c>
			else if ( (kUSBTransmitterData.u32MeasuredVbus > dHighThreshold) && !kUSBTransmitterData.bConnected )
 800c9e0:	4b09      	ldr	r3, [pc, #36]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9e2:	889b      	ldrh	r3, [r3, #4]
 800c9e4:	f640 5217 	movw	r2, #3351	; 0xd17
 800c9e8:	4293      	cmp	r3, r2
 800c9ea:	d90b      	bls.n	800ca04 <USB_CheckForUSBConnection+0x7c>
 800c9ec:	4b06      	ldr	r3, [pc, #24]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9ee:	78db      	ldrb	r3, [r3, #3]
 800c9f0:	f083 0301 	eor.w	r3, r3, #1
 800c9f4:	b2db      	uxtb	r3, r3
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d004      	beq.n	800ca04 <USB_CheckForUSBConnection+0x7c>
				kUSBTransmitterData.bConnected = true;
 800c9fa:	4b03      	ldr	r3, [pc, #12]	; (800ca08 <USB_CheckForUSBConnection+0x80>)
 800c9fc:	2201      	movs	r2, #1
 800c9fe:	70da      	strb	r2, [r3, #3]
				CallForUSBConnection();
 800ca00:	f7ff fcbd 	bl	800c37e <CallForUSBConnection>
}
 800ca04:	bf00      	nop
 800ca06:	bd80      	pop	{r7, pc}
 800ca08:	200007f4 	.word	0x200007f4

0800ca0c <USB_SignalizeVBUSMeasurementReady>:

void USB_SignalizeVBUSMeasurementReady(uint32_t u32Result)
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b083      	sub	sp, #12
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
	kUSBTransmitterData.bNewMeasurement = true;
 800ca14:	4b07      	ldr	r3, [pc, #28]	; (800ca34 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800ca16:	2201      	movs	r2, #1
 800ca18:	709a      	strb	r2, [r3, #2]
	kUSBTransmitterData.u32MeasuredVbus = u32Result;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	b29a      	uxth	r2, r3
 800ca1e:	4b05      	ldr	r3, [pc, #20]	; (800ca34 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800ca20:	809a      	strh	r2, [r3, #4]
	kUSBTransmitterData.bCheckStarted = false;
 800ca22:	4b04      	ldr	r3, [pc, #16]	; (800ca34 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800ca24:	2200      	movs	r2, #0
 800ca26:	705a      	strb	r2, [r3, #1]
}
 800ca28:	bf00      	nop
 800ca2a:	370c      	adds	r7, #12
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca32:	4770      	bx	lr
 800ca34:	200007f4 	.word	0x200007f4

0800ca38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800ca3c:	f7f4 faca 	bl	8000fd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800ca40:	f000 f83c 	bl	800cabc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800ca44:	f000 fa9c 	bl	800cf80 <MX_GPIO_Init>
  MX_DMA_Init();
 800ca48:	f000 fa7a 	bl	800cf40 <MX_DMA_Init>
  MX_RTC_Init();
 800ca4c:	f000 f950 	bl	800ccf0 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800ca50:	f000 f9a8 	bl	800cda4 <MX_SDIO_SD_Init>
  MX_I2C1_Init();
 800ca54:	f000 f8f0 	bl	800cc38 <MX_I2C1_Init>
  MX_I2C2_Init();
 800ca58:	f000 f91c 	bl	800cc94 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800ca5c:	f000 fa46 	bl	800ceec <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800ca60:	f000 fe3c 	bl	800d6dc <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 800ca64:	f000 f9ce 	bl	800ce04 <MX_TIM2_Init>
  MX_ADC1_Init();
 800ca68:	f000 f894 	bl	800cb94 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  SensorArray_Init(&hi2c1, &hi2c2);
 800ca6c:	490e      	ldr	r1, [pc, #56]	; (800caa8 <main+0x70>)
 800ca6e:	480f      	ldr	r0, [pc, #60]	; (800caac <main+0x74>)
 800ca70:	f7fd fb70 	bl	800a154 <SensorArray_Init>
  USB_InitalizeTransmitterLogic(&hadc1);
 800ca74:	480e      	ldr	r0, [pc, #56]	; (800cab0 <main+0x78>)
 800ca76:	f7ff ff55 	bl	800c924 <USB_InitalizeTransmitterLogic>

  HAL_TIM_Base_Start_IT(&htim2);
 800ca7a:	480e      	ldr	r0, [pc, #56]	; (800cab4 <main+0x7c>)
 800ca7c:	f7fa fb00 	bl	8007080 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, SET);
 800ca80:	2201      	movs	r2, #1
 800ca82:	2101      	movs	r1, #1
 800ca84:	480c      	ldr	r0, [pc, #48]	; (800cab8 <main+0x80>)
 800ca86:	f7f5 fda9 	bl	80025dc <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, SET);
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ca90:	4809      	ldr	r0, [pc, #36]	; (800cab8 <main+0x80>)
 800ca92:	f7f5 fda3 	bl	80025dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, SET);
 800ca96:	2201      	movs	r2, #1
 800ca98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800ca9c:	4806      	ldr	r0, [pc, #24]	; (800cab8 <main+0x80>)
 800ca9e:	f7f5 fd9d 	bl	80025dc <HAL_GPIO_WritePin>

  while (1)
  {
	  ApplicationPerform();
 800caa2:	f7ff f8b3 	bl	800bc0c <ApplicationPerform>
 800caa6:	e7fc      	b.n	800caa2 <main+0x6a>
 800caa8:	20000b5c 	.word	0x20000b5c
 800caac:	20000b08 	.word	0x20000b08
 800cab0:	20000bb0 	.word	0x20000bb0
 800cab4:	20000ce0 	.word	0x20000ce0
 800cab8:	40020800 	.word	0x40020800

0800cabc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b094      	sub	sp, #80	; 0x50
 800cac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cac2:	f107 0320 	add.w	r3, r7, #32
 800cac6:	2230      	movs	r2, #48	; 0x30
 800cac8:	2100      	movs	r1, #0
 800caca:	4618      	mov	r0, r3
 800cacc:	f001 fb64 	bl	800e198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cad0:	f107 030c 	add.w	r3, r7, #12
 800cad4:	2200      	movs	r2, #0
 800cad6:	601a      	str	r2, [r3, #0]
 800cad8:	605a      	str	r2, [r3, #4]
 800cada:	609a      	str	r2, [r3, #8]
 800cadc:	60da      	str	r2, [r3, #12]
 800cade:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800cae0:	2300      	movs	r3, #0
 800cae2:	60bb      	str	r3, [r7, #8]
 800cae4:	4b29      	ldr	r3, [pc, #164]	; (800cb8c <SystemClock_Config+0xd0>)
 800cae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cae8:	4a28      	ldr	r2, [pc, #160]	; (800cb8c <SystemClock_Config+0xd0>)
 800caea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caee:	6413      	str	r3, [r2, #64]	; 0x40
 800caf0:	4b26      	ldr	r3, [pc, #152]	; (800cb8c <SystemClock_Config+0xd0>)
 800caf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800caf8:	60bb      	str	r3, [r7, #8]
 800cafa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800cafc:	2300      	movs	r3, #0
 800cafe:	607b      	str	r3, [r7, #4]
 800cb00:	4b23      	ldr	r3, [pc, #140]	; (800cb90 <SystemClock_Config+0xd4>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a22      	ldr	r2, [pc, #136]	; (800cb90 <SystemClock_Config+0xd4>)
 800cb06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800cb0a:	6013      	str	r3, [r2, #0]
 800cb0c:	4b20      	ldr	r3, [pc, #128]	; (800cb90 <SystemClock_Config+0xd4>)
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800cb14:	607b      	str	r3, [r7, #4]
 800cb16:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800cb18:	2305      	movs	r3, #5
 800cb1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800cb1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800cb20:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800cb22:	2301      	movs	r3, #1
 800cb24:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cb26:	2302      	movs	r3, #2
 800cb28:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800cb2a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800cb2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800cb30:	230c      	movs	r3, #12
 800cb32:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800cb34:	2348      	movs	r3, #72	; 0x48
 800cb36:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800cb38:	2302      	movs	r3, #2
 800cb3a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800cb3c:	2303      	movs	r3, #3
 800cb3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cb40:	f107 0320 	add.w	r3, r7, #32
 800cb44:	4618      	mov	r0, r3
 800cb46:	f7f8 fcd7 	bl	80054f8 <HAL_RCC_OscConfig>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d001      	beq.n	800cb54 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800cb50:	f000 faa2 	bl	800d098 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800cb54:	230f      	movs	r3, #15
 800cb56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800cb58:	2302      	movs	r3, #2
 800cb5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800cb60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cb64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800cb66:	2300      	movs	r3, #0
 800cb68:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800cb6a:	f107 030c 	add.w	r3, r7, #12
 800cb6e:	2102      	movs	r1, #2
 800cb70:	4618      	mov	r0, r3
 800cb72:	f7f8 ff37 	bl	80059e4 <HAL_RCC_ClockConfig>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d001      	beq.n	800cb80 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800cb7c:	f000 fa8c 	bl	800d098 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800cb80:	f7f9 f816 	bl	8005bb0 <HAL_RCC_EnableCSS>
}
 800cb84:	bf00      	nop
 800cb86:	3750      	adds	r7, #80	; 0x50
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	40023800 	.word	0x40023800
 800cb90:	40007000 	.word	0x40007000

0800cb94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b084      	sub	sp, #16
 800cb98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800cb9a:	463b      	mov	r3, r7
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	601a      	str	r2, [r3, #0]
 800cba0:	605a      	str	r2, [r3, #4]
 800cba2:	609a      	str	r2, [r3, #8]
 800cba4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800cba6:	4b21      	ldr	r3, [pc, #132]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cba8:	4a21      	ldr	r2, [pc, #132]	; (800cc30 <MX_ADC1_Init+0x9c>)
 800cbaa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800cbac:	4b1f      	ldr	r3, [pc, #124]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbae:	2200      	movs	r2, #0
 800cbb0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800cbb2:	4b1e      	ldr	r3, [pc, #120]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800cbb8:	4b1c      	ldr	r3, [pc, #112]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbba:	2200      	movs	r2, #0
 800cbbc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800cbbe:	4b1b      	ldr	r3, [pc, #108]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800cbc4:	4b19      	ldr	r3, [pc, #100]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800cbcc:	4b17      	ldr	r3, [pc, #92]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbce:	2200      	movs	r2, #0
 800cbd0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800cbd2:	4b16      	ldr	r3, [pc, #88]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbd4:	4a17      	ldr	r2, [pc, #92]	; (800cc34 <MX_ADC1_Init+0xa0>)
 800cbd6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800cbd8:	4b14      	ldr	r3, [pc, #80]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbda:	2200      	movs	r2, #0
 800cbdc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800cbde:	4b13      	ldr	r3, [pc, #76]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbe0:	2201      	movs	r2, #1
 800cbe2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800cbe4:	4b11      	ldr	r3, [pc, #68]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800cbec:	4b0f      	ldr	r3, [pc, #60]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbee:	2201      	movs	r2, #1
 800cbf0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800cbf2:	480e      	ldr	r0, [pc, #56]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cbf4:	f7f4 fa84 	bl	8001100 <HAL_ADC_Init>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d001      	beq.n	800cc02 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800cbfe:	f000 fa4b 	bl	800d098 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800cc02:	2308      	movs	r3, #8
 800cc04:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800cc06:	2301      	movs	r3, #1
 800cc08:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cc0e:	463b      	mov	r3, r7
 800cc10:	4619      	mov	r1, r3
 800cc12:	4806      	ldr	r0, [pc, #24]	; (800cc2c <MX_ADC1_Init+0x98>)
 800cc14:	f7f4 fce2 	bl	80015dc <HAL_ADC_ConfigChannel>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d001      	beq.n	800cc22 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800cc1e:	f000 fa3b 	bl	800d098 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800cc22:	bf00      	nop
 800cc24:	3710      	adds	r7, #16
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}
 800cc2a:	bf00      	nop
 800cc2c:	20000bb0 	.word	0x20000bb0
 800cc30:	40012000 	.word	0x40012000
 800cc34:	0f000001 	.word	0x0f000001

0800cc38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800cc3c:	4b13      	ldr	r3, [pc, #76]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc3e:	4a14      	ldr	r2, [pc, #80]	; (800cc90 <MX_I2C1_Init+0x58>)
 800cc40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 25000;
 800cc42:	4b12      	ldr	r3, [pc, #72]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc44:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800cc48:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800cc4a:	4b10      	ldr	r3, [pc, #64]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800cc50:	4b0e      	ldr	r3, [pc, #56]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc52:	2200      	movs	r2, #0
 800cc54:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800cc56:	4b0d      	ldr	r3, [pc, #52]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc58:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800cc5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800cc5e:	4b0b      	ldr	r3, [pc, #44]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc60:	2200      	movs	r2, #0
 800cc62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800cc64:	4b09      	ldr	r3, [pc, #36]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc66:	2200      	movs	r2, #0
 800cc68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800cc6a:	4b08      	ldr	r3, [pc, #32]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800cc70:	4b06      	ldr	r3, [pc, #24]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc72:	2200      	movs	r2, #0
 800cc74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800cc76:	4805      	ldr	r0, [pc, #20]	; (800cc8c <MX_I2C1_Init+0x54>)
 800cc78:	f7f5 fd08 	bl	800268c <HAL_I2C_Init>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d001      	beq.n	800cc86 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800cc82:	f000 fa09 	bl	800d098 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800cc86:	bf00      	nop
 800cc88:	bd80      	pop	{r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	20000b08 	.word	0x20000b08
 800cc90:	40005400 	.word	0x40005400

0800cc94 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800cc98:	4b13      	ldr	r3, [pc, #76]	; (800cce8 <MX_I2C2_Init+0x54>)
 800cc9a:	4a14      	ldr	r2, [pc, #80]	; (800ccec <MX_I2C2_Init+0x58>)
 800cc9c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 25000;
 800cc9e:	4b12      	ldr	r3, [pc, #72]	; (800cce8 <MX_I2C2_Init+0x54>)
 800cca0:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800cca4:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800cca6:	4b10      	ldr	r3, [pc, #64]	; (800cce8 <MX_I2C2_Init+0x54>)
 800cca8:	2200      	movs	r2, #0
 800ccaa:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800ccac:	4b0e      	ldr	r3, [pc, #56]	; (800cce8 <MX_I2C2_Init+0x54>)
 800ccae:	2200      	movs	r2, #0
 800ccb0:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ccb2:	4b0d      	ldr	r3, [pc, #52]	; (800cce8 <MX_I2C2_Init+0x54>)
 800ccb4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ccb8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ccba:	4b0b      	ldr	r3, [pc, #44]	; (800cce8 <MX_I2C2_Init+0x54>)
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800ccc0:	4b09      	ldr	r3, [pc, #36]	; (800cce8 <MX_I2C2_Init+0x54>)
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ccc6:	4b08      	ldr	r3, [pc, #32]	; (800cce8 <MX_I2C2_Init+0x54>)
 800ccc8:	2200      	movs	r2, #0
 800ccca:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800cccc:	4b06      	ldr	r3, [pc, #24]	; (800cce8 <MX_I2C2_Init+0x54>)
 800ccce:	2200      	movs	r2, #0
 800ccd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800ccd2:	4805      	ldr	r0, [pc, #20]	; (800cce8 <MX_I2C2_Init+0x54>)
 800ccd4:	f7f5 fcda 	bl	800268c <HAL_I2C_Init>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d001      	beq.n	800cce2 <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 800ccde:	f000 f9db 	bl	800d098 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800cce2:	bf00      	nop
 800cce4:	bd80      	pop	{r7, pc}
 800cce6:	bf00      	nop
 800cce8:	20000b5c 	.word	0x20000b5c
 800ccec:	40005800 	.word	0x40005800

0800ccf0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b086      	sub	sp, #24
 800ccf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800ccf6:	1d3b      	adds	r3, r7, #4
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	601a      	str	r2, [r3, #0]
 800ccfc:	605a      	str	r2, [r3, #4]
 800ccfe:	609a      	str	r2, [r3, #8]
 800cd00:	60da      	str	r2, [r3, #12]
 800cd02:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800cd04:	2300      	movs	r3, #0
 800cd06:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800cd08:	4b24      	ldr	r3, [pc, #144]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd0a:	4a25      	ldr	r2, [pc, #148]	; (800cda0 <MX_RTC_Init+0xb0>)
 800cd0c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800cd0e:	4b23      	ldr	r3, [pc, #140]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd10:	2200      	movs	r2, #0
 800cd12:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800cd14:	4b21      	ldr	r3, [pc, #132]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd16:	227f      	movs	r2, #127	; 0x7f
 800cd18:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800cd1a:	4b20      	ldr	r3, [pc, #128]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd1c:	22ff      	movs	r2, #255	; 0xff
 800cd1e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800cd20:	4b1e      	ldr	r3, [pc, #120]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd22:	2200      	movs	r2, #0
 800cd24:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800cd26:	4b1d      	ldr	r3, [pc, #116]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd28:	2200      	movs	r2, #0
 800cd2a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800cd2c:	4b1b      	ldr	r3, [pc, #108]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd2e:	2200      	movs	r2, #0
 800cd30:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800cd32:	481a      	ldr	r0, [pc, #104]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd34:	f7f9 f93e 	bl	8005fb4 <HAL_RTC_Init>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d001      	beq.n	800cd42 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800cd3e:	f000 f9ab 	bl	800d098 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800cd42:	2300      	movs	r3, #0
 800cd44:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800cd46:	2300      	movs	r3, #0
 800cd48:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800cd4e:	2300      	movs	r3, #0
 800cd50:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800cd52:	2300      	movs	r3, #0
 800cd54:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800cd56:	1d3b      	adds	r3, r7, #4
 800cd58:	2201      	movs	r2, #1
 800cd5a:	4619      	mov	r1, r3
 800cd5c:	480f      	ldr	r0, [pc, #60]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd5e:	f7f9 f9ba 	bl	80060d6 <HAL_RTC_SetTime>
 800cd62:	4603      	mov	r3, r0
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d001      	beq.n	800cd6c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800cd68:	f000 f996 	bl	800d098 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 800cd70:	2312      	movs	r3, #18
 800cd72:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x27;
 800cd74:	2327      	movs	r3, #39	; 0x27
 800cd76:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 800cd78:	2321      	movs	r3, #33	; 0x21
 800cd7a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800cd7c:	463b      	mov	r3, r7
 800cd7e:	2201      	movs	r2, #1
 800cd80:	4619      	mov	r1, r3
 800cd82:	4806      	ldr	r0, [pc, #24]	; (800cd9c <MX_RTC_Init+0xac>)
 800cd84:	f7f9 fa64 	bl	8006250 <HAL_RTC_SetDate>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d001      	beq.n	800cd92 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800cd8e:	f000 f983 	bl	800d098 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800cd92:	bf00      	nop
 800cd94:	3718      	adds	r7, #24
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bd80      	pop	{r7, pc}
 800cd9a:	bf00      	nop
 800cd9c:	20000c3c 	.word	0x20000c3c
 800cda0:	40002800 	.word	0x40002800

0800cda4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800cda8:	4b14      	ldr	r3, [pc, #80]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cdaa:	4a15      	ldr	r2, [pc, #84]	; (800ce00 <MX_SDIO_SD_Init+0x5c>)
 800cdac:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800cdae:	4b13      	ldr	r3, [pc, #76]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800cdb4:	4b11      	ldr	r3, [pc, #68]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800cdba:	4b10      	ldr	r3, [pc, #64]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800cdc0:	4b0e      	ldr	r3, [pc, #56]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800cdc6:	4b0d      	ldr	r3, [pc, #52]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cdc8:	2200      	movs	r2, #0
 800cdca:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800cdcc:	4b0b      	ldr	r3, [pc, #44]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cdce:	2200      	movs	r2, #0
 800cdd0:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 800cdd2:	480a      	ldr	r0, [pc, #40]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cdd4:	f7f9 fb55 	bl	8006482 <HAL_SD_Init>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d001      	beq.n	800cde2 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 800cdde:	f000 f95b 	bl	800d098 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800cde2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cde6:	4805      	ldr	r0, [pc, #20]	; (800cdfc <MX_SDIO_SD_Init+0x58>)
 800cde8:	f7f9 fd9e 	bl	8006928 <HAL_SD_ConfigWideBusOperation>
 800cdec:	4603      	mov	r3, r0
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d001      	beq.n	800cdf6 <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 800cdf2:	f000 f951 	bl	800d098 <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800cdf6:	bf00      	nop
 800cdf8:	bd80      	pop	{r7, pc}
 800cdfa:	bf00      	nop
 800cdfc:	20000c5c 	.word	0x20000c5c
 800ce00:	40012c00 	.word	0x40012c00

0800ce04 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b08e      	sub	sp, #56	; 0x38
 800ce08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800ce0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ce0e:	2200      	movs	r2, #0
 800ce10:	601a      	str	r2, [r3, #0]
 800ce12:	605a      	str	r2, [r3, #4]
 800ce14:	609a      	str	r2, [r3, #8]
 800ce16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ce18:	f107 0320 	add.w	r3, r7, #32
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	601a      	str	r2, [r3, #0]
 800ce20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ce22:	1d3b      	adds	r3, r7, #4
 800ce24:	2200      	movs	r2, #0
 800ce26:	601a      	str	r2, [r3, #0]
 800ce28:	605a      	str	r2, [r3, #4]
 800ce2a:	609a      	str	r2, [r3, #8]
 800ce2c:	60da      	str	r2, [r3, #12]
 800ce2e:	611a      	str	r2, [r3, #16]
 800ce30:	615a      	str	r2, [r3, #20]
 800ce32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800ce34:	4b2b      	ldr	r3, [pc, #172]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ce3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800ce3c:	4b29      	ldr	r3, [pc, #164]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce3e:	2248      	movs	r2, #72	; 0x48
 800ce40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ce42:	4b28      	ldr	r3, [pc, #160]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce44:	2200      	movs	r2, #0
 800ce46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 250000;
 800ce48:	4b26      	ldr	r3, [pc, #152]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce4a:	4a27      	ldr	r2, [pc, #156]	; (800cee8 <MX_TIM2_Init+0xe4>)
 800ce4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ce4e:	4b25      	ldr	r3, [pc, #148]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce50:	2200      	movs	r2, #0
 800ce52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800ce54:	4b23      	ldr	r3, [pc, #140]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce56:	2280      	movs	r2, #128	; 0x80
 800ce58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800ce5a:	4822      	ldr	r0, [pc, #136]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce5c:	f7fa f8c1 	bl	8006fe2 <HAL_TIM_Base_Init>
 800ce60:	4603      	mov	r3, r0
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d001      	beq.n	800ce6a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800ce66:	f000 f917 	bl	800d098 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ce6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ce6e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800ce70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ce74:	4619      	mov	r1, r3
 800ce76:	481b      	ldr	r0, [pc, #108]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce78:	f7fa fb22 	bl	80074c0 <HAL_TIM_ConfigClockSource>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d001      	beq.n	800ce86 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800ce82:	f000 f909 	bl	800d098 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800ce86:	4817      	ldr	r0, [pc, #92]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800ce88:	f7fa f95c 	bl	8007144 <HAL_TIM_OC_Init>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d001      	beq.n	800ce96 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800ce92:	f000 f901 	bl	800d098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ce96:	2300      	movs	r3, #0
 800ce98:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800ce9e:	f107 0320 	add.w	r3, r7, #32
 800cea2:	4619      	mov	r1, r3
 800cea4:	480f      	ldr	r0, [pc, #60]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800cea6:	f7fa feab 	bl	8007c00 <HAL_TIMEx_MasterConfigSynchronization>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d001      	beq.n	800ceb4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800ceb0:	f000 f8f2 	bl	800d098 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800ceb8:	2300      	movs	r3, #0
 800ceba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800cebc:	2300      	movs	r3, #0
 800cebe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800cec0:	2300      	movs	r3, #0
 800cec2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800cec4:	1d3b      	adds	r3, r7, #4
 800cec6:	2200      	movs	r2, #0
 800cec8:	4619      	mov	r1, r3
 800ceca:	4806      	ldr	r0, [pc, #24]	; (800cee4 <MX_TIM2_Init+0xe0>)
 800cecc:	f7fa fa9c 	bl	8007408 <HAL_TIM_OC_ConfigChannel>
 800ced0:	4603      	mov	r3, r0
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d001      	beq.n	800ceda <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800ced6:	f000 f8df 	bl	800d098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800ceda:	bf00      	nop
 800cedc:	3738      	adds	r7, #56	; 0x38
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}
 800cee2:	bf00      	nop
 800cee4:	20000ce0 	.word	0x20000ce0
 800cee8:	0003d090 	.word	0x0003d090

0800ceec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800cef0:	4b11      	ldr	r3, [pc, #68]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cef2:	4a12      	ldr	r2, [pc, #72]	; (800cf3c <MX_USART1_UART_Init+0x50>)
 800cef4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800cef6:	4b10      	ldr	r3, [pc, #64]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cef8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800cefc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800cefe:	4b0e      	ldr	r3, [pc, #56]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cf00:	2200      	movs	r2, #0
 800cf02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800cf04:	4b0c      	ldr	r3, [pc, #48]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cf06:	2200      	movs	r2, #0
 800cf08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800cf0a:	4b0b      	ldr	r3, [pc, #44]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800cf10:	4b09      	ldr	r3, [pc, #36]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cf12:	220c      	movs	r2, #12
 800cf14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cf16:	4b08      	ldr	r3, [pc, #32]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cf18:	2200      	movs	r2, #0
 800cf1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800cf1c:	4b06      	ldr	r3, [pc, #24]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cf1e:	2200      	movs	r2, #0
 800cf20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800cf22:	4805      	ldr	r0, [pc, #20]	; (800cf38 <MX_USART1_UART_Init+0x4c>)
 800cf24:	f7fa feee 	bl	8007d04 <HAL_UART_Init>
 800cf28:	4603      	mov	r3, r0
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d001      	beq.n	800cf32 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800cf2e:	f000 f8b3 	bl	800d098 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800cf32:	bf00      	nop
 800cf34:	bd80      	pop	{r7, pc}
 800cf36:	bf00      	nop
 800cf38:	20000bf8 	.word	0x20000bf8
 800cf3c:	40011000 	.word	0x40011000

0800cf40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b082      	sub	sp, #8
 800cf44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800cf46:	2300      	movs	r3, #0
 800cf48:	607b      	str	r3, [r7, #4]
 800cf4a:	4b0c      	ldr	r3, [pc, #48]	; (800cf7c <MX_DMA_Init+0x3c>)
 800cf4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf4e:	4a0b      	ldr	r2, [pc, #44]	; (800cf7c <MX_DMA_Init+0x3c>)
 800cf50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cf54:	6313      	str	r3, [r2, #48]	; 0x30
 800cf56:	4b09      	ldr	r3, [pc, #36]	; (800cf7c <MX_DMA_Init+0x3c>)
 800cf58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cf5e:	607b      	str	r3, [r7, #4]
 800cf60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800cf62:	2200      	movs	r2, #0
 800cf64:	2100      	movs	r1, #0
 800cf66:	200c      	movs	r0, #12
 800cf68:	f7f4 fe4b 	bl	8001c02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800cf6c:	200c      	movs	r0, #12
 800cf6e:	f7f4 fe64 	bl	8001c3a <HAL_NVIC_EnableIRQ>

}
 800cf72:	bf00      	nop
 800cf74:	3708      	adds	r7, #8
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	40023800 	.word	0x40023800

0800cf80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b08a      	sub	sp, #40	; 0x28
 800cf84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf86:	f107 0314 	add.w	r3, r7, #20
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	601a      	str	r2, [r3, #0]
 800cf8e:	605a      	str	r2, [r3, #4]
 800cf90:	609a      	str	r2, [r3, #8]
 800cf92:	60da      	str	r2, [r3, #12]
 800cf94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800cf96:	2300      	movs	r3, #0
 800cf98:	613b      	str	r3, [r7, #16]
 800cf9a:	4b3c      	ldr	r3, [pc, #240]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cf9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf9e:	4a3b      	ldr	r2, [pc, #236]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cfa0:	f043 0304 	orr.w	r3, r3, #4
 800cfa4:	6313      	str	r3, [r2, #48]	; 0x30
 800cfa6:	4b39      	ldr	r3, [pc, #228]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cfa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfaa:	f003 0304 	and.w	r3, r3, #4
 800cfae:	613b      	str	r3, [r7, #16]
 800cfb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	60fb      	str	r3, [r7, #12]
 800cfb6:	4b35      	ldr	r3, [pc, #212]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cfb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfba:	4a34      	ldr	r2, [pc, #208]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cfbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfc0:	6313      	str	r3, [r2, #48]	; 0x30
 800cfc2:	4b32      	ldr	r3, [pc, #200]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cfc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cfca:	60fb      	str	r3, [r7, #12]
 800cfcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800cfce:	2300      	movs	r3, #0
 800cfd0:	60bb      	str	r3, [r7, #8]
 800cfd2:	4b2e      	ldr	r3, [pc, #184]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cfd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfd6:	4a2d      	ldr	r2, [pc, #180]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cfd8:	f043 0301 	orr.w	r3, r3, #1
 800cfdc:	6313      	str	r3, [r2, #48]	; 0x30
 800cfde:	4b2b      	ldr	r3, [pc, #172]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cfe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfe2:	f003 0301 	and.w	r3, r3, #1
 800cfe6:	60bb      	str	r3, [r7, #8]
 800cfe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800cfea:	2300      	movs	r3, #0
 800cfec:	607b      	str	r3, [r7, #4]
 800cfee:	4b27      	ldr	r3, [pc, #156]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cff2:	4a26      	ldr	r2, [pc, #152]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cff4:	f043 0302 	orr.w	r3, r3, #2
 800cff8:	6313      	str	r3, [r2, #48]	; 0x30
 800cffa:	4b24      	ldr	r3, [pc, #144]	; (800d08c <MX_GPIO_Init+0x10c>)
 800cffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cffe:	f003 0302 	and.w	r3, r3, #2
 800d002:	607b      	str	r3, [r7, #4]
 800d004:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, I2C2_VDD_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 800d006:	2200      	movs	r2, #0
 800d008:	f243 010f 	movw	r1, #12303	; 0x300f
 800d00c:	4820      	ldr	r0, [pc, #128]	; (800d090 <MX_GPIO_Init+0x110>)
 800d00e:	f7f5 fae5 	bl	80025dc <HAL_GPIO_WritePin>
                          |LED3_Pin|I2C1_VDD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN_0_Pin|PIN_1_Pin|PIN_2_Pin, GPIO_PIN_RESET);
 800d012:	2200      	movs	r2, #0
 800d014:	2107      	movs	r1, #7
 800d016:	481f      	ldr	r0, [pc, #124]	; (800d094 <MX_GPIO_Init+0x114>)
 800d018:	f7f5 fae0 	bl	80025dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : I2C2_VDD_Pin LED0_Pin LED1_Pin LED2_Pin
                           LED3_Pin I2C1_VDD_Pin */
  GPIO_InitStruct.Pin = I2C2_VDD_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 800d01c:	f243 030f 	movw	r3, #12303	; 0x300f
 800d020:	617b      	str	r3, [r7, #20]
                          |LED3_Pin|I2C1_VDD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d022:	2301      	movs	r3, #1
 800d024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d026:	2300      	movs	r3, #0
 800d028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d02a:	2300      	movs	r3, #0
 800d02c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d02e:	f107 0314 	add.w	r3, r7, #20
 800d032:	4619      	mov	r1, r3
 800d034:	4816      	ldr	r0, [pc, #88]	; (800d090 <MX_GPIO_Init+0x110>)
 800d036:	f7f5 f935 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_0_Pin PIN_1_Pin PIN_2_Pin */
  GPIO_InitStruct.Pin = PIN_0_Pin|PIN_1_Pin|PIN_2_Pin;
 800d03a:	2307      	movs	r3, #7
 800d03c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d03e:	2301      	movs	r3, #1
 800d040:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d042:	2300      	movs	r3, #0
 800d044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d046:	2300      	movs	r3, #0
 800d048:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d04a:	f107 0314 	add.w	r3, r7, #20
 800d04e:	4619      	mov	r1, r3
 800d050:	4810      	ldr	r0, [pc, #64]	; (800d094 <MX_GPIO_Init+0x114>)
 800d052:	f7f5 f927 	bl	80022a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VSENSE_Pin */
  GPIO_InitStruct.Pin = USB_VSENSE_Pin;
 800d056:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d05a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800d05c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800d060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d062:	2300      	movs	r3, #0
 800d064:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_VSENSE_GPIO_Port, &GPIO_InitStruct);
 800d066:	f107 0314 	add.w	r3, r7, #20
 800d06a:	4619      	mov	r1, r3
 800d06c:	4809      	ldr	r0, [pc, #36]	; (800d094 <MX_GPIO_Init+0x114>)
 800d06e:	f7f5 f919 	bl	80022a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800d072:	2200      	movs	r2, #0
 800d074:	2100      	movs	r1, #0
 800d076:	2017      	movs	r0, #23
 800d078:	f7f4 fdc3 	bl	8001c02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800d07c:	2017      	movs	r0, #23
 800d07e:	f7f4 fddc 	bl	8001c3a <HAL_NVIC_EnableIRQ>

}
 800d082:	bf00      	nop
 800d084:	3728      	adds	r7, #40	; 0x28
 800d086:	46bd      	mov	sp, r7
 800d088:	bd80      	pop	{r7, pc}
 800d08a:	bf00      	nop
 800d08c:	40023800 	.word	0x40023800
 800d090:	40020800 	.word	0x40020800
 800d094:	40020000 	.word	0x40020000

0800d098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d098:	b480      	push	{r7}
 800d09a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800d09c:	b672      	cpsid	i
}
 800d09e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800d0a0:	e7fe      	b.n	800d0a0 <Error_Handler+0x8>
	...

0800d0a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b083      	sub	sp, #12
 800d0a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	607b      	str	r3, [r7, #4]
 800d0ae:	4b10      	ldr	r3, [pc, #64]	; (800d0f0 <HAL_MspInit+0x4c>)
 800d0b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d0b2:	4a0f      	ldr	r2, [pc, #60]	; (800d0f0 <HAL_MspInit+0x4c>)
 800d0b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d0b8:	6453      	str	r3, [r2, #68]	; 0x44
 800d0ba:	4b0d      	ldr	r3, [pc, #52]	; (800d0f0 <HAL_MspInit+0x4c>)
 800d0bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d0be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d0c2:	607b      	str	r3, [r7, #4]
 800d0c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	603b      	str	r3, [r7, #0]
 800d0ca:	4b09      	ldr	r3, [pc, #36]	; (800d0f0 <HAL_MspInit+0x4c>)
 800d0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0ce:	4a08      	ldr	r2, [pc, #32]	; (800d0f0 <HAL_MspInit+0x4c>)
 800d0d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d0d4:	6413      	str	r3, [r2, #64]	; 0x40
 800d0d6:	4b06      	ldr	r3, [pc, #24]	; (800d0f0 <HAL_MspInit+0x4c>)
 800d0d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d0de:	603b      	str	r3, [r7, #0]
 800d0e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d0e2:	bf00      	nop
 800d0e4:	370c      	adds	r7, #12
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ec:	4770      	bx	lr
 800d0ee:	bf00      	nop
 800d0f0:	40023800 	.word	0x40023800

0800d0f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b08a      	sub	sp, #40	; 0x28
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d0fc:	f107 0314 	add.w	r3, r7, #20
 800d100:	2200      	movs	r2, #0
 800d102:	601a      	str	r2, [r3, #0]
 800d104:	605a      	str	r2, [r3, #4]
 800d106:	609a      	str	r2, [r3, #8]
 800d108:	60da      	str	r2, [r3, #12]
 800d10a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4a1b      	ldr	r2, [pc, #108]	; (800d180 <HAL_ADC_MspInit+0x8c>)
 800d112:	4293      	cmp	r3, r2
 800d114:	d12f      	bne.n	800d176 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800d116:	2300      	movs	r3, #0
 800d118:	613b      	str	r3, [r7, #16]
 800d11a:	4b1a      	ldr	r3, [pc, #104]	; (800d184 <HAL_ADC_MspInit+0x90>)
 800d11c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d11e:	4a19      	ldr	r2, [pc, #100]	; (800d184 <HAL_ADC_MspInit+0x90>)
 800d120:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d124:	6453      	str	r3, [r2, #68]	; 0x44
 800d126:	4b17      	ldr	r3, [pc, #92]	; (800d184 <HAL_ADC_MspInit+0x90>)
 800d128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d12a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d12e:	613b      	str	r3, [r7, #16]
 800d130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d132:	2300      	movs	r3, #0
 800d134:	60fb      	str	r3, [r7, #12]
 800d136:	4b13      	ldr	r3, [pc, #76]	; (800d184 <HAL_ADC_MspInit+0x90>)
 800d138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d13a:	4a12      	ldr	r2, [pc, #72]	; (800d184 <HAL_ADC_MspInit+0x90>)
 800d13c:	f043 0302 	orr.w	r3, r3, #2
 800d140:	6313      	str	r3, [r2, #48]	; 0x30
 800d142:	4b10      	ldr	r3, [pc, #64]	; (800d184 <HAL_ADC_MspInit+0x90>)
 800d144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d146:	f003 0302 	and.w	r3, r3, #2
 800d14a:	60fb      	str	r3, [r7, #12]
 800d14c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800d14e:	2301      	movs	r3, #1
 800d150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d152:	2303      	movs	r3, #3
 800d154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d156:	2300      	movs	r3, #0
 800d158:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d15a:	f107 0314 	add.w	r3, r7, #20
 800d15e:	4619      	mov	r1, r3
 800d160:	4809      	ldr	r0, [pc, #36]	; (800d188 <HAL_ADC_MspInit+0x94>)
 800d162:	f7f5 f89f 	bl	80022a4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d166:	2200      	movs	r2, #0
 800d168:	2100      	movs	r1, #0
 800d16a:	2012      	movs	r0, #18
 800d16c:	f7f4 fd49 	bl	8001c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800d170:	2012      	movs	r0, #18
 800d172:	f7f4 fd62 	bl	8001c3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800d176:	bf00      	nop
 800d178:	3728      	adds	r7, #40	; 0x28
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}
 800d17e:	bf00      	nop
 800d180:	40012000 	.word	0x40012000
 800d184:	40023800 	.word	0x40023800
 800d188:	40020400 	.word	0x40020400

0800d18c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b08c      	sub	sp, #48	; 0x30
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d194:	f107 031c 	add.w	r3, r7, #28
 800d198:	2200      	movs	r2, #0
 800d19a:	601a      	str	r2, [r3, #0]
 800d19c:	605a      	str	r2, [r3, #4]
 800d19e:	609a      	str	r2, [r3, #8]
 800d1a0:	60da      	str	r2, [r3, #12]
 800d1a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	4a59      	ldr	r2, [pc, #356]	; (800d310 <HAL_I2C_MspInit+0x184>)
 800d1aa:	4293      	cmp	r3, r2
 800d1ac:	d162      	bne.n	800d274 <HAL_I2C_MspInit+0xe8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	61bb      	str	r3, [r7, #24]
 800d1b2:	4b58      	ldr	r3, [pc, #352]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d1b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1b6:	4a57      	ldr	r2, [pc, #348]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d1b8:	f043 0302 	orr.w	r3, r3, #2
 800d1bc:	6313      	str	r3, [r2, #48]	; 0x30
 800d1be:	4b55      	ldr	r3, [pc, #340]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d1c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1c2:	f003 0302 	and.w	r3, r3, #2
 800d1c6:	61bb      	str	r3, [r7, #24]
 800d1c8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800d1ca:	23c0      	movs	r3, #192	; 0xc0
 800d1cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d1ce:	2312      	movs	r3, #18
 800d1d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d1d2:	2301      	movs	r3, #1
 800d1d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d1d6:	2303      	movs	r3, #3
 800d1d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800d1da:	2304      	movs	r3, #4
 800d1dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d1de:	f107 031c 	add.w	r3, r7, #28
 800d1e2:	4619      	mov	r1, r3
 800d1e4:	484c      	ldr	r0, [pc, #304]	; (800d318 <HAL_I2C_MspInit+0x18c>)
 800d1e6:	f7f5 f85d 	bl	80022a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	617b      	str	r3, [r7, #20]
 800d1ee:	4b49      	ldr	r3, [pc, #292]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d1f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1f2:	4a48      	ldr	r2, [pc, #288]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d1f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d1f8:	6413      	str	r3, [r2, #64]	; 0x40
 800d1fa:	4b46      	ldr	r3, [pc, #280]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d1fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d202:	617b      	str	r3, [r7, #20]
 800d204:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800d206:	4b45      	ldr	r3, [pc, #276]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d208:	4a45      	ldr	r2, [pc, #276]	; (800d320 <HAL_I2C_MspInit+0x194>)
 800d20a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 800d20c:	4b43      	ldr	r3, [pc, #268]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d20e:	2200      	movs	r2, #0
 800d210:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d212:	4b42      	ldr	r3, [pc, #264]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d214:	2240      	movs	r2, #64	; 0x40
 800d216:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d218:	4b40      	ldr	r3, [pc, #256]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d21a:	2200      	movs	r2, #0
 800d21c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800d21e:	4b3f      	ldr	r3, [pc, #252]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d220:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d224:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d226:	4b3d      	ldr	r3, [pc, #244]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d228:	2200      	movs	r2, #0
 800d22a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d22c:	4b3b      	ldr	r3, [pc, #236]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d22e:	2200      	movs	r2, #0
 800d230:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800d232:	4b3a      	ldr	r3, [pc, #232]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d234:	2200      	movs	r2, #0
 800d236:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800d238:	4b38      	ldr	r3, [pc, #224]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d23a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d23e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d240:	4b36      	ldr	r3, [pc, #216]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d242:	2200      	movs	r2, #0
 800d244:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800d246:	4835      	ldr	r0, [pc, #212]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d248:	f7f4 fd12 	bl	8001c70 <HAL_DMA_Init>
 800d24c:	4603      	mov	r3, r0
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d001      	beq.n	800d256 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 800d252:	f7ff ff21 	bl	800d098 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	4a30      	ldr	r2, [pc, #192]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d25a:	635a      	str	r2, [r3, #52]	; 0x34
 800d25c:	4a2f      	ldr	r2, [pc, #188]	; (800d31c <HAL_I2C_MspInit+0x190>)
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800d262:	2200      	movs	r2, #0
 800d264:	2100      	movs	r1, #0
 800d266:	201f      	movs	r0, #31
 800d268:	f7f4 fccb 	bl	8001c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800d26c:	201f      	movs	r0, #31
 800d26e:	f7f4 fce4 	bl	8001c3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800d272:	e049      	b.n	800d308 <HAL_I2C_MspInit+0x17c>
  else if(hi2c->Instance==I2C2)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	4a2a      	ldr	r2, [pc, #168]	; (800d324 <HAL_I2C_MspInit+0x198>)
 800d27a:	4293      	cmp	r3, r2
 800d27c:	d144      	bne.n	800d308 <HAL_I2C_MspInit+0x17c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d27e:	2300      	movs	r3, #0
 800d280:	613b      	str	r3, [r7, #16]
 800d282:	4b24      	ldr	r3, [pc, #144]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d286:	4a23      	ldr	r2, [pc, #140]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d288:	f043 0302 	orr.w	r3, r3, #2
 800d28c:	6313      	str	r3, [r2, #48]	; 0x30
 800d28e:	4b21      	ldr	r3, [pc, #132]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d292:	f003 0302 	and.w	r3, r3, #2
 800d296:	613b      	str	r3, [r7, #16]
 800d298:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800d29a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d29e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d2a0:	2312      	movs	r3, #18
 800d2a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d2a8:	2303      	movs	r3, #3
 800d2aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800d2ac:	2304      	movs	r3, #4
 800d2ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d2b0:	f107 031c 	add.w	r3, r7, #28
 800d2b4:	4619      	mov	r1, r3
 800d2b6:	4818      	ldr	r0, [pc, #96]	; (800d318 <HAL_I2C_MspInit+0x18c>)
 800d2b8:	f7f4 fff4 	bl	80022a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800d2bc:	2308      	movs	r3, #8
 800d2be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d2c0:	2312      	movs	r3, #18
 800d2c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d2c4:	2301      	movs	r3, #1
 800d2c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d2c8:	2303      	movs	r3, #3
 800d2ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800d2cc:	2309      	movs	r3, #9
 800d2ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d2d0:	f107 031c 	add.w	r3, r7, #28
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	4810      	ldr	r0, [pc, #64]	; (800d318 <HAL_I2C_MspInit+0x18c>)
 800d2d8:	f7f4 ffe4 	bl	80022a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800d2dc:	2300      	movs	r3, #0
 800d2de:	60fb      	str	r3, [r7, #12]
 800d2e0:	4b0c      	ldr	r3, [pc, #48]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d2e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2e4:	4a0b      	ldr	r2, [pc, #44]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d2e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d2ea:	6413      	str	r3, [r2, #64]	; 0x40
 800d2ec:	4b09      	ldr	r3, [pc, #36]	; (800d314 <HAL_I2C_MspInit+0x188>)
 800d2ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d2f4:	60fb      	str	r3, [r7, #12]
 800d2f6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	2100      	movs	r1, #0
 800d2fc:	2021      	movs	r0, #33	; 0x21
 800d2fe:	f7f4 fc80 	bl	8001c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800d302:	2021      	movs	r0, #33	; 0x21
 800d304:	f7f4 fc99 	bl	8001c3a <HAL_NVIC_EnableIRQ>
}
 800d308:	bf00      	nop
 800d30a:	3730      	adds	r7, #48	; 0x30
 800d30c:	46bd      	mov	sp, r7
 800d30e:	bd80      	pop	{r7, pc}
 800d310:	40005400 	.word	0x40005400
 800d314:	40023800 	.word	0x40023800
 800d318:	40020400 	.word	0x40020400
 800d31c:	20000aa8 	.word	0x20000aa8
 800d320:	40026028 	.word	0x40026028
 800d324:	40005800 	.word	0x40005800

0800d328 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b088      	sub	sp, #32
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d330:	f107 0308 	add.w	r3, r7, #8
 800d334:	2200      	movs	r2, #0
 800d336:	601a      	str	r2, [r3, #0]
 800d338:	605a      	str	r2, [r3, #4]
 800d33a:	609a      	str	r2, [r3, #8]
 800d33c:	60da      	str	r2, [r3, #12]
 800d33e:	611a      	str	r2, [r3, #16]
 800d340:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	4a0c      	ldr	r2, [pc, #48]	; (800d378 <HAL_RTC_MspInit+0x50>)
 800d348:	4293      	cmp	r3, r2
 800d34a:	d111      	bne.n	800d370 <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800d34c:	2302      	movs	r3, #2
 800d34e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800d350:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d354:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d356:	f107 0308 	add.w	r3, r7, #8
 800d35a:	4618      	mov	r0, r3
 800d35c:	f7f8 fd3a 	bl	8005dd4 <HAL_RCCEx_PeriphCLKConfig>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d001      	beq.n	800d36a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800d366:	f7ff fe97 	bl	800d098 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800d36a:	4b04      	ldr	r3, [pc, #16]	; (800d37c <HAL_RTC_MspInit+0x54>)
 800d36c:	2201      	movs	r2, #1
 800d36e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800d370:	bf00      	nop
 800d372:	3720      	adds	r7, #32
 800d374:	46bd      	mov	sp, r7
 800d376:	bd80      	pop	{r7, pc}
 800d378:	40002800 	.word	0x40002800
 800d37c:	42470e3c 	.word	0x42470e3c

0800d380 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b08c      	sub	sp, #48	; 0x30
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d388:	f107 031c 	add.w	r3, r7, #28
 800d38c:	2200      	movs	r2, #0
 800d38e:	601a      	str	r2, [r3, #0]
 800d390:	605a      	str	r2, [r3, #4]
 800d392:	609a      	str	r2, [r3, #8]
 800d394:	60da      	str	r2, [r3, #12]
 800d396:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	4a38      	ldr	r2, [pc, #224]	; (800d480 <HAL_SD_MspInit+0x100>)
 800d39e:	4293      	cmp	r3, r2
 800d3a0:	d169      	bne.n	800d476 <HAL_SD_MspInit+0xf6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	61bb      	str	r3, [r7, #24]
 800d3a6:	4b37      	ldr	r3, [pc, #220]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d3aa:	4a36      	ldr	r2, [pc, #216]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800d3b0:	6453      	str	r3, [r2, #68]	; 0x44
 800d3b2:	4b34      	ldr	r3, [pc, #208]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d3b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d3ba:	61bb      	str	r3, [r7, #24]
 800d3bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d3be:	2300      	movs	r3, #0
 800d3c0:	617b      	str	r3, [r7, #20]
 800d3c2:	4b30      	ldr	r3, [pc, #192]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3c6:	4a2f      	ldr	r2, [pc, #188]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3c8:	f043 0301 	orr.w	r3, r3, #1
 800d3cc:	6313      	str	r3, [r2, #48]	; 0x30
 800d3ce:	4b2d      	ldr	r3, [pc, #180]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3d2:	f003 0301 	and.w	r3, r3, #1
 800d3d6:	617b      	str	r3, [r7, #20]
 800d3d8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d3da:	2300      	movs	r3, #0
 800d3dc:	613b      	str	r3, [r7, #16]
 800d3de:	4b29      	ldr	r3, [pc, #164]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3e2:	4a28      	ldr	r2, [pc, #160]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3e4:	f043 0302 	orr.w	r3, r3, #2
 800d3e8:	6313      	str	r3, [r2, #48]	; 0x30
 800d3ea:	4b26      	ldr	r3, [pc, #152]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3ee:	f003 0302 	and.w	r3, r3, #2
 800d3f2:	613b      	str	r3, [r7, #16]
 800d3f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	60fb      	str	r3, [r7, #12]
 800d3fa:	4b22      	ldr	r3, [pc, #136]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d3fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3fe:	4a21      	ldr	r2, [pc, #132]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d400:	f043 0304 	orr.w	r3, r3, #4
 800d404:	6313      	str	r3, [r2, #48]	; 0x30
 800d406:	4b1f      	ldr	r3, [pc, #124]	; (800d484 <HAL_SD_MspInit+0x104>)
 800d408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d40a:	f003 0304 	and.w	r3, r3, #4
 800d40e:	60fb      	str	r3, [r7, #12]
 800d410:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800d412:	2340      	movs	r3, #64	; 0x40
 800d414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d416:	2302      	movs	r3, #2
 800d418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d41a:	2300      	movs	r3, #0
 800d41c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d41e:	2303      	movs	r3, #3
 800d420:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d422:	230c      	movs	r3, #12
 800d424:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d426:	f107 031c 	add.w	r3, r7, #28
 800d42a:	4619      	mov	r1, r3
 800d42c:	4816      	ldr	r0, [pc, #88]	; (800d488 <HAL_SD_MspInit+0x108>)
 800d42e:	f7f4 ff39 	bl	80022a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800d432:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d438:	2302      	movs	r3, #2
 800d43a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d43c:	2300      	movs	r3, #0
 800d43e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d440:	2303      	movs	r3, #3
 800d442:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d444:	230c      	movs	r3, #12
 800d446:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d448:	f107 031c 	add.w	r3, r7, #28
 800d44c:	4619      	mov	r1, r3
 800d44e:	480f      	ldr	r0, [pc, #60]	; (800d48c <HAL_SD_MspInit+0x10c>)
 800d450:	f7f4 ff28 	bl	80022a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800d454:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800d458:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d45a:	2302      	movs	r3, #2
 800d45c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d45e:	2300      	movs	r3, #0
 800d460:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d462:	2303      	movs	r3, #3
 800d464:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d466:	230c      	movs	r3, #12
 800d468:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d46a:	f107 031c 	add.w	r3, r7, #28
 800d46e:	4619      	mov	r1, r3
 800d470:	4807      	ldr	r0, [pc, #28]	; (800d490 <HAL_SD_MspInit+0x110>)
 800d472:	f7f4 ff17 	bl	80022a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800d476:	bf00      	nop
 800d478:	3730      	adds	r7, #48	; 0x30
 800d47a:	46bd      	mov	sp, r7
 800d47c:	bd80      	pop	{r7, pc}
 800d47e:	bf00      	nop
 800d480:	40012c00 	.word	0x40012c00
 800d484:	40023800 	.word	0x40023800
 800d488:	40020000 	.word	0x40020000
 800d48c:	40020400 	.word	0x40020400
 800d490:	40020800 	.word	0x40020800

0800d494 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d4a4:	d115      	bne.n	800d4d2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	60fb      	str	r3, [r7, #12]
 800d4aa:	4b0c      	ldr	r3, [pc, #48]	; (800d4dc <HAL_TIM_Base_MspInit+0x48>)
 800d4ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ae:	4a0b      	ldr	r2, [pc, #44]	; (800d4dc <HAL_TIM_Base_MspInit+0x48>)
 800d4b0:	f043 0301 	orr.w	r3, r3, #1
 800d4b4:	6413      	str	r3, [r2, #64]	; 0x40
 800d4b6:	4b09      	ldr	r3, [pc, #36]	; (800d4dc <HAL_TIM_Base_MspInit+0x48>)
 800d4b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ba:	f003 0301 	and.w	r3, r3, #1
 800d4be:	60fb      	str	r3, [r7, #12]
 800d4c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	2100      	movs	r1, #0
 800d4c6:	201c      	movs	r0, #28
 800d4c8:	f7f4 fb9b 	bl	8001c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800d4cc:	201c      	movs	r0, #28
 800d4ce:	f7f4 fbb4 	bl	8001c3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800d4d2:	bf00      	nop
 800d4d4:	3710      	adds	r7, #16
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}
 800d4da:	bf00      	nop
 800d4dc:	40023800 	.word	0x40023800

0800d4e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b08a      	sub	sp, #40	; 0x28
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d4e8:	f107 0314 	add.w	r3, r7, #20
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	601a      	str	r2, [r3, #0]
 800d4f0:	605a      	str	r2, [r3, #4]
 800d4f2:	609a      	str	r2, [r3, #8]
 800d4f4:	60da      	str	r2, [r3, #12]
 800d4f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	4a19      	ldr	r2, [pc, #100]	; (800d564 <HAL_UART_MspInit+0x84>)
 800d4fe:	4293      	cmp	r3, r2
 800d500:	d12c      	bne.n	800d55c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800d502:	2300      	movs	r3, #0
 800d504:	613b      	str	r3, [r7, #16]
 800d506:	4b18      	ldr	r3, [pc, #96]	; (800d568 <HAL_UART_MspInit+0x88>)
 800d508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d50a:	4a17      	ldr	r2, [pc, #92]	; (800d568 <HAL_UART_MspInit+0x88>)
 800d50c:	f043 0310 	orr.w	r3, r3, #16
 800d510:	6453      	str	r3, [r2, #68]	; 0x44
 800d512:	4b15      	ldr	r3, [pc, #84]	; (800d568 <HAL_UART_MspInit+0x88>)
 800d514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d516:	f003 0310 	and.w	r3, r3, #16
 800d51a:	613b      	str	r3, [r7, #16]
 800d51c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d51e:	2300      	movs	r3, #0
 800d520:	60fb      	str	r3, [r7, #12]
 800d522:	4b11      	ldr	r3, [pc, #68]	; (800d568 <HAL_UART_MspInit+0x88>)
 800d524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d526:	4a10      	ldr	r2, [pc, #64]	; (800d568 <HAL_UART_MspInit+0x88>)
 800d528:	f043 0301 	orr.w	r3, r3, #1
 800d52c:	6313      	str	r3, [r2, #48]	; 0x30
 800d52e:	4b0e      	ldr	r3, [pc, #56]	; (800d568 <HAL_UART_MspInit+0x88>)
 800d530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d532:	f003 0301 	and.w	r3, r3, #1
 800d536:	60fb      	str	r3, [r7, #12]
 800d538:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 800d53a:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 800d53e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d540:	2302      	movs	r3, #2
 800d542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d544:	2300      	movs	r3, #0
 800d546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d548:	2303      	movs	r3, #3
 800d54a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800d54c:	2307      	movs	r3, #7
 800d54e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d550:	f107 0314 	add.w	r3, r7, #20
 800d554:	4619      	mov	r1, r3
 800d556:	4805      	ldr	r0, [pc, #20]	; (800d56c <HAL_UART_MspInit+0x8c>)
 800d558:	f7f4 fea4 	bl	80022a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800d55c:	bf00      	nop
 800d55e:	3728      	adds	r7, #40	; 0x28
 800d560:	46bd      	mov	sp, r7
 800d562:	bd80      	pop	{r7, pc}
 800d564:	40011000 	.word	0x40011000
 800d568:	40023800 	.word	0x40023800
 800d56c:	40020000 	.word	0x40020000

0800d570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d570:	b580      	push	{r7, lr}
 800d572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800d574:	f7f8 fc12 	bl	8005d9c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800d578:	e7fe      	b.n	800d578 <NMI_Handler+0x8>

0800d57a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d57a:	b480      	push	{r7}
 800d57c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800d57e:	e7fe      	b.n	800d57e <HardFault_Handler+0x4>

0800d580 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d580:	b480      	push	{r7}
 800d582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800d584:	e7fe      	b.n	800d584 <MemManage_Handler+0x4>

0800d586 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d586:	b480      	push	{r7}
 800d588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800d58a:	e7fe      	b.n	800d58a <BusFault_Handler+0x4>

0800d58c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d58c:	b480      	push	{r7}
 800d58e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d590:	e7fe      	b.n	800d590 <UsageFault_Handler+0x4>

0800d592 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d592:	b480      	push	{r7}
 800d594:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d596:	bf00      	nop
 800d598:	46bd      	mov	sp, r7
 800d59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59e:	4770      	bx	lr

0800d5a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d5a0:	b480      	push	{r7}
 800d5a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d5a4:	bf00      	nop
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ac:	4770      	bx	lr

0800d5ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d5ae:	b480      	push	{r7}
 800d5b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800d5b2:	bf00      	nop
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ba:	4770      	bx	lr

0800d5bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
    AsynchronousTaskTimerUpdate();
 800d5c0:	f7fe fb5c 	bl	800bc7c <AsynchronousTaskTimerUpdate>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d5c4:	f7f3 fd58 	bl	8001078 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d5c8:	bf00      	nop
 800d5ca:	bd80      	pop	{r7, pc}

0800d5cc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800d5d0:	4802      	ldr	r0, [pc, #8]	; (800d5dc <DMA1_Stream1_IRQHandler+0x10>)
 800d5d2:	f7f4 fc1d 	bl	8001e10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800d5d6:	bf00      	nop
 800d5d8:	bd80      	pop	{r7, pc}
 800d5da:	bf00      	nop
 800d5dc:	20000aa8 	.word	0x20000aa8

0800d5e0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b082      	sub	sp, #8
 800d5e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
	uint32_t u32Result;

	u32Result = HAL_ADC_GetValue(&hadc1);
 800d5e6:	4807      	ldr	r0, [pc, #28]	; (800d604 <ADC_IRQHandler+0x24>)
 800d5e8:	f7f3 ffcd 	bl	8001586 <HAL_ADC_GetValue>
 800d5ec:	6078      	str	r0, [r7, #4]

	USB_SignalizeVBUSMeasurementReady(u32Result);
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f7ff fa0c 	bl	800ca0c <USB_SignalizeVBUSMeasurementReady>

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800d5f4:	4803      	ldr	r0, [pc, #12]	; (800d604 <ADC_IRQHandler+0x24>)
 800d5f6:	f7f3 fe85 	bl	8001304 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800d5fa:	bf00      	nop
 800d5fc:	3708      	adds	r7, #8
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}
 800d602:	bf00      	nop
 800d604:	20000bb0 	.word	0x20000bb0

0800d608 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_SET)
 800d60c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d610:	4804      	ldr	r0, [pc, #16]	; (800d624 <EXTI9_5_IRQHandler+0x1c>)
 800d612:	f7f4 ffcb 	bl	80025ac <HAL_GPIO_ReadPin>
	else
	{
//		CommManager_SetUSBConnectionState(USB_Disconnected);
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800d616:	f44f 7080 	mov.w	r0, #256	; 0x100
 800d61a:	f7f5 f813 	bl	8002644 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800d61e:	bf00      	nop
 800d620:	bd80      	pop	{r7, pc}
 800d622:	bf00      	nop
 800d624:	40020000 	.word	0x40020000

0800d628 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800d62c:	4803      	ldr	r0, [pc, #12]	; (800d63c <TIM2_IRQHandler+0x14>)
 800d62e:	f7f9 fde2 	bl	80071f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  TempCollect_ScheduleMeasurement();
 800d632:	f7fe fffd 	bl	800c630 <TempCollect_ScheduleMeasurement>

  /* USER CODE END TIM2_IRQn 1 */
}
 800d636:	bf00      	nop
 800d638:	bd80      	pop	{r7, pc}
 800d63a:	bf00      	nop
 800d63c:	20000ce0 	.word	0x20000ce0

0800d640 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

//	TempCollect_I2CA_Done();

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800d644:	4802      	ldr	r0, [pc, #8]	; (800d650 <I2C1_EV_IRQHandler+0x10>)
 800d646:	f7f5 fa23 	bl	8002a90 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800d64a:	bf00      	nop
 800d64c:	bd80      	pop	{r7, pc}
 800d64e:	bf00      	nop
 800d650:	20000b08 	.word	0x20000b08

0800d654 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
//	TempCollect_I2CB_Done();

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800d658:	4802      	ldr	r0, [pc, #8]	; (800d664 <I2C2_EV_IRQHandler+0x10>)
 800d65a:	f7f5 fa19 	bl	8002a90 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800d65e:	bf00      	nop
 800d660:	bd80      	pop	{r7, pc}
 800d662:	bf00      	nop
 800d664:	20000b5c 	.word	0x20000b5c

0800d668 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800d66c:	4802      	ldr	r0, [pc, #8]	; (800d678 <OTG_FS_IRQHandler+0x10>)
 800d66e:	f7f6 ff10 	bl	8004492 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800d672:	bf00      	nop
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	20001ff8 	.word	0x20001ff8

0800d67c <HAL_I2C_MemRxCpltCallback>:

/* USER CODE BEGIN 1 */

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800d67c:	b580      	push	{r7, lr}
 800d67e:	b082      	sub	sp, #8
 800d680:	af00      	add	r7, sp, #0
 800d682:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c1)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	4a0a      	ldr	r2, [pc, #40]	; (800d6b0 <HAL_I2C_MemRxCpltCallback+0x34>)
 800d688:	4293      	cmp	r3, r2
 800d68a:	d102      	bne.n	800d692 <HAL_I2C_MemRxCpltCallback+0x16>
	{
		TempCollect_I2CA_Done();
 800d68c:	f7fe ffe4 	bl	800c658 <TempCollect_I2CA_Done>
	}
	else
	{
		AssertError(AppError_UndefinedError);
	}
}
 800d690:	e009      	b.n	800d6a6 <HAL_I2C_MemRxCpltCallback+0x2a>
	else if ( hi2c == &hi2c2)
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	4a07      	ldr	r2, [pc, #28]	; (800d6b4 <HAL_I2C_MemRxCpltCallback+0x38>)
 800d696:	4293      	cmp	r3, r2
 800d698:	d102      	bne.n	800d6a0 <HAL_I2C_MemRxCpltCallback+0x24>
		TempCollect_I2CB_Done();
 800d69a:	f7fe ffe9 	bl	800c670 <TempCollect_I2CB_Done>
}
 800d69e:	e002      	b.n	800d6a6 <HAL_I2C_MemRxCpltCallback+0x2a>
		AssertError(AppError_UndefinedError);
 800d6a0:	2008      	movs	r0, #8
 800d6a2:	f7fe fbf1 	bl	800be88 <AssertError>
}
 800d6a6:	bf00      	nop
 800d6a8:	3708      	adds	r7, #8
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}
 800d6ae:	bf00      	nop
 800d6b0:	20000b08 	.word	0x20000b08
 800d6b4:	20000b5c 	.word	0x20000b5c

0800d6b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d6bc:	4b06      	ldr	r3, [pc, #24]	; (800d6d8 <SystemInit+0x20>)
 800d6be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6c2:	4a05      	ldr	r2, [pc, #20]	; (800d6d8 <SystemInit+0x20>)
 800d6c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d6c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800d6cc:	bf00      	nop
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d4:	4770      	bx	lr
 800d6d6:	bf00      	nop
 800d6d8:	e000ed00 	.word	0xe000ed00

0800d6dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	4912      	ldr	r1, [pc, #72]	; (800d72c <MX_USB_DEVICE_Init+0x50>)
 800d6e4:	4812      	ldr	r0, [pc, #72]	; (800d730 <MX_USB_DEVICE_Init+0x54>)
 800d6e6:	f7fd f927 	bl	800a938 <USBD_Init>
 800d6ea:	4603      	mov	r3, r0
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d001      	beq.n	800d6f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d6f0:	f7ff fcd2 	bl	800d098 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d6f4:	490f      	ldr	r1, [pc, #60]	; (800d734 <MX_USB_DEVICE_Init+0x58>)
 800d6f6:	480e      	ldr	r0, [pc, #56]	; (800d730 <MX_USB_DEVICE_Init+0x54>)
 800d6f8:	f7fd f94e 	bl	800a998 <USBD_RegisterClass>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d001      	beq.n	800d706 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d702:	f7ff fcc9 	bl	800d098 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d706:	490c      	ldr	r1, [pc, #48]	; (800d738 <MX_USB_DEVICE_Init+0x5c>)
 800d708:	4809      	ldr	r0, [pc, #36]	; (800d730 <MX_USB_DEVICE_Init+0x54>)
 800d70a:	f7fd f86f 	bl	800a7ec <USBD_CDC_RegisterInterface>
 800d70e:	4603      	mov	r3, r0
 800d710:	2b00      	cmp	r3, #0
 800d712:	d001      	beq.n	800d718 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d714:	f7ff fcc0 	bl	800d098 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d718:	4805      	ldr	r0, [pc, #20]	; (800d730 <MX_USB_DEVICE_Init+0x54>)
 800d71a:	f7fd f964 	bl	800a9e6 <USBD_Start>
 800d71e:	4603      	mov	r3, r0
 800d720:	2b00      	cmp	r3, #0
 800d722:	d001      	beq.n	800d728 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d724:	f7ff fcb8 	bl	800d098 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d728:	bf00      	nop
 800d72a:	bd80      	pop	{r7, pc}
 800d72c:	20000130 	.word	0x20000130
 800d730:	20000d28 	.word	0x20000d28
 800d734:	20000014 	.word	0x20000014
 800d738:	2000011c 	.word	0x2000011c

0800d73c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d740:	2200      	movs	r2, #0
 800d742:	4905      	ldr	r1, [pc, #20]	; (800d758 <CDC_Init_FS+0x1c>)
 800d744:	4805      	ldr	r0, [pc, #20]	; (800d75c <CDC_Init_FS+0x20>)
 800d746:	f7fd f866 	bl	800a816 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d74a:	4905      	ldr	r1, [pc, #20]	; (800d760 <CDC_Init_FS+0x24>)
 800d74c:	4803      	ldr	r0, [pc, #12]	; (800d75c <CDC_Init_FS+0x20>)
 800d74e:	f7fd f880 	bl	800a852 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d752:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d754:	4618      	mov	r0, r3
 800d756:	bd80      	pop	{r7, pc}
 800d758:	200017f8 	.word	0x200017f8
 800d75c:	20000d28 	.word	0x20000d28
 800d760:	20000ff8 	.word	0x20000ff8

0800d764 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d764:	b480      	push	{r7}
 800d766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d768:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr

0800d774 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d774:	b480      	push	{r7}
 800d776:	b083      	sub	sp, #12
 800d778:	af00      	add	r7, sp, #0
 800d77a:	4603      	mov	r3, r0
 800d77c:	6039      	str	r1, [r7, #0]
 800d77e:	71fb      	strb	r3, [r7, #7]
 800d780:	4613      	mov	r3, r2
 800d782:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d784:	79fb      	ldrb	r3, [r7, #7]
 800d786:	2b23      	cmp	r3, #35	; 0x23
 800d788:	d84a      	bhi.n	800d820 <CDC_Control_FS+0xac>
 800d78a:	a201      	add	r2, pc, #4	; (adr r2, 800d790 <CDC_Control_FS+0x1c>)
 800d78c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d790:	0800d821 	.word	0x0800d821
 800d794:	0800d821 	.word	0x0800d821
 800d798:	0800d821 	.word	0x0800d821
 800d79c:	0800d821 	.word	0x0800d821
 800d7a0:	0800d821 	.word	0x0800d821
 800d7a4:	0800d821 	.word	0x0800d821
 800d7a8:	0800d821 	.word	0x0800d821
 800d7ac:	0800d821 	.word	0x0800d821
 800d7b0:	0800d821 	.word	0x0800d821
 800d7b4:	0800d821 	.word	0x0800d821
 800d7b8:	0800d821 	.word	0x0800d821
 800d7bc:	0800d821 	.word	0x0800d821
 800d7c0:	0800d821 	.word	0x0800d821
 800d7c4:	0800d821 	.word	0x0800d821
 800d7c8:	0800d821 	.word	0x0800d821
 800d7cc:	0800d821 	.word	0x0800d821
 800d7d0:	0800d821 	.word	0x0800d821
 800d7d4:	0800d821 	.word	0x0800d821
 800d7d8:	0800d821 	.word	0x0800d821
 800d7dc:	0800d821 	.word	0x0800d821
 800d7e0:	0800d821 	.word	0x0800d821
 800d7e4:	0800d821 	.word	0x0800d821
 800d7e8:	0800d821 	.word	0x0800d821
 800d7ec:	0800d821 	.word	0x0800d821
 800d7f0:	0800d821 	.word	0x0800d821
 800d7f4:	0800d821 	.word	0x0800d821
 800d7f8:	0800d821 	.word	0x0800d821
 800d7fc:	0800d821 	.word	0x0800d821
 800d800:	0800d821 	.word	0x0800d821
 800d804:	0800d821 	.word	0x0800d821
 800d808:	0800d821 	.word	0x0800d821
 800d80c:	0800d821 	.word	0x0800d821
 800d810:	0800d821 	.word	0x0800d821
 800d814:	0800d821 	.word	0x0800d821
 800d818:	0800d821 	.word	0x0800d821
 800d81c:	0800d821 	.word	0x0800d821
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d820:	bf00      	nop
  }

  return (USBD_OK);
 800d822:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d824:	4618      	mov	r0, r3
 800d826:	370c      	adds	r7, #12
 800d828:	46bd      	mov	sp, r7
 800d82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82e:	4770      	bx	lr

0800d830 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b082      	sub	sp, #8
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
 800d838:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d83a:	6879      	ldr	r1, [r7, #4]
 800d83c:	4805      	ldr	r0, [pc, #20]	; (800d854 <CDC_Receive_FS+0x24>)
 800d83e:	f7fd f808 	bl	800a852 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d842:	4804      	ldr	r0, [pc, #16]	; (800d854 <CDC_Receive_FS+0x24>)
 800d844:	f7fd f84e 	bl	800a8e4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d848:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3708      	adds	r7, #8
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}
 800d852:	bf00      	nop
 800d854:	20000d28 	.word	0x20000d28

0800d858 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
 800d860:	460b      	mov	r3, r1
 800d862:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d864:	2300      	movs	r3, #0
 800d866:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d868:	4b0d      	ldr	r3, [pc, #52]	; (800d8a0 <CDC_Transmit_FS+0x48>)
 800d86a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d86e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d876:	2b00      	cmp	r3, #0
 800d878:	d001      	beq.n	800d87e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d87a:	2301      	movs	r3, #1
 800d87c:	e00b      	b.n	800d896 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d87e:	887b      	ldrh	r3, [r7, #2]
 800d880:	461a      	mov	r2, r3
 800d882:	6879      	ldr	r1, [r7, #4]
 800d884:	4806      	ldr	r0, [pc, #24]	; (800d8a0 <CDC_Transmit_FS+0x48>)
 800d886:	f7fc ffc6 	bl	800a816 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d88a:	4805      	ldr	r0, [pc, #20]	; (800d8a0 <CDC_Transmit_FS+0x48>)
 800d88c:	f7fc fffa 	bl	800a884 <USBD_CDC_TransmitPacket>
 800d890:	4603      	mov	r3, r0
 800d892:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d894:	7bfb      	ldrb	r3, [r7, #15]
}
 800d896:	4618      	mov	r0, r3
 800d898:	3710      	adds	r7, #16
 800d89a:	46bd      	mov	sp, r7
 800d89c:	bd80      	pop	{r7, pc}
 800d89e:	bf00      	nop
 800d8a0:	20000d28 	.word	0x20000d28

0800d8a4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b087      	sub	sp, #28
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	60f8      	str	r0, [r7, #12]
 800d8ac:	60b9      	str	r1, [r7, #8]
 800d8ae:	4613      	mov	r3, r2
 800d8b0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d8b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	371c      	adds	r7, #28
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c4:	4770      	bx	lr
	...

0800d8c8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b08a      	sub	sp, #40	; 0x28
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d8d0:	f107 0314 	add.w	r3, r7, #20
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	601a      	str	r2, [r3, #0]
 800d8d8:	605a      	str	r2, [r3, #4]
 800d8da:	609a      	str	r2, [r3, #8]
 800d8dc:	60da      	str	r2, [r3, #12]
 800d8de:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d8e8:	d13a      	bne.n	800d960 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	613b      	str	r3, [r7, #16]
 800d8ee:	4b1e      	ldr	r3, [pc, #120]	; (800d968 <HAL_PCD_MspInit+0xa0>)
 800d8f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8f2:	4a1d      	ldr	r2, [pc, #116]	; (800d968 <HAL_PCD_MspInit+0xa0>)
 800d8f4:	f043 0301 	orr.w	r3, r3, #1
 800d8f8:	6313      	str	r3, [r2, #48]	; 0x30
 800d8fa:	4b1b      	ldr	r3, [pc, #108]	; (800d968 <HAL_PCD_MspInit+0xa0>)
 800d8fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8fe:	f003 0301 	and.w	r3, r3, #1
 800d902:	613b      	str	r3, [r7, #16]
 800d904:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d906:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d90a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d90c:	2302      	movs	r3, #2
 800d90e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d910:	2300      	movs	r3, #0
 800d912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d914:	2303      	movs	r3, #3
 800d916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d918:	230a      	movs	r3, #10
 800d91a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d91c:	f107 0314 	add.w	r3, r7, #20
 800d920:	4619      	mov	r1, r3
 800d922:	4812      	ldr	r0, [pc, #72]	; (800d96c <HAL_PCD_MspInit+0xa4>)
 800d924:	f7f4 fcbe 	bl	80022a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d928:	4b0f      	ldr	r3, [pc, #60]	; (800d968 <HAL_PCD_MspInit+0xa0>)
 800d92a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d92c:	4a0e      	ldr	r2, [pc, #56]	; (800d968 <HAL_PCD_MspInit+0xa0>)
 800d92e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d932:	6353      	str	r3, [r2, #52]	; 0x34
 800d934:	2300      	movs	r3, #0
 800d936:	60fb      	str	r3, [r7, #12]
 800d938:	4b0b      	ldr	r3, [pc, #44]	; (800d968 <HAL_PCD_MspInit+0xa0>)
 800d93a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d93c:	4a0a      	ldr	r2, [pc, #40]	; (800d968 <HAL_PCD_MspInit+0xa0>)
 800d93e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d942:	6453      	str	r3, [r2, #68]	; 0x44
 800d944:	4b08      	ldr	r3, [pc, #32]	; (800d968 <HAL_PCD_MspInit+0xa0>)
 800d946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d948:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d94c:	60fb      	str	r3, [r7, #12]
 800d94e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d950:	2200      	movs	r2, #0
 800d952:	2100      	movs	r1, #0
 800d954:	2043      	movs	r0, #67	; 0x43
 800d956:	f7f4 f954 	bl	8001c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d95a:	2043      	movs	r0, #67	; 0x43
 800d95c:	f7f4 f96d 	bl	8001c3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d960:	bf00      	nop
 800d962:	3728      	adds	r7, #40	; 0x28
 800d964:	46bd      	mov	sp, r7
 800d966:	bd80      	pop	{r7, pc}
 800d968:	40023800 	.word	0x40023800
 800d96c:	40020000 	.word	0x40020000

0800d970 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b082      	sub	sp, #8
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d984:	4619      	mov	r1, r3
 800d986:	4610      	mov	r0, r2
 800d988:	f7fd f878 	bl	800aa7c <USBD_LL_SetupStage>
}
 800d98c:	bf00      	nop
 800d98e:	3708      	adds	r7, #8
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}

0800d994 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b082      	sub	sp, #8
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
 800d99c:	460b      	mov	r3, r1
 800d99e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d9a6:	78fa      	ldrb	r2, [r7, #3]
 800d9a8:	6879      	ldr	r1, [r7, #4]
 800d9aa:	4613      	mov	r3, r2
 800d9ac:	00db      	lsls	r3, r3, #3
 800d9ae:	1a9b      	subs	r3, r3, r2
 800d9b0:	009b      	lsls	r3, r3, #2
 800d9b2:	440b      	add	r3, r1
 800d9b4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d9b8:	681a      	ldr	r2, [r3, #0]
 800d9ba:	78fb      	ldrb	r3, [r7, #3]
 800d9bc:	4619      	mov	r1, r3
 800d9be:	f7fd f8b2 	bl	800ab26 <USBD_LL_DataOutStage>
}
 800d9c2:	bf00      	nop
 800d9c4:	3708      	adds	r7, #8
 800d9c6:	46bd      	mov	sp, r7
 800d9c8:	bd80      	pop	{r7, pc}

0800d9ca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9ca:	b580      	push	{r7, lr}
 800d9cc:	b082      	sub	sp, #8
 800d9ce:	af00      	add	r7, sp, #0
 800d9d0:	6078      	str	r0, [r7, #4]
 800d9d2:	460b      	mov	r3, r1
 800d9d4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d9dc:	78fa      	ldrb	r2, [r7, #3]
 800d9de:	6879      	ldr	r1, [r7, #4]
 800d9e0:	4613      	mov	r3, r2
 800d9e2:	00db      	lsls	r3, r3, #3
 800d9e4:	1a9b      	subs	r3, r3, r2
 800d9e6:	009b      	lsls	r3, r3, #2
 800d9e8:	440b      	add	r3, r1
 800d9ea:	3348      	adds	r3, #72	; 0x48
 800d9ec:	681a      	ldr	r2, [r3, #0]
 800d9ee:	78fb      	ldrb	r3, [r7, #3]
 800d9f0:	4619      	mov	r1, r3
 800d9f2:	f7fd f8fb 	bl	800abec <USBD_LL_DataInStage>
}
 800d9f6:	bf00      	nop
 800d9f8:	3708      	adds	r7, #8
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}

0800d9fe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9fe:	b580      	push	{r7, lr}
 800da00:	b082      	sub	sp, #8
 800da02:	af00      	add	r7, sp, #0
 800da04:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800da0c:	4618      	mov	r0, r3
 800da0e:	f7fd fa0f 	bl	800ae30 <USBD_LL_SOF>
}
 800da12:	bf00      	nop
 800da14:	3708      	adds	r7, #8
 800da16:	46bd      	mov	sp, r7
 800da18:	bd80      	pop	{r7, pc}

0800da1a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da1a:	b580      	push	{r7, lr}
 800da1c:	b084      	sub	sp, #16
 800da1e:	af00      	add	r7, sp, #0
 800da20:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800da22:	2301      	movs	r3, #1
 800da24:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	68db      	ldr	r3, [r3, #12]
 800da2a:	2b02      	cmp	r3, #2
 800da2c:	d001      	beq.n	800da32 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800da2e:	f7ff fb33 	bl	800d098 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800da38:	7bfa      	ldrb	r2, [r7, #15]
 800da3a:	4611      	mov	r1, r2
 800da3c:	4618      	mov	r0, r3
 800da3e:	f7fd f9b9 	bl	800adb4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800da48:	4618      	mov	r0, r3
 800da4a:	f7fd f965 	bl	800ad18 <USBD_LL_Reset>
}
 800da4e:	bf00      	nop
 800da50:	3710      	adds	r7, #16
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}
	...

0800da58 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b082      	sub	sp, #8
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800da66:	4618      	mov	r0, r3
 800da68:	f7fd f9b4 	bl	800add4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	687a      	ldr	r2, [r7, #4]
 800da78:	6812      	ldr	r2, [r2, #0]
 800da7a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800da7e:	f043 0301 	orr.w	r3, r3, #1
 800da82:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	6a1b      	ldr	r3, [r3, #32]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d005      	beq.n	800da98 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800da8c:	4b04      	ldr	r3, [pc, #16]	; (800daa0 <HAL_PCD_SuspendCallback+0x48>)
 800da8e:	691b      	ldr	r3, [r3, #16]
 800da90:	4a03      	ldr	r2, [pc, #12]	; (800daa0 <HAL_PCD_SuspendCallback+0x48>)
 800da92:	f043 0306 	orr.w	r3, r3, #6
 800da96:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800da98:	bf00      	nop
 800da9a:	3708      	adds	r7, #8
 800da9c:	46bd      	mov	sp, r7
 800da9e:	bd80      	pop	{r7, pc}
 800daa0:	e000ed00 	.word	0xe000ed00

0800daa4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b082      	sub	sp, #8
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800dab2:	4618      	mov	r0, r3
 800dab4:	f7fd f9a4 	bl	800ae00 <USBD_LL_Resume>
}
 800dab8:	bf00      	nop
 800daba:	3708      	adds	r7, #8
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}

0800dac0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b082      	sub	sp, #8
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	460b      	mov	r3, r1
 800daca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800dad2:	78fa      	ldrb	r2, [r7, #3]
 800dad4:	4611      	mov	r1, r2
 800dad6:	4618      	mov	r0, r3
 800dad8:	f7fd f9f2 	bl	800aec0 <USBD_LL_IsoOUTIncomplete>
}
 800dadc:	bf00      	nop
 800dade:	3708      	adds	r7, #8
 800dae0:	46bd      	mov	sp, r7
 800dae2:	bd80      	pop	{r7, pc}

0800dae4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b082      	sub	sp, #8
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
 800daec:	460b      	mov	r3, r1
 800daee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800daf6:	78fa      	ldrb	r2, [r7, #3]
 800daf8:	4611      	mov	r1, r2
 800dafa:	4618      	mov	r0, r3
 800dafc:	f7fd f9ba 	bl	800ae74 <USBD_LL_IsoINIncomplete>
}
 800db00:	bf00      	nop
 800db02:	3708      	adds	r7, #8
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}

0800db08 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b082      	sub	sp, #8
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800db16:	4618      	mov	r0, r3
 800db18:	f7fd f9f8 	bl	800af0c <USBD_LL_DevConnected>
}
 800db1c:	bf00      	nop
 800db1e:	3708      	adds	r7, #8
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}

0800db24 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b082      	sub	sp, #8
 800db28:	af00      	add	r7, sp, #0
 800db2a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800db32:	4618      	mov	r0, r3
 800db34:	f7fd f9f5 	bl	800af22 <USBD_LL_DevDisconnected>
}
 800db38:	bf00      	nop
 800db3a:	3708      	adds	r7, #8
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}

0800db40 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800db40:	b580      	push	{r7, lr}
 800db42:	b082      	sub	sp, #8
 800db44:	af00      	add	r7, sp, #0
 800db46:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	781b      	ldrb	r3, [r3, #0]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d13c      	bne.n	800dbca <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800db50:	4a20      	ldr	r2, [pc, #128]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	4a1e      	ldr	r2, [pc, #120]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db5c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800db60:	4b1c      	ldr	r3, [pc, #112]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db62:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800db66:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800db68:	4b1a      	ldr	r3, [pc, #104]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db6a:	2204      	movs	r2, #4
 800db6c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800db6e:	4b19      	ldr	r3, [pc, #100]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db70:	2202      	movs	r2, #2
 800db72:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800db74:	4b17      	ldr	r3, [pc, #92]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db76:	2200      	movs	r2, #0
 800db78:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800db7a:	4b16      	ldr	r3, [pc, #88]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db7c:	2202      	movs	r2, #2
 800db7e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800db80:	4b14      	ldr	r3, [pc, #80]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db82:	2200      	movs	r2, #0
 800db84:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800db86:	4b13      	ldr	r3, [pc, #76]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db88:	2200      	movs	r2, #0
 800db8a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800db8c:	4b11      	ldr	r3, [pc, #68]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db8e:	2200      	movs	r2, #0
 800db90:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800db92:	4b10      	ldr	r3, [pc, #64]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db94:	2200      	movs	r2, #0
 800db96:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800db98:	4b0e      	ldr	r3, [pc, #56]	; (800dbd4 <USBD_LL_Init+0x94>)
 800db9a:	2200      	movs	r2, #0
 800db9c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800db9e:	480d      	ldr	r0, [pc, #52]	; (800dbd4 <USBD_LL_Init+0x94>)
 800dba0:	f7f6 fb27 	bl	80041f2 <HAL_PCD_Init>
 800dba4:	4603      	mov	r3, r0
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d001      	beq.n	800dbae <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800dbaa:	f7ff fa75 	bl	800d098 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800dbae:	2180      	movs	r1, #128	; 0x80
 800dbb0:	4808      	ldr	r0, [pc, #32]	; (800dbd4 <USBD_LL_Init+0x94>)
 800dbb2:	f7f7 fc84 	bl	80054be <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800dbb6:	2240      	movs	r2, #64	; 0x40
 800dbb8:	2100      	movs	r1, #0
 800dbba:	4806      	ldr	r0, [pc, #24]	; (800dbd4 <USBD_LL_Init+0x94>)
 800dbbc:	f7f7 fc38 	bl	8005430 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800dbc0:	2280      	movs	r2, #128	; 0x80
 800dbc2:	2101      	movs	r1, #1
 800dbc4:	4803      	ldr	r0, [pc, #12]	; (800dbd4 <USBD_LL_Init+0x94>)
 800dbc6:	f7f7 fc33 	bl	8005430 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800dbca:	2300      	movs	r3, #0
}
 800dbcc:	4618      	mov	r0, r3
 800dbce:	3708      	adds	r7, #8
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	bd80      	pop	{r7, pc}
 800dbd4:	20001ff8 	.word	0x20001ff8

0800dbd8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b084      	sub	sp, #16
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7f6 fc1c 	bl	800442c <HAL_PCD_Start>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbf8:	7bfb      	ldrb	r3, [r7, #15]
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	f000 f942 	bl	800de84 <USBD_Get_USB_Status>
 800dc00:	4603      	mov	r3, r0
 800dc02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc04:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc06:	4618      	mov	r0, r3
 800dc08:	3710      	adds	r7, #16
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	bd80      	pop	{r7, pc}

0800dc0e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dc0e:	b580      	push	{r7, lr}
 800dc10:	b084      	sub	sp, #16
 800dc12:	af00      	add	r7, sp, #0
 800dc14:	6078      	str	r0, [r7, #4]
 800dc16:	4608      	mov	r0, r1
 800dc18:	4611      	mov	r1, r2
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	70fb      	strb	r3, [r7, #3]
 800dc20:	460b      	mov	r3, r1
 800dc22:	70bb      	strb	r3, [r7, #2]
 800dc24:	4613      	mov	r3, r2
 800dc26:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dc36:	78bb      	ldrb	r3, [r7, #2]
 800dc38:	883a      	ldrh	r2, [r7, #0]
 800dc3a:	78f9      	ldrb	r1, [r7, #3]
 800dc3c:	f7f7 f800 	bl	8004c40 <HAL_PCD_EP_Open>
 800dc40:	4603      	mov	r3, r0
 800dc42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc44:	7bfb      	ldrb	r3, [r7, #15]
 800dc46:	4618      	mov	r0, r3
 800dc48:	f000 f91c 	bl	800de84 <USBD_Get_USB_Status>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc50:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	3710      	adds	r7, #16
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}

0800dc5a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc5a:	b580      	push	{r7, lr}
 800dc5c:	b084      	sub	sp, #16
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	6078      	str	r0, [r7, #4]
 800dc62:	460b      	mov	r3, r1
 800dc64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc66:	2300      	movs	r3, #0
 800dc68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dc74:	78fa      	ldrb	r2, [r7, #3]
 800dc76:	4611      	mov	r1, r2
 800dc78:	4618      	mov	r0, r3
 800dc7a:	f7f7 f849 	bl	8004d10 <HAL_PCD_EP_Close>
 800dc7e:	4603      	mov	r3, r0
 800dc80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc82:	7bfb      	ldrb	r3, [r7, #15]
 800dc84:	4618      	mov	r0, r3
 800dc86:	f000 f8fd 	bl	800de84 <USBD_Get_USB_Status>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc8e:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	3710      	adds	r7, #16
 800dc94:	46bd      	mov	sp, r7
 800dc96:	bd80      	pop	{r7, pc}

0800dc98 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b084      	sub	sp, #16
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
 800dca0:	460b      	mov	r3, r1
 800dca2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dca4:	2300      	movs	r3, #0
 800dca6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dcb2:	78fa      	ldrb	r2, [r7, #3]
 800dcb4:	4611      	mov	r1, r2
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f7f7 f921 	bl	8004efe <HAL_PCD_EP_SetStall>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcc0:	7bfb      	ldrb	r3, [r7, #15]
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f000 f8de 	bl	800de84 <USBD_Get_USB_Status>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dccc:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	3710      	adds	r7, #16
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}

0800dcd6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dcd6:	b580      	push	{r7, lr}
 800dcd8:	b084      	sub	sp, #16
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	6078      	str	r0, [r7, #4]
 800dcde:	460b      	mov	r3, r1
 800dce0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dce2:	2300      	movs	r3, #0
 800dce4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dce6:	2300      	movs	r3, #0
 800dce8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dcf0:	78fa      	ldrb	r2, [r7, #3]
 800dcf2:	4611      	mov	r1, r2
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	f7f7 f966 	bl	8004fc6 <HAL_PCD_EP_ClrStall>
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcfe:	7bfb      	ldrb	r3, [r7, #15]
 800dd00:	4618      	mov	r0, r3
 800dd02:	f000 f8bf 	bl	800de84 <USBD_Get_USB_Status>
 800dd06:	4603      	mov	r3, r0
 800dd08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd0a:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	3710      	adds	r7, #16
 800dd10:	46bd      	mov	sp, r7
 800dd12:	bd80      	pop	{r7, pc}

0800dd14 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b085      	sub	sp, #20
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
 800dd1c:	460b      	mov	r3, r1
 800dd1e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dd26:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dd28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	da0b      	bge.n	800dd48 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dd30:	78fb      	ldrb	r3, [r7, #3]
 800dd32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dd36:	68f9      	ldr	r1, [r7, #12]
 800dd38:	4613      	mov	r3, r2
 800dd3a:	00db      	lsls	r3, r3, #3
 800dd3c:	1a9b      	subs	r3, r3, r2
 800dd3e:	009b      	lsls	r3, r3, #2
 800dd40:	440b      	add	r3, r1
 800dd42:	333e      	adds	r3, #62	; 0x3e
 800dd44:	781b      	ldrb	r3, [r3, #0]
 800dd46:	e00b      	b.n	800dd60 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dd48:	78fb      	ldrb	r3, [r7, #3]
 800dd4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dd4e:	68f9      	ldr	r1, [r7, #12]
 800dd50:	4613      	mov	r3, r2
 800dd52:	00db      	lsls	r3, r3, #3
 800dd54:	1a9b      	subs	r3, r3, r2
 800dd56:	009b      	lsls	r3, r3, #2
 800dd58:	440b      	add	r3, r1
 800dd5a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dd5e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dd60:	4618      	mov	r0, r3
 800dd62:	3714      	adds	r7, #20
 800dd64:	46bd      	mov	sp, r7
 800dd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6a:	4770      	bx	lr

0800dd6c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b084      	sub	sp, #16
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	460b      	mov	r3, r1
 800dd76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd78:	2300      	movs	r3, #0
 800dd7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dd86:	78fa      	ldrb	r2, [r7, #3]
 800dd88:	4611      	mov	r1, r2
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f7f6 ff33 	bl	8004bf6 <HAL_PCD_SetAddress>
 800dd90:	4603      	mov	r3, r0
 800dd92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd94:	7bfb      	ldrb	r3, [r7, #15]
 800dd96:	4618      	mov	r0, r3
 800dd98:	f000 f874 	bl	800de84 <USBD_Get_USB_Status>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dda0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3710      	adds	r7, #16
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ddaa:	b580      	push	{r7, lr}
 800ddac:	b086      	sub	sp, #24
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	60f8      	str	r0, [r7, #12]
 800ddb2:	607a      	str	r2, [r7, #4]
 800ddb4:	603b      	str	r3, [r7, #0]
 800ddb6:	460b      	mov	r3, r1
 800ddb8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ddc8:	7af9      	ldrb	r1, [r7, #11]
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	687a      	ldr	r2, [r7, #4]
 800ddce:	f7f7 f84c 	bl	8004e6a <HAL_PCD_EP_Transmit>
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ddd6:	7dfb      	ldrb	r3, [r7, #23]
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f000 f853 	bl	800de84 <USBD_Get_USB_Status>
 800ddde:	4603      	mov	r3, r0
 800dde0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dde2:	7dbb      	ldrb	r3, [r7, #22]
}
 800dde4:	4618      	mov	r0, r3
 800dde6:	3718      	adds	r7, #24
 800dde8:	46bd      	mov	sp, r7
 800ddea:	bd80      	pop	{r7, pc}

0800ddec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b086      	sub	sp, #24
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	60f8      	str	r0, [r7, #12]
 800ddf4:	607a      	str	r2, [r7, #4]
 800ddf6:	603b      	str	r3, [r7, #0]
 800ddf8:	460b      	mov	r3, r1
 800ddfa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de00:	2300      	movs	r3, #0
 800de02:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800de0a:	7af9      	ldrb	r1, [r7, #11]
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	f7f6 ffc8 	bl	8004da4 <HAL_PCD_EP_Receive>
 800de14:	4603      	mov	r3, r0
 800de16:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de18:	7dfb      	ldrb	r3, [r7, #23]
 800de1a:	4618      	mov	r0, r3
 800de1c:	f000 f832 	bl	800de84 <USBD_Get_USB_Status>
 800de20:	4603      	mov	r3, r0
 800de22:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800de24:	7dbb      	ldrb	r3, [r7, #22]
}
 800de26:	4618      	mov	r0, r3
 800de28:	3718      	adds	r7, #24
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}

0800de2e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de2e:	b580      	push	{r7, lr}
 800de30:	b082      	sub	sp, #8
 800de32:	af00      	add	r7, sp, #0
 800de34:	6078      	str	r0, [r7, #4]
 800de36:	460b      	mov	r3, r1
 800de38:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800de40:	78fa      	ldrb	r2, [r7, #3]
 800de42:	4611      	mov	r1, r2
 800de44:	4618      	mov	r0, r3
 800de46:	f7f6 fff8 	bl	8004e3a <HAL_PCD_EP_GetRxCount>
 800de4a:	4603      	mov	r3, r0
}
 800de4c:	4618      	mov	r0, r3
 800de4e:	3708      	adds	r7, #8
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}

0800de54 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800de54:	b480      	push	{r7}
 800de56:	b083      	sub	sp, #12
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800de5c:	4b03      	ldr	r3, [pc, #12]	; (800de6c <USBD_static_malloc+0x18>)
}
 800de5e:	4618      	mov	r0, r3
 800de60:	370c      	adds	r7, #12
 800de62:	46bd      	mov	sp, r7
 800de64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de68:	4770      	bx	lr
 800de6a:	bf00      	nop
 800de6c:	20000800 	.word	0x20000800

0800de70 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800de70:	b480      	push	{r7}
 800de72:	b083      	sub	sp, #12
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]

}
 800de78:	bf00      	nop
 800de7a:	370c      	adds	r7, #12
 800de7c:	46bd      	mov	sp, r7
 800de7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de82:	4770      	bx	lr

0800de84 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800de84:	b480      	push	{r7}
 800de86:	b085      	sub	sp, #20
 800de88:	af00      	add	r7, sp, #0
 800de8a:	4603      	mov	r3, r0
 800de8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de8e:	2300      	movs	r3, #0
 800de90:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800de92:	79fb      	ldrb	r3, [r7, #7]
 800de94:	2b03      	cmp	r3, #3
 800de96:	d817      	bhi.n	800dec8 <USBD_Get_USB_Status+0x44>
 800de98:	a201      	add	r2, pc, #4	; (adr r2, 800dea0 <USBD_Get_USB_Status+0x1c>)
 800de9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de9e:	bf00      	nop
 800dea0:	0800deb1 	.word	0x0800deb1
 800dea4:	0800deb7 	.word	0x0800deb7
 800dea8:	0800debd 	.word	0x0800debd
 800deac:	0800dec3 	.word	0x0800dec3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800deb0:	2300      	movs	r3, #0
 800deb2:	73fb      	strb	r3, [r7, #15]
    break;
 800deb4:	e00b      	b.n	800dece <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800deb6:	2303      	movs	r3, #3
 800deb8:	73fb      	strb	r3, [r7, #15]
    break;
 800deba:	e008      	b.n	800dece <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800debc:	2301      	movs	r3, #1
 800debe:	73fb      	strb	r3, [r7, #15]
    break;
 800dec0:	e005      	b.n	800dece <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dec2:	2303      	movs	r3, #3
 800dec4:	73fb      	strb	r3, [r7, #15]
    break;
 800dec6:	e002      	b.n	800dece <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800dec8:	2303      	movs	r3, #3
 800deca:	73fb      	strb	r3, [r7, #15]
    break;
 800decc:	bf00      	nop
  }
  return usb_status;
 800dece:	7bfb      	ldrb	r3, [r7, #15]
}
 800ded0:	4618      	mov	r0, r3
 800ded2:	3714      	adds	r7, #20
 800ded4:	46bd      	mov	sp, r7
 800ded6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deda:	4770      	bx	lr

0800dedc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dedc:	b480      	push	{r7}
 800dede:	b083      	sub	sp, #12
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	4603      	mov	r3, r0
 800dee4:	6039      	str	r1, [r7, #0]
 800dee6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dee8:	683b      	ldr	r3, [r7, #0]
 800deea:	2212      	movs	r2, #18
 800deec:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800deee:	4b03      	ldr	r3, [pc, #12]	; (800defc <USBD_FS_DeviceDescriptor+0x20>)
}
 800def0:	4618      	mov	r0, r3
 800def2:	370c      	adds	r7, #12
 800def4:	46bd      	mov	sp, r7
 800def6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defa:	4770      	bx	lr
 800defc:	2000014c 	.word	0x2000014c

0800df00 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df00:	b480      	push	{r7}
 800df02:	b083      	sub	sp, #12
 800df04:	af00      	add	r7, sp, #0
 800df06:	4603      	mov	r3, r0
 800df08:	6039      	str	r1, [r7, #0]
 800df0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	2204      	movs	r2, #4
 800df10:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800df12:	4b03      	ldr	r3, [pc, #12]	; (800df20 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800df14:	4618      	mov	r0, r3
 800df16:	370c      	adds	r7, #12
 800df18:	46bd      	mov	sp, r7
 800df1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1e:	4770      	bx	lr
 800df20:	20000160 	.word	0x20000160

0800df24 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df24:	b580      	push	{r7, lr}
 800df26:	b082      	sub	sp, #8
 800df28:	af00      	add	r7, sp, #0
 800df2a:	4603      	mov	r3, r0
 800df2c:	6039      	str	r1, [r7, #0]
 800df2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800df30:	79fb      	ldrb	r3, [r7, #7]
 800df32:	2b00      	cmp	r3, #0
 800df34:	d105      	bne.n	800df42 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800df36:	683a      	ldr	r2, [r7, #0]
 800df38:	4907      	ldr	r1, [pc, #28]	; (800df58 <USBD_FS_ProductStrDescriptor+0x34>)
 800df3a:	4808      	ldr	r0, [pc, #32]	; (800df5c <USBD_FS_ProductStrDescriptor+0x38>)
 800df3c:	f7fd fd85 	bl	800ba4a <USBD_GetString>
 800df40:	e004      	b.n	800df4c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800df42:	683a      	ldr	r2, [r7, #0]
 800df44:	4904      	ldr	r1, [pc, #16]	; (800df58 <USBD_FS_ProductStrDescriptor+0x34>)
 800df46:	4805      	ldr	r0, [pc, #20]	; (800df5c <USBD_FS_ProductStrDescriptor+0x38>)
 800df48:	f7fd fd7f 	bl	800ba4a <USBD_GetString>
  }
  return USBD_StrDesc;
 800df4c:	4b02      	ldr	r3, [pc, #8]	; (800df58 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3708      	adds	r7, #8
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}
 800df56:	bf00      	nop
 800df58:	20002400 	.word	0x20002400
 800df5c:	08010f9c 	.word	0x08010f9c

0800df60 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b082      	sub	sp, #8
 800df64:	af00      	add	r7, sp, #0
 800df66:	4603      	mov	r3, r0
 800df68:	6039      	str	r1, [r7, #0]
 800df6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800df6c:	683a      	ldr	r2, [r7, #0]
 800df6e:	4904      	ldr	r1, [pc, #16]	; (800df80 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800df70:	4804      	ldr	r0, [pc, #16]	; (800df84 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800df72:	f7fd fd6a 	bl	800ba4a <USBD_GetString>
  return USBD_StrDesc;
 800df76:	4b02      	ldr	r3, [pc, #8]	; (800df80 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3708      	adds	r7, #8
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}
 800df80:	20002400 	.word	0x20002400
 800df84:	08010fb4 	.word	0x08010fb4

0800df88 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b082      	sub	sp, #8
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	4603      	mov	r3, r0
 800df90:	6039      	str	r1, [r7, #0]
 800df92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800df94:	683b      	ldr	r3, [r7, #0]
 800df96:	221a      	movs	r2, #26
 800df98:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800df9a:	f000 f843 	bl	800e024 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800df9e:	4b02      	ldr	r3, [pc, #8]	; (800dfa8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	3708      	adds	r7, #8
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}
 800dfa8:	20000164 	.word	0x20000164

0800dfac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b082      	sub	sp, #8
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	6039      	str	r1, [r7, #0]
 800dfb6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dfb8:	79fb      	ldrb	r3, [r7, #7]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d105      	bne.n	800dfca <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dfbe:	683a      	ldr	r2, [r7, #0]
 800dfc0:	4907      	ldr	r1, [pc, #28]	; (800dfe0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dfc2:	4808      	ldr	r0, [pc, #32]	; (800dfe4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dfc4:	f7fd fd41 	bl	800ba4a <USBD_GetString>
 800dfc8:	e004      	b.n	800dfd4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dfca:	683a      	ldr	r2, [r7, #0]
 800dfcc:	4904      	ldr	r1, [pc, #16]	; (800dfe0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dfce:	4805      	ldr	r0, [pc, #20]	; (800dfe4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dfd0:	f7fd fd3b 	bl	800ba4a <USBD_GetString>
  }
  return USBD_StrDesc;
 800dfd4:	4b02      	ldr	r3, [pc, #8]	; (800dfe0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	3708      	adds	r7, #8
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	bd80      	pop	{r7, pc}
 800dfde:	bf00      	nop
 800dfe0:	20002400 	.word	0x20002400
 800dfe4:	08010fc8 	.word	0x08010fc8

0800dfe8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b082      	sub	sp, #8
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	4603      	mov	r3, r0
 800dff0:	6039      	str	r1, [r7, #0]
 800dff2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dff4:	79fb      	ldrb	r3, [r7, #7]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d105      	bne.n	800e006 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dffa:	683a      	ldr	r2, [r7, #0]
 800dffc:	4907      	ldr	r1, [pc, #28]	; (800e01c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dffe:	4808      	ldr	r0, [pc, #32]	; (800e020 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e000:	f7fd fd23 	bl	800ba4a <USBD_GetString>
 800e004:	e004      	b.n	800e010 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e006:	683a      	ldr	r2, [r7, #0]
 800e008:	4904      	ldr	r1, [pc, #16]	; (800e01c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e00a:	4805      	ldr	r0, [pc, #20]	; (800e020 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e00c:	f7fd fd1d 	bl	800ba4a <USBD_GetString>
  }
  return USBD_StrDesc;
 800e010:	4b02      	ldr	r3, [pc, #8]	; (800e01c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e012:	4618      	mov	r0, r3
 800e014:	3708      	adds	r7, #8
 800e016:	46bd      	mov	sp, r7
 800e018:	bd80      	pop	{r7, pc}
 800e01a:	bf00      	nop
 800e01c:	20002400 	.word	0x20002400
 800e020:	08010fd4 	.word	0x08010fd4

0800e024 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e024:	b580      	push	{r7, lr}
 800e026:	b084      	sub	sp, #16
 800e028:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e02a:	4b0f      	ldr	r3, [pc, #60]	; (800e068 <Get_SerialNum+0x44>)
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e030:	4b0e      	ldr	r3, [pc, #56]	; (800e06c <Get_SerialNum+0x48>)
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e036:	4b0e      	ldr	r3, [pc, #56]	; (800e070 <Get_SerialNum+0x4c>)
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e03c:	68fa      	ldr	r2, [r7, #12]
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	4413      	add	r3, r2
 800e042:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d009      	beq.n	800e05e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e04a:	2208      	movs	r2, #8
 800e04c:	4909      	ldr	r1, [pc, #36]	; (800e074 <Get_SerialNum+0x50>)
 800e04e:	68f8      	ldr	r0, [r7, #12]
 800e050:	f000 f814 	bl	800e07c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e054:	2204      	movs	r2, #4
 800e056:	4908      	ldr	r1, [pc, #32]	; (800e078 <Get_SerialNum+0x54>)
 800e058:	68b8      	ldr	r0, [r7, #8]
 800e05a:	f000 f80f 	bl	800e07c <IntToUnicode>
  }
}
 800e05e:	bf00      	nop
 800e060:	3710      	adds	r7, #16
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}
 800e066:	bf00      	nop
 800e068:	1fff7a10 	.word	0x1fff7a10
 800e06c:	1fff7a14 	.word	0x1fff7a14
 800e070:	1fff7a18 	.word	0x1fff7a18
 800e074:	20000166 	.word	0x20000166
 800e078:	20000176 	.word	0x20000176

0800e07c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e07c:	b480      	push	{r7}
 800e07e:	b087      	sub	sp, #28
 800e080:	af00      	add	r7, sp, #0
 800e082:	60f8      	str	r0, [r7, #12]
 800e084:	60b9      	str	r1, [r7, #8]
 800e086:	4613      	mov	r3, r2
 800e088:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e08a:	2300      	movs	r3, #0
 800e08c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e08e:	2300      	movs	r3, #0
 800e090:	75fb      	strb	r3, [r7, #23]
 800e092:	e027      	b.n	800e0e4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	0f1b      	lsrs	r3, r3, #28
 800e098:	2b09      	cmp	r3, #9
 800e09a:	d80b      	bhi.n	800e0b4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	0f1b      	lsrs	r3, r3, #28
 800e0a0:	b2da      	uxtb	r2, r3
 800e0a2:	7dfb      	ldrb	r3, [r7, #23]
 800e0a4:	005b      	lsls	r3, r3, #1
 800e0a6:	4619      	mov	r1, r3
 800e0a8:	68bb      	ldr	r3, [r7, #8]
 800e0aa:	440b      	add	r3, r1
 800e0ac:	3230      	adds	r2, #48	; 0x30
 800e0ae:	b2d2      	uxtb	r2, r2
 800e0b0:	701a      	strb	r2, [r3, #0]
 800e0b2:	e00a      	b.n	800e0ca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	0f1b      	lsrs	r3, r3, #28
 800e0b8:	b2da      	uxtb	r2, r3
 800e0ba:	7dfb      	ldrb	r3, [r7, #23]
 800e0bc:	005b      	lsls	r3, r3, #1
 800e0be:	4619      	mov	r1, r3
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	440b      	add	r3, r1
 800e0c4:	3237      	adds	r2, #55	; 0x37
 800e0c6:	b2d2      	uxtb	r2, r2
 800e0c8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	011b      	lsls	r3, r3, #4
 800e0ce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e0d0:	7dfb      	ldrb	r3, [r7, #23]
 800e0d2:	005b      	lsls	r3, r3, #1
 800e0d4:	3301      	adds	r3, #1
 800e0d6:	68ba      	ldr	r2, [r7, #8]
 800e0d8:	4413      	add	r3, r2
 800e0da:	2200      	movs	r2, #0
 800e0dc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e0de:	7dfb      	ldrb	r3, [r7, #23]
 800e0e0:	3301      	adds	r3, #1
 800e0e2:	75fb      	strb	r3, [r7, #23]
 800e0e4:	7dfa      	ldrb	r2, [r7, #23]
 800e0e6:	79fb      	ldrb	r3, [r7, #7]
 800e0e8:	429a      	cmp	r2, r3
 800e0ea:	d3d3      	bcc.n	800e094 <IntToUnicode+0x18>
  }
}
 800e0ec:	bf00      	nop
 800e0ee:	bf00      	nop
 800e0f0:	371c      	adds	r7, #28
 800e0f2:	46bd      	mov	sp, r7
 800e0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f8:	4770      	bx	lr
	...

0800e0fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800e0fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e134 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800e100:	480d      	ldr	r0, [pc, #52]	; (800e138 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800e102:	490e      	ldr	r1, [pc, #56]	; (800e13c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800e104:	4a0e      	ldr	r2, [pc, #56]	; (800e140 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800e106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800e108:	e002      	b.n	800e110 <LoopCopyDataInit>

0800e10a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800e10a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800e10c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800e10e:	3304      	adds	r3, #4

0800e110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800e110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800e112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800e114:	d3f9      	bcc.n	800e10a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800e116:	4a0b      	ldr	r2, [pc, #44]	; (800e144 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800e118:	4c0b      	ldr	r4, [pc, #44]	; (800e148 <LoopFillZerobss+0x26>)
  movs r3, #0
 800e11a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800e11c:	e001      	b.n	800e122 <LoopFillZerobss>

0800e11e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800e11e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800e120:	3204      	adds	r2, #4

0800e122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800e122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800e124:	d3fb      	bcc.n	800e11e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e126:	f7ff fac7 	bl	800d6b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e12a:	f000 f811 	bl	800e150 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e12e:	f7fe fc83 	bl	800ca38 <main>
  bx  lr    
 800e132:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800e134:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800e138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800e13c:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 800e140:	08011404 	.word	0x08011404
  ldr r2, =_sbss
 800e144:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 800e148:	20002610 	.word	0x20002610

0800e14c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e14c:	e7fe      	b.n	800e14c <DMA1_Stream0_IRQHandler>
	...

0800e150 <__libc_init_array>:
 800e150:	b570      	push	{r4, r5, r6, lr}
 800e152:	4d0d      	ldr	r5, [pc, #52]	; (800e188 <__libc_init_array+0x38>)
 800e154:	4c0d      	ldr	r4, [pc, #52]	; (800e18c <__libc_init_array+0x3c>)
 800e156:	1b64      	subs	r4, r4, r5
 800e158:	10a4      	asrs	r4, r4, #2
 800e15a:	2600      	movs	r6, #0
 800e15c:	42a6      	cmp	r6, r4
 800e15e:	d109      	bne.n	800e174 <__libc_init_array+0x24>
 800e160:	4d0b      	ldr	r5, [pc, #44]	; (800e190 <__libc_init_array+0x40>)
 800e162:	4c0c      	ldr	r4, [pc, #48]	; (800e194 <__libc_init_array+0x44>)
 800e164:	f002 ff06 	bl	8010f74 <_init>
 800e168:	1b64      	subs	r4, r4, r5
 800e16a:	10a4      	asrs	r4, r4, #2
 800e16c:	2600      	movs	r6, #0
 800e16e:	42a6      	cmp	r6, r4
 800e170:	d105      	bne.n	800e17e <__libc_init_array+0x2e>
 800e172:	bd70      	pop	{r4, r5, r6, pc}
 800e174:	f855 3b04 	ldr.w	r3, [r5], #4
 800e178:	4798      	blx	r3
 800e17a:	3601      	adds	r6, #1
 800e17c:	e7ee      	b.n	800e15c <__libc_init_array+0xc>
 800e17e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e182:	4798      	blx	r3
 800e184:	3601      	adds	r6, #1
 800e186:	e7f2      	b.n	800e16e <__libc_init_array+0x1e>
 800e188:	080113fc 	.word	0x080113fc
 800e18c:	080113fc 	.word	0x080113fc
 800e190:	080113fc 	.word	0x080113fc
 800e194:	08011400 	.word	0x08011400

0800e198 <memset>:
 800e198:	4402      	add	r2, r0
 800e19a:	4603      	mov	r3, r0
 800e19c:	4293      	cmp	r3, r2
 800e19e:	d100      	bne.n	800e1a2 <memset+0xa>
 800e1a0:	4770      	bx	lr
 800e1a2:	f803 1b01 	strb.w	r1, [r3], #1
 800e1a6:	e7f9      	b.n	800e19c <memset+0x4>

0800e1a8 <__cvt>:
 800e1a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1ac:	ec55 4b10 	vmov	r4, r5, d0
 800e1b0:	2d00      	cmp	r5, #0
 800e1b2:	460e      	mov	r6, r1
 800e1b4:	4619      	mov	r1, r3
 800e1b6:	462b      	mov	r3, r5
 800e1b8:	bfbb      	ittet	lt
 800e1ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e1be:	461d      	movlt	r5, r3
 800e1c0:	2300      	movge	r3, #0
 800e1c2:	232d      	movlt	r3, #45	; 0x2d
 800e1c4:	700b      	strb	r3, [r1, #0]
 800e1c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e1c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e1cc:	4691      	mov	r9, r2
 800e1ce:	f023 0820 	bic.w	r8, r3, #32
 800e1d2:	bfbc      	itt	lt
 800e1d4:	4622      	movlt	r2, r4
 800e1d6:	4614      	movlt	r4, r2
 800e1d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e1dc:	d005      	beq.n	800e1ea <__cvt+0x42>
 800e1de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e1e2:	d100      	bne.n	800e1e6 <__cvt+0x3e>
 800e1e4:	3601      	adds	r6, #1
 800e1e6:	2102      	movs	r1, #2
 800e1e8:	e000      	b.n	800e1ec <__cvt+0x44>
 800e1ea:	2103      	movs	r1, #3
 800e1ec:	ab03      	add	r3, sp, #12
 800e1ee:	9301      	str	r3, [sp, #4]
 800e1f0:	ab02      	add	r3, sp, #8
 800e1f2:	9300      	str	r3, [sp, #0]
 800e1f4:	ec45 4b10 	vmov	d0, r4, r5
 800e1f8:	4653      	mov	r3, sl
 800e1fa:	4632      	mov	r2, r6
 800e1fc:	f000 fcec 	bl	800ebd8 <_dtoa_r>
 800e200:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e204:	4607      	mov	r7, r0
 800e206:	d102      	bne.n	800e20e <__cvt+0x66>
 800e208:	f019 0f01 	tst.w	r9, #1
 800e20c:	d022      	beq.n	800e254 <__cvt+0xac>
 800e20e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e212:	eb07 0906 	add.w	r9, r7, r6
 800e216:	d110      	bne.n	800e23a <__cvt+0x92>
 800e218:	783b      	ldrb	r3, [r7, #0]
 800e21a:	2b30      	cmp	r3, #48	; 0x30
 800e21c:	d10a      	bne.n	800e234 <__cvt+0x8c>
 800e21e:	2200      	movs	r2, #0
 800e220:	2300      	movs	r3, #0
 800e222:	4620      	mov	r0, r4
 800e224:	4629      	mov	r1, r5
 800e226:	f7f2 fc57 	bl	8000ad8 <__aeabi_dcmpeq>
 800e22a:	b918      	cbnz	r0, 800e234 <__cvt+0x8c>
 800e22c:	f1c6 0601 	rsb	r6, r6, #1
 800e230:	f8ca 6000 	str.w	r6, [sl]
 800e234:	f8da 3000 	ldr.w	r3, [sl]
 800e238:	4499      	add	r9, r3
 800e23a:	2200      	movs	r2, #0
 800e23c:	2300      	movs	r3, #0
 800e23e:	4620      	mov	r0, r4
 800e240:	4629      	mov	r1, r5
 800e242:	f7f2 fc49 	bl	8000ad8 <__aeabi_dcmpeq>
 800e246:	b108      	cbz	r0, 800e24c <__cvt+0xa4>
 800e248:	f8cd 900c 	str.w	r9, [sp, #12]
 800e24c:	2230      	movs	r2, #48	; 0x30
 800e24e:	9b03      	ldr	r3, [sp, #12]
 800e250:	454b      	cmp	r3, r9
 800e252:	d307      	bcc.n	800e264 <__cvt+0xbc>
 800e254:	9b03      	ldr	r3, [sp, #12]
 800e256:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e258:	1bdb      	subs	r3, r3, r7
 800e25a:	4638      	mov	r0, r7
 800e25c:	6013      	str	r3, [r2, #0]
 800e25e:	b004      	add	sp, #16
 800e260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e264:	1c59      	adds	r1, r3, #1
 800e266:	9103      	str	r1, [sp, #12]
 800e268:	701a      	strb	r2, [r3, #0]
 800e26a:	e7f0      	b.n	800e24e <__cvt+0xa6>

0800e26c <__exponent>:
 800e26c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e26e:	4603      	mov	r3, r0
 800e270:	2900      	cmp	r1, #0
 800e272:	bfb8      	it	lt
 800e274:	4249      	neglt	r1, r1
 800e276:	f803 2b02 	strb.w	r2, [r3], #2
 800e27a:	bfb4      	ite	lt
 800e27c:	222d      	movlt	r2, #45	; 0x2d
 800e27e:	222b      	movge	r2, #43	; 0x2b
 800e280:	2909      	cmp	r1, #9
 800e282:	7042      	strb	r2, [r0, #1]
 800e284:	dd2a      	ble.n	800e2dc <__exponent+0x70>
 800e286:	f10d 0407 	add.w	r4, sp, #7
 800e28a:	46a4      	mov	ip, r4
 800e28c:	270a      	movs	r7, #10
 800e28e:	46a6      	mov	lr, r4
 800e290:	460a      	mov	r2, r1
 800e292:	fb91 f6f7 	sdiv	r6, r1, r7
 800e296:	fb07 1516 	mls	r5, r7, r6, r1
 800e29a:	3530      	adds	r5, #48	; 0x30
 800e29c:	2a63      	cmp	r2, #99	; 0x63
 800e29e:	f104 34ff 	add.w	r4, r4, #4294967295
 800e2a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e2a6:	4631      	mov	r1, r6
 800e2a8:	dcf1      	bgt.n	800e28e <__exponent+0x22>
 800e2aa:	3130      	adds	r1, #48	; 0x30
 800e2ac:	f1ae 0502 	sub.w	r5, lr, #2
 800e2b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e2b4:	1c44      	adds	r4, r0, #1
 800e2b6:	4629      	mov	r1, r5
 800e2b8:	4561      	cmp	r1, ip
 800e2ba:	d30a      	bcc.n	800e2d2 <__exponent+0x66>
 800e2bc:	f10d 0209 	add.w	r2, sp, #9
 800e2c0:	eba2 020e 	sub.w	r2, r2, lr
 800e2c4:	4565      	cmp	r5, ip
 800e2c6:	bf88      	it	hi
 800e2c8:	2200      	movhi	r2, #0
 800e2ca:	4413      	add	r3, r2
 800e2cc:	1a18      	subs	r0, r3, r0
 800e2ce:	b003      	add	sp, #12
 800e2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e2d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e2da:	e7ed      	b.n	800e2b8 <__exponent+0x4c>
 800e2dc:	2330      	movs	r3, #48	; 0x30
 800e2de:	3130      	adds	r1, #48	; 0x30
 800e2e0:	7083      	strb	r3, [r0, #2]
 800e2e2:	70c1      	strb	r1, [r0, #3]
 800e2e4:	1d03      	adds	r3, r0, #4
 800e2e6:	e7f1      	b.n	800e2cc <__exponent+0x60>

0800e2e8 <_printf_float>:
 800e2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2ec:	ed2d 8b02 	vpush	{d8}
 800e2f0:	b08d      	sub	sp, #52	; 0x34
 800e2f2:	460c      	mov	r4, r1
 800e2f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e2f8:	4616      	mov	r6, r2
 800e2fa:	461f      	mov	r7, r3
 800e2fc:	4605      	mov	r5, r0
 800e2fe:	f001 fa57 	bl	800f7b0 <_localeconv_r>
 800e302:	f8d0 a000 	ldr.w	sl, [r0]
 800e306:	4650      	mov	r0, sl
 800e308:	f7f1 ff6a 	bl	80001e0 <strlen>
 800e30c:	2300      	movs	r3, #0
 800e30e:	930a      	str	r3, [sp, #40]	; 0x28
 800e310:	6823      	ldr	r3, [r4, #0]
 800e312:	9305      	str	r3, [sp, #20]
 800e314:	f8d8 3000 	ldr.w	r3, [r8]
 800e318:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e31c:	3307      	adds	r3, #7
 800e31e:	f023 0307 	bic.w	r3, r3, #7
 800e322:	f103 0208 	add.w	r2, r3, #8
 800e326:	f8c8 2000 	str.w	r2, [r8]
 800e32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e332:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e336:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e33a:	9307      	str	r3, [sp, #28]
 800e33c:	f8cd 8018 	str.w	r8, [sp, #24]
 800e340:	ee08 0a10 	vmov	s16, r0
 800e344:	4b9f      	ldr	r3, [pc, #636]	; (800e5c4 <_printf_float+0x2dc>)
 800e346:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e34a:	f04f 32ff 	mov.w	r2, #4294967295
 800e34e:	f7f2 fbf5 	bl	8000b3c <__aeabi_dcmpun>
 800e352:	bb88      	cbnz	r0, 800e3b8 <_printf_float+0xd0>
 800e354:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e358:	4b9a      	ldr	r3, [pc, #616]	; (800e5c4 <_printf_float+0x2dc>)
 800e35a:	f04f 32ff 	mov.w	r2, #4294967295
 800e35e:	f7f2 fbcf 	bl	8000b00 <__aeabi_dcmple>
 800e362:	bb48      	cbnz	r0, 800e3b8 <_printf_float+0xd0>
 800e364:	2200      	movs	r2, #0
 800e366:	2300      	movs	r3, #0
 800e368:	4640      	mov	r0, r8
 800e36a:	4649      	mov	r1, r9
 800e36c:	f7f2 fbbe 	bl	8000aec <__aeabi_dcmplt>
 800e370:	b110      	cbz	r0, 800e378 <_printf_float+0x90>
 800e372:	232d      	movs	r3, #45	; 0x2d
 800e374:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e378:	4b93      	ldr	r3, [pc, #588]	; (800e5c8 <_printf_float+0x2e0>)
 800e37a:	4894      	ldr	r0, [pc, #592]	; (800e5cc <_printf_float+0x2e4>)
 800e37c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e380:	bf94      	ite	ls
 800e382:	4698      	movls	r8, r3
 800e384:	4680      	movhi	r8, r0
 800e386:	2303      	movs	r3, #3
 800e388:	6123      	str	r3, [r4, #16]
 800e38a:	9b05      	ldr	r3, [sp, #20]
 800e38c:	f023 0204 	bic.w	r2, r3, #4
 800e390:	6022      	str	r2, [r4, #0]
 800e392:	f04f 0900 	mov.w	r9, #0
 800e396:	9700      	str	r7, [sp, #0]
 800e398:	4633      	mov	r3, r6
 800e39a:	aa0b      	add	r2, sp, #44	; 0x2c
 800e39c:	4621      	mov	r1, r4
 800e39e:	4628      	mov	r0, r5
 800e3a0:	f000 f9d8 	bl	800e754 <_printf_common>
 800e3a4:	3001      	adds	r0, #1
 800e3a6:	f040 8090 	bne.w	800e4ca <_printf_float+0x1e2>
 800e3aa:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ae:	b00d      	add	sp, #52	; 0x34
 800e3b0:	ecbd 8b02 	vpop	{d8}
 800e3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3b8:	4642      	mov	r2, r8
 800e3ba:	464b      	mov	r3, r9
 800e3bc:	4640      	mov	r0, r8
 800e3be:	4649      	mov	r1, r9
 800e3c0:	f7f2 fbbc 	bl	8000b3c <__aeabi_dcmpun>
 800e3c4:	b140      	cbz	r0, 800e3d8 <_printf_float+0xf0>
 800e3c6:	464b      	mov	r3, r9
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	bfbc      	itt	lt
 800e3cc:	232d      	movlt	r3, #45	; 0x2d
 800e3ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e3d2:	487f      	ldr	r0, [pc, #508]	; (800e5d0 <_printf_float+0x2e8>)
 800e3d4:	4b7f      	ldr	r3, [pc, #508]	; (800e5d4 <_printf_float+0x2ec>)
 800e3d6:	e7d1      	b.n	800e37c <_printf_float+0x94>
 800e3d8:	6863      	ldr	r3, [r4, #4]
 800e3da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e3de:	9206      	str	r2, [sp, #24]
 800e3e0:	1c5a      	adds	r2, r3, #1
 800e3e2:	d13f      	bne.n	800e464 <_printf_float+0x17c>
 800e3e4:	2306      	movs	r3, #6
 800e3e6:	6063      	str	r3, [r4, #4]
 800e3e8:	9b05      	ldr	r3, [sp, #20]
 800e3ea:	6861      	ldr	r1, [r4, #4]
 800e3ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	9303      	str	r3, [sp, #12]
 800e3f4:	ab0a      	add	r3, sp, #40	; 0x28
 800e3f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e3fa:	ab09      	add	r3, sp, #36	; 0x24
 800e3fc:	ec49 8b10 	vmov	d0, r8, r9
 800e400:	9300      	str	r3, [sp, #0]
 800e402:	6022      	str	r2, [r4, #0]
 800e404:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e408:	4628      	mov	r0, r5
 800e40a:	f7ff fecd 	bl	800e1a8 <__cvt>
 800e40e:	9b06      	ldr	r3, [sp, #24]
 800e410:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e412:	2b47      	cmp	r3, #71	; 0x47
 800e414:	4680      	mov	r8, r0
 800e416:	d108      	bne.n	800e42a <_printf_float+0x142>
 800e418:	1cc8      	adds	r0, r1, #3
 800e41a:	db02      	blt.n	800e422 <_printf_float+0x13a>
 800e41c:	6863      	ldr	r3, [r4, #4]
 800e41e:	4299      	cmp	r1, r3
 800e420:	dd41      	ble.n	800e4a6 <_printf_float+0x1be>
 800e422:	f1ab 0b02 	sub.w	fp, fp, #2
 800e426:	fa5f fb8b 	uxtb.w	fp, fp
 800e42a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e42e:	d820      	bhi.n	800e472 <_printf_float+0x18a>
 800e430:	3901      	subs	r1, #1
 800e432:	465a      	mov	r2, fp
 800e434:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e438:	9109      	str	r1, [sp, #36]	; 0x24
 800e43a:	f7ff ff17 	bl	800e26c <__exponent>
 800e43e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e440:	1813      	adds	r3, r2, r0
 800e442:	2a01      	cmp	r2, #1
 800e444:	4681      	mov	r9, r0
 800e446:	6123      	str	r3, [r4, #16]
 800e448:	dc02      	bgt.n	800e450 <_printf_float+0x168>
 800e44a:	6822      	ldr	r2, [r4, #0]
 800e44c:	07d2      	lsls	r2, r2, #31
 800e44e:	d501      	bpl.n	800e454 <_printf_float+0x16c>
 800e450:	3301      	adds	r3, #1
 800e452:	6123      	str	r3, [r4, #16]
 800e454:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d09c      	beq.n	800e396 <_printf_float+0xae>
 800e45c:	232d      	movs	r3, #45	; 0x2d
 800e45e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e462:	e798      	b.n	800e396 <_printf_float+0xae>
 800e464:	9a06      	ldr	r2, [sp, #24]
 800e466:	2a47      	cmp	r2, #71	; 0x47
 800e468:	d1be      	bne.n	800e3e8 <_printf_float+0x100>
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d1bc      	bne.n	800e3e8 <_printf_float+0x100>
 800e46e:	2301      	movs	r3, #1
 800e470:	e7b9      	b.n	800e3e6 <_printf_float+0xfe>
 800e472:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e476:	d118      	bne.n	800e4aa <_printf_float+0x1c2>
 800e478:	2900      	cmp	r1, #0
 800e47a:	6863      	ldr	r3, [r4, #4]
 800e47c:	dd0b      	ble.n	800e496 <_printf_float+0x1ae>
 800e47e:	6121      	str	r1, [r4, #16]
 800e480:	b913      	cbnz	r3, 800e488 <_printf_float+0x1a0>
 800e482:	6822      	ldr	r2, [r4, #0]
 800e484:	07d0      	lsls	r0, r2, #31
 800e486:	d502      	bpl.n	800e48e <_printf_float+0x1a6>
 800e488:	3301      	adds	r3, #1
 800e48a:	440b      	add	r3, r1
 800e48c:	6123      	str	r3, [r4, #16]
 800e48e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e490:	f04f 0900 	mov.w	r9, #0
 800e494:	e7de      	b.n	800e454 <_printf_float+0x16c>
 800e496:	b913      	cbnz	r3, 800e49e <_printf_float+0x1b6>
 800e498:	6822      	ldr	r2, [r4, #0]
 800e49a:	07d2      	lsls	r2, r2, #31
 800e49c:	d501      	bpl.n	800e4a2 <_printf_float+0x1ba>
 800e49e:	3302      	adds	r3, #2
 800e4a0:	e7f4      	b.n	800e48c <_printf_float+0x1a4>
 800e4a2:	2301      	movs	r3, #1
 800e4a4:	e7f2      	b.n	800e48c <_printf_float+0x1a4>
 800e4a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e4aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e4ac:	4299      	cmp	r1, r3
 800e4ae:	db05      	blt.n	800e4bc <_printf_float+0x1d4>
 800e4b0:	6823      	ldr	r3, [r4, #0]
 800e4b2:	6121      	str	r1, [r4, #16]
 800e4b4:	07d8      	lsls	r0, r3, #31
 800e4b6:	d5ea      	bpl.n	800e48e <_printf_float+0x1a6>
 800e4b8:	1c4b      	adds	r3, r1, #1
 800e4ba:	e7e7      	b.n	800e48c <_printf_float+0x1a4>
 800e4bc:	2900      	cmp	r1, #0
 800e4be:	bfd4      	ite	le
 800e4c0:	f1c1 0202 	rsble	r2, r1, #2
 800e4c4:	2201      	movgt	r2, #1
 800e4c6:	4413      	add	r3, r2
 800e4c8:	e7e0      	b.n	800e48c <_printf_float+0x1a4>
 800e4ca:	6823      	ldr	r3, [r4, #0]
 800e4cc:	055a      	lsls	r2, r3, #21
 800e4ce:	d407      	bmi.n	800e4e0 <_printf_float+0x1f8>
 800e4d0:	6923      	ldr	r3, [r4, #16]
 800e4d2:	4642      	mov	r2, r8
 800e4d4:	4631      	mov	r1, r6
 800e4d6:	4628      	mov	r0, r5
 800e4d8:	47b8      	blx	r7
 800e4da:	3001      	adds	r0, #1
 800e4dc:	d12c      	bne.n	800e538 <_printf_float+0x250>
 800e4de:	e764      	b.n	800e3aa <_printf_float+0xc2>
 800e4e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e4e4:	f240 80e0 	bls.w	800e6a8 <_printf_float+0x3c0>
 800e4e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	f7f2 faf2 	bl	8000ad8 <__aeabi_dcmpeq>
 800e4f4:	2800      	cmp	r0, #0
 800e4f6:	d034      	beq.n	800e562 <_printf_float+0x27a>
 800e4f8:	4a37      	ldr	r2, [pc, #220]	; (800e5d8 <_printf_float+0x2f0>)
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	4631      	mov	r1, r6
 800e4fe:	4628      	mov	r0, r5
 800e500:	47b8      	blx	r7
 800e502:	3001      	adds	r0, #1
 800e504:	f43f af51 	beq.w	800e3aa <_printf_float+0xc2>
 800e508:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e50c:	429a      	cmp	r2, r3
 800e50e:	db02      	blt.n	800e516 <_printf_float+0x22e>
 800e510:	6823      	ldr	r3, [r4, #0]
 800e512:	07d8      	lsls	r0, r3, #31
 800e514:	d510      	bpl.n	800e538 <_printf_float+0x250>
 800e516:	ee18 3a10 	vmov	r3, s16
 800e51a:	4652      	mov	r2, sl
 800e51c:	4631      	mov	r1, r6
 800e51e:	4628      	mov	r0, r5
 800e520:	47b8      	blx	r7
 800e522:	3001      	adds	r0, #1
 800e524:	f43f af41 	beq.w	800e3aa <_printf_float+0xc2>
 800e528:	f04f 0800 	mov.w	r8, #0
 800e52c:	f104 091a 	add.w	r9, r4, #26
 800e530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e532:	3b01      	subs	r3, #1
 800e534:	4543      	cmp	r3, r8
 800e536:	dc09      	bgt.n	800e54c <_printf_float+0x264>
 800e538:	6823      	ldr	r3, [r4, #0]
 800e53a:	079b      	lsls	r3, r3, #30
 800e53c:	f100 8105 	bmi.w	800e74a <_printf_float+0x462>
 800e540:	68e0      	ldr	r0, [r4, #12]
 800e542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e544:	4298      	cmp	r0, r3
 800e546:	bfb8      	it	lt
 800e548:	4618      	movlt	r0, r3
 800e54a:	e730      	b.n	800e3ae <_printf_float+0xc6>
 800e54c:	2301      	movs	r3, #1
 800e54e:	464a      	mov	r2, r9
 800e550:	4631      	mov	r1, r6
 800e552:	4628      	mov	r0, r5
 800e554:	47b8      	blx	r7
 800e556:	3001      	adds	r0, #1
 800e558:	f43f af27 	beq.w	800e3aa <_printf_float+0xc2>
 800e55c:	f108 0801 	add.w	r8, r8, #1
 800e560:	e7e6      	b.n	800e530 <_printf_float+0x248>
 800e562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e564:	2b00      	cmp	r3, #0
 800e566:	dc39      	bgt.n	800e5dc <_printf_float+0x2f4>
 800e568:	4a1b      	ldr	r2, [pc, #108]	; (800e5d8 <_printf_float+0x2f0>)
 800e56a:	2301      	movs	r3, #1
 800e56c:	4631      	mov	r1, r6
 800e56e:	4628      	mov	r0, r5
 800e570:	47b8      	blx	r7
 800e572:	3001      	adds	r0, #1
 800e574:	f43f af19 	beq.w	800e3aa <_printf_float+0xc2>
 800e578:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e57c:	4313      	orrs	r3, r2
 800e57e:	d102      	bne.n	800e586 <_printf_float+0x29e>
 800e580:	6823      	ldr	r3, [r4, #0]
 800e582:	07d9      	lsls	r1, r3, #31
 800e584:	d5d8      	bpl.n	800e538 <_printf_float+0x250>
 800e586:	ee18 3a10 	vmov	r3, s16
 800e58a:	4652      	mov	r2, sl
 800e58c:	4631      	mov	r1, r6
 800e58e:	4628      	mov	r0, r5
 800e590:	47b8      	blx	r7
 800e592:	3001      	adds	r0, #1
 800e594:	f43f af09 	beq.w	800e3aa <_printf_float+0xc2>
 800e598:	f04f 0900 	mov.w	r9, #0
 800e59c:	f104 0a1a 	add.w	sl, r4, #26
 800e5a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5a2:	425b      	negs	r3, r3
 800e5a4:	454b      	cmp	r3, r9
 800e5a6:	dc01      	bgt.n	800e5ac <_printf_float+0x2c4>
 800e5a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5aa:	e792      	b.n	800e4d2 <_printf_float+0x1ea>
 800e5ac:	2301      	movs	r3, #1
 800e5ae:	4652      	mov	r2, sl
 800e5b0:	4631      	mov	r1, r6
 800e5b2:	4628      	mov	r0, r5
 800e5b4:	47b8      	blx	r7
 800e5b6:	3001      	adds	r0, #1
 800e5b8:	f43f aef7 	beq.w	800e3aa <_printf_float+0xc2>
 800e5bc:	f109 0901 	add.w	r9, r9, #1
 800e5c0:	e7ee      	b.n	800e5a0 <_printf_float+0x2b8>
 800e5c2:	bf00      	nop
 800e5c4:	7fefffff 	.word	0x7fefffff
 800e5c8:	08011018 	.word	0x08011018
 800e5cc:	0801101c 	.word	0x0801101c
 800e5d0:	08011024 	.word	0x08011024
 800e5d4:	08011020 	.word	0x08011020
 800e5d8:	08011028 	.word	0x08011028
 800e5dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e5de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e5e0:	429a      	cmp	r2, r3
 800e5e2:	bfa8      	it	ge
 800e5e4:	461a      	movge	r2, r3
 800e5e6:	2a00      	cmp	r2, #0
 800e5e8:	4691      	mov	r9, r2
 800e5ea:	dc37      	bgt.n	800e65c <_printf_float+0x374>
 800e5ec:	f04f 0b00 	mov.w	fp, #0
 800e5f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e5f4:	f104 021a 	add.w	r2, r4, #26
 800e5f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e5fa:	9305      	str	r3, [sp, #20]
 800e5fc:	eba3 0309 	sub.w	r3, r3, r9
 800e600:	455b      	cmp	r3, fp
 800e602:	dc33      	bgt.n	800e66c <_printf_float+0x384>
 800e604:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e608:	429a      	cmp	r2, r3
 800e60a:	db3b      	blt.n	800e684 <_printf_float+0x39c>
 800e60c:	6823      	ldr	r3, [r4, #0]
 800e60e:	07da      	lsls	r2, r3, #31
 800e610:	d438      	bmi.n	800e684 <_printf_float+0x39c>
 800e612:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e614:	9b05      	ldr	r3, [sp, #20]
 800e616:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e618:	1ad3      	subs	r3, r2, r3
 800e61a:	eba2 0901 	sub.w	r9, r2, r1
 800e61e:	4599      	cmp	r9, r3
 800e620:	bfa8      	it	ge
 800e622:	4699      	movge	r9, r3
 800e624:	f1b9 0f00 	cmp.w	r9, #0
 800e628:	dc35      	bgt.n	800e696 <_printf_float+0x3ae>
 800e62a:	f04f 0800 	mov.w	r8, #0
 800e62e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e632:	f104 0a1a 	add.w	sl, r4, #26
 800e636:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e63a:	1a9b      	subs	r3, r3, r2
 800e63c:	eba3 0309 	sub.w	r3, r3, r9
 800e640:	4543      	cmp	r3, r8
 800e642:	f77f af79 	ble.w	800e538 <_printf_float+0x250>
 800e646:	2301      	movs	r3, #1
 800e648:	4652      	mov	r2, sl
 800e64a:	4631      	mov	r1, r6
 800e64c:	4628      	mov	r0, r5
 800e64e:	47b8      	blx	r7
 800e650:	3001      	adds	r0, #1
 800e652:	f43f aeaa 	beq.w	800e3aa <_printf_float+0xc2>
 800e656:	f108 0801 	add.w	r8, r8, #1
 800e65a:	e7ec      	b.n	800e636 <_printf_float+0x34e>
 800e65c:	4613      	mov	r3, r2
 800e65e:	4631      	mov	r1, r6
 800e660:	4642      	mov	r2, r8
 800e662:	4628      	mov	r0, r5
 800e664:	47b8      	blx	r7
 800e666:	3001      	adds	r0, #1
 800e668:	d1c0      	bne.n	800e5ec <_printf_float+0x304>
 800e66a:	e69e      	b.n	800e3aa <_printf_float+0xc2>
 800e66c:	2301      	movs	r3, #1
 800e66e:	4631      	mov	r1, r6
 800e670:	4628      	mov	r0, r5
 800e672:	9205      	str	r2, [sp, #20]
 800e674:	47b8      	blx	r7
 800e676:	3001      	adds	r0, #1
 800e678:	f43f ae97 	beq.w	800e3aa <_printf_float+0xc2>
 800e67c:	9a05      	ldr	r2, [sp, #20]
 800e67e:	f10b 0b01 	add.w	fp, fp, #1
 800e682:	e7b9      	b.n	800e5f8 <_printf_float+0x310>
 800e684:	ee18 3a10 	vmov	r3, s16
 800e688:	4652      	mov	r2, sl
 800e68a:	4631      	mov	r1, r6
 800e68c:	4628      	mov	r0, r5
 800e68e:	47b8      	blx	r7
 800e690:	3001      	adds	r0, #1
 800e692:	d1be      	bne.n	800e612 <_printf_float+0x32a>
 800e694:	e689      	b.n	800e3aa <_printf_float+0xc2>
 800e696:	9a05      	ldr	r2, [sp, #20]
 800e698:	464b      	mov	r3, r9
 800e69a:	4442      	add	r2, r8
 800e69c:	4631      	mov	r1, r6
 800e69e:	4628      	mov	r0, r5
 800e6a0:	47b8      	blx	r7
 800e6a2:	3001      	adds	r0, #1
 800e6a4:	d1c1      	bne.n	800e62a <_printf_float+0x342>
 800e6a6:	e680      	b.n	800e3aa <_printf_float+0xc2>
 800e6a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e6aa:	2a01      	cmp	r2, #1
 800e6ac:	dc01      	bgt.n	800e6b2 <_printf_float+0x3ca>
 800e6ae:	07db      	lsls	r3, r3, #31
 800e6b0:	d538      	bpl.n	800e724 <_printf_float+0x43c>
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	4642      	mov	r2, r8
 800e6b6:	4631      	mov	r1, r6
 800e6b8:	4628      	mov	r0, r5
 800e6ba:	47b8      	blx	r7
 800e6bc:	3001      	adds	r0, #1
 800e6be:	f43f ae74 	beq.w	800e3aa <_printf_float+0xc2>
 800e6c2:	ee18 3a10 	vmov	r3, s16
 800e6c6:	4652      	mov	r2, sl
 800e6c8:	4631      	mov	r1, r6
 800e6ca:	4628      	mov	r0, r5
 800e6cc:	47b8      	blx	r7
 800e6ce:	3001      	adds	r0, #1
 800e6d0:	f43f ae6b 	beq.w	800e3aa <_printf_float+0xc2>
 800e6d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e6d8:	2200      	movs	r2, #0
 800e6da:	2300      	movs	r3, #0
 800e6dc:	f7f2 f9fc 	bl	8000ad8 <__aeabi_dcmpeq>
 800e6e0:	b9d8      	cbnz	r0, 800e71a <_printf_float+0x432>
 800e6e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6e4:	f108 0201 	add.w	r2, r8, #1
 800e6e8:	3b01      	subs	r3, #1
 800e6ea:	4631      	mov	r1, r6
 800e6ec:	4628      	mov	r0, r5
 800e6ee:	47b8      	blx	r7
 800e6f0:	3001      	adds	r0, #1
 800e6f2:	d10e      	bne.n	800e712 <_printf_float+0x42a>
 800e6f4:	e659      	b.n	800e3aa <_printf_float+0xc2>
 800e6f6:	2301      	movs	r3, #1
 800e6f8:	4652      	mov	r2, sl
 800e6fa:	4631      	mov	r1, r6
 800e6fc:	4628      	mov	r0, r5
 800e6fe:	47b8      	blx	r7
 800e700:	3001      	adds	r0, #1
 800e702:	f43f ae52 	beq.w	800e3aa <_printf_float+0xc2>
 800e706:	f108 0801 	add.w	r8, r8, #1
 800e70a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e70c:	3b01      	subs	r3, #1
 800e70e:	4543      	cmp	r3, r8
 800e710:	dcf1      	bgt.n	800e6f6 <_printf_float+0x40e>
 800e712:	464b      	mov	r3, r9
 800e714:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e718:	e6dc      	b.n	800e4d4 <_printf_float+0x1ec>
 800e71a:	f04f 0800 	mov.w	r8, #0
 800e71e:	f104 0a1a 	add.w	sl, r4, #26
 800e722:	e7f2      	b.n	800e70a <_printf_float+0x422>
 800e724:	2301      	movs	r3, #1
 800e726:	4642      	mov	r2, r8
 800e728:	e7df      	b.n	800e6ea <_printf_float+0x402>
 800e72a:	2301      	movs	r3, #1
 800e72c:	464a      	mov	r2, r9
 800e72e:	4631      	mov	r1, r6
 800e730:	4628      	mov	r0, r5
 800e732:	47b8      	blx	r7
 800e734:	3001      	adds	r0, #1
 800e736:	f43f ae38 	beq.w	800e3aa <_printf_float+0xc2>
 800e73a:	f108 0801 	add.w	r8, r8, #1
 800e73e:	68e3      	ldr	r3, [r4, #12]
 800e740:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e742:	1a5b      	subs	r3, r3, r1
 800e744:	4543      	cmp	r3, r8
 800e746:	dcf0      	bgt.n	800e72a <_printf_float+0x442>
 800e748:	e6fa      	b.n	800e540 <_printf_float+0x258>
 800e74a:	f04f 0800 	mov.w	r8, #0
 800e74e:	f104 0919 	add.w	r9, r4, #25
 800e752:	e7f4      	b.n	800e73e <_printf_float+0x456>

0800e754 <_printf_common>:
 800e754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e758:	4616      	mov	r6, r2
 800e75a:	4699      	mov	r9, r3
 800e75c:	688a      	ldr	r2, [r1, #8]
 800e75e:	690b      	ldr	r3, [r1, #16]
 800e760:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e764:	4293      	cmp	r3, r2
 800e766:	bfb8      	it	lt
 800e768:	4613      	movlt	r3, r2
 800e76a:	6033      	str	r3, [r6, #0]
 800e76c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e770:	4607      	mov	r7, r0
 800e772:	460c      	mov	r4, r1
 800e774:	b10a      	cbz	r2, 800e77a <_printf_common+0x26>
 800e776:	3301      	adds	r3, #1
 800e778:	6033      	str	r3, [r6, #0]
 800e77a:	6823      	ldr	r3, [r4, #0]
 800e77c:	0699      	lsls	r1, r3, #26
 800e77e:	bf42      	ittt	mi
 800e780:	6833      	ldrmi	r3, [r6, #0]
 800e782:	3302      	addmi	r3, #2
 800e784:	6033      	strmi	r3, [r6, #0]
 800e786:	6825      	ldr	r5, [r4, #0]
 800e788:	f015 0506 	ands.w	r5, r5, #6
 800e78c:	d106      	bne.n	800e79c <_printf_common+0x48>
 800e78e:	f104 0a19 	add.w	sl, r4, #25
 800e792:	68e3      	ldr	r3, [r4, #12]
 800e794:	6832      	ldr	r2, [r6, #0]
 800e796:	1a9b      	subs	r3, r3, r2
 800e798:	42ab      	cmp	r3, r5
 800e79a:	dc26      	bgt.n	800e7ea <_printf_common+0x96>
 800e79c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e7a0:	1e13      	subs	r3, r2, #0
 800e7a2:	6822      	ldr	r2, [r4, #0]
 800e7a4:	bf18      	it	ne
 800e7a6:	2301      	movne	r3, #1
 800e7a8:	0692      	lsls	r2, r2, #26
 800e7aa:	d42b      	bmi.n	800e804 <_printf_common+0xb0>
 800e7ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e7b0:	4649      	mov	r1, r9
 800e7b2:	4638      	mov	r0, r7
 800e7b4:	47c0      	blx	r8
 800e7b6:	3001      	adds	r0, #1
 800e7b8:	d01e      	beq.n	800e7f8 <_printf_common+0xa4>
 800e7ba:	6823      	ldr	r3, [r4, #0]
 800e7bc:	68e5      	ldr	r5, [r4, #12]
 800e7be:	6832      	ldr	r2, [r6, #0]
 800e7c0:	f003 0306 	and.w	r3, r3, #6
 800e7c4:	2b04      	cmp	r3, #4
 800e7c6:	bf08      	it	eq
 800e7c8:	1aad      	subeq	r5, r5, r2
 800e7ca:	68a3      	ldr	r3, [r4, #8]
 800e7cc:	6922      	ldr	r2, [r4, #16]
 800e7ce:	bf0c      	ite	eq
 800e7d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e7d4:	2500      	movne	r5, #0
 800e7d6:	4293      	cmp	r3, r2
 800e7d8:	bfc4      	itt	gt
 800e7da:	1a9b      	subgt	r3, r3, r2
 800e7dc:	18ed      	addgt	r5, r5, r3
 800e7de:	2600      	movs	r6, #0
 800e7e0:	341a      	adds	r4, #26
 800e7e2:	42b5      	cmp	r5, r6
 800e7e4:	d11a      	bne.n	800e81c <_printf_common+0xc8>
 800e7e6:	2000      	movs	r0, #0
 800e7e8:	e008      	b.n	800e7fc <_printf_common+0xa8>
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	4652      	mov	r2, sl
 800e7ee:	4649      	mov	r1, r9
 800e7f0:	4638      	mov	r0, r7
 800e7f2:	47c0      	blx	r8
 800e7f4:	3001      	adds	r0, #1
 800e7f6:	d103      	bne.n	800e800 <_printf_common+0xac>
 800e7f8:	f04f 30ff 	mov.w	r0, #4294967295
 800e7fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e800:	3501      	adds	r5, #1
 800e802:	e7c6      	b.n	800e792 <_printf_common+0x3e>
 800e804:	18e1      	adds	r1, r4, r3
 800e806:	1c5a      	adds	r2, r3, #1
 800e808:	2030      	movs	r0, #48	; 0x30
 800e80a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e80e:	4422      	add	r2, r4
 800e810:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e814:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e818:	3302      	adds	r3, #2
 800e81a:	e7c7      	b.n	800e7ac <_printf_common+0x58>
 800e81c:	2301      	movs	r3, #1
 800e81e:	4622      	mov	r2, r4
 800e820:	4649      	mov	r1, r9
 800e822:	4638      	mov	r0, r7
 800e824:	47c0      	blx	r8
 800e826:	3001      	adds	r0, #1
 800e828:	d0e6      	beq.n	800e7f8 <_printf_common+0xa4>
 800e82a:	3601      	adds	r6, #1
 800e82c:	e7d9      	b.n	800e7e2 <_printf_common+0x8e>
	...

0800e830 <_printf_i>:
 800e830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e834:	460c      	mov	r4, r1
 800e836:	4691      	mov	r9, r2
 800e838:	7e27      	ldrb	r7, [r4, #24]
 800e83a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e83c:	2f78      	cmp	r7, #120	; 0x78
 800e83e:	4680      	mov	r8, r0
 800e840:	469a      	mov	sl, r3
 800e842:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e846:	d807      	bhi.n	800e858 <_printf_i+0x28>
 800e848:	2f62      	cmp	r7, #98	; 0x62
 800e84a:	d80a      	bhi.n	800e862 <_printf_i+0x32>
 800e84c:	2f00      	cmp	r7, #0
 800e84e:	f000 80d8 	beq.w	800ea02 <_printf_i+0x1d2>
 800e852:	2f58      	cmp	r7, #88	; 0x58
 800e854:	f000 80a3 	beq.w	800e99e <_printf_i+0x16e>
 800e858:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e85c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e860:	e03a      	b.n	800e8d8 <_printf_i+0xa8>
 800e862:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e866:	2b15      	cmp	r3, #21
 800e868:	d8f6      	bhi.n	800e858 <_printf_i+0x28>
 800e86a:	a001      	add	r0, pc, #4	; (adr r0, 800e870 <_printf_i+0x40>)
 800e86c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e870:	0800e8c9 	.word	0x0800e8c9
 800e874:	0800e8dd 	.word	0x0800e8dd
 800e878:	0800e859 	.word	0x0800e859
 800e87c:	0800e859 	.word	0x0800e859
 800e880:	0800e859 	.word	0x0800e859
 800e884:	0800e859 	.word	0x0800e859
 800e888:	0800e8dd 	.word	0x0800e8dd
 800e88c:	0800e859 	.word	0x0800e859
 800e890:	0800e859 	.word	0x0800e859
 800e894:	0800e859 	.word	0x0800e859
 800e898:	0800e859 	.word	0x0800e859
 800e89c:	0800e9e9 	.word	0x0800e9e9
 800e8a0:	0800e90d 	.word	0x0800e90d
 800e8a4:	0800e9cb 	.word	0x0800e9cb
 800e8a8:	0800e859 	.word	0x0800e859
 800e8ac:	0800e859 	.word	0x0800e859
 800e8b0:	0800ea0b 	.word	0x0800ea0b
 800e8b4:	0800e859 	.word	0x0800e859
 800e8b8:	0800e90d 	.word	0x0800e90d
 800e8bc:	0800e859 	.word	0x0800e859
 800e8c0:	0800e859 	.word	0x0800e859
 800e8c4:	0800e9d3 	.word	0x0800e9d3
 800e8c8:	680b      	ldr	r3, [r1, #0]
 800e8ca:	1d1a      	adds	r2, r3, #4
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	600a      	str	r2, [r1, #0]
 800e8d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e8d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e8d8:	2301      	movs	r3, #1
 800e8da:	e0a3      	b.n	800ea24 <_printf_i+0x1f4>
 800e8dc:	6825      	ldr	r5, [r4, #0]
 800e8de:	6808      	ldr	r0, [r1, #0]
 800e8e0:	062e      	lsls	r6, r5, #24
 800e8e2:	f100 0304 	add.w	r3, r0, #4
 800e8e6:	d50a      	bpl.n	800e8fe <_printf_i+0xce>
 800e8e8:	6805      	ldr	r5, [r0, #0]
 800e8ea:	600b      	str	r3, [r1, #0]
 800e8ec:	2d00      	cmp	r5, #0
 800e8ee:	da03      	bge.n	800e8f8 <_printf_i+0xc8>
 800e8f0:	232d      	movs	r3, #45	; 0x2d
 800e8f2:	426d      	negs	r5, r5
 800e8f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e8f8:	485e      	ldr	r0, [pc, #376]	; (800ea74 <_printf_i+0x244>)
 800e8fa:	230a      	movs	r3, #10
 800e8fc:	e019      	b.n	800e932 <_printf_i+0x102>
 800e8fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e902:	6805      	ldr	r5, [r0, #0]
 800e904:	600b      	str	r3, [r1, #0]
 800e906:	bf18      	it	ne
 800e908:	b22d      	sxthne	r5, r5
 800e90a:	e7ef      	b.n	800e8ec <_printf_i+0xbc>
 800e90c:	680b      	ldr	r3, [r1, #0]
 800e90e:	6825      	ldr	r5, [r4, #0]
 800e910:	1d18      	adds	r0, r3, #4
 800e912:	6008      	str	r0, [r1, #0]
 800e914:	0628      	lsls	r0, r5, #24
 800e916:	d501      	bpl.n	800e91c <_printf_i+0xec>
 800e918:	681d      	ldr	r5, [r3, #0]
 800e91a:	e002      	b.n	800e922 <_printf_i+0xf2>
 800e91c:	0669      	lsls	r1, r5, #25
 800e91e:	d5fb      	bpl.n	800e918 <_printf_i+0xe8>
 800e920:	881d      	ldrh	r5, [r3, #0]
 800e922:	4854      	ldr	r0, [pc, #336]	; (800ea74 <_printf_i+0x244>)
 800e924:	2f6f      	cmp	r7, #111	; 0x6f
 800e926:	bf0c      	ite	eq
 800e928:	2308      	moveq	r3, #8
 800e92a:	230a      	movne	r3, #10
 800e92c:	2100      	movs	r1, #0
 800e92e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e932:	6866      	ldr	r6, [r4, #4]
 800e934:	60a6      	str	r6, [r4, #8]
 800e936:	2e00      	cmp	r6, #0
 800e938:	bfa2      	ittt	ge
 800e93a:	6821      	ldrge	r1, [r4, #0]
 800e93c:	f021 0104 	bicge.w	r1, r1, #4
 800e940:	6021      	strge	r1, [r4, #0]
 800e942:	b90d      	cbnz	r5, 800e948 <_printf_i+0x118>
 800e944:	2e00      	cmp	r6, #0
 800e946:	d04d      	beq.n	800e9e4 <_printf_i+0x1b4>
 800e948:	4616      	mov	r6, r2
 800e94a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e94e:	fb03 5711 	mls	r7, r3, r1, r5
 800e952:	5dc7      	ldrb	r7, [r0, r7]
 800e954:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e958:	462f      	mov	r7, r5
 800e95a:	42bb      	cmp	r3, r7
 800e95c:	460d      	mov	r5, r1
 800e95e:	d9f4      	bls.n	800e94a <_printf_i+0x11a>
 800e960:	2b08      	cmp	r3, #8
 800e962:	d10b      	bne.n	800e97c <_printf_i+0x14c>
 800e964:	6823      	ldr	r3, [r4, #0]
 800e966:	07df      	lsls	r7, r3, #31
 800e968:	d508      	bpl.n	800e97c <_printf_i+0x14c>
 800e96a:	6923      	ldr	r3, [r4, #16]
 800e96c:	6861      	ldr	r1, [r4, #4]
 800e96e:	4299      	cmp	r1, r3
 800e970:	bfde      	ittt	le
 800e972:	2330      	movle	r3, #48	; 0x30
 800e974:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e978:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e97c:	1b92      	subs	r2, r2, r6
 800e97e:	6122      	str	r2, [r4, #16]
 800e980:	f8cd a000 	str.w	sl, [sp]
 800e984:	464b      	mov	r3, r9
 800e986:	aa03      	add	r2, sp, #12
 800e988:	4621      	mov	r1, r4
 800e98a:	4640      	mov	r0, r8
 800e98c:	f7ff fee2 	bl	800e754 <_printf_common>
 800e990:	3001      	adds	r0, #1
 800e992:	d14c      	bne.n	800ea2e <_printf_i+0x1fe>
 800e994:	f04f 30ff 	mov.w	r0, #4294967295
 800e998:	b004      	add	sp, #16
 800e99a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e99e:	4835      	ldr	r0, [pc, #212]	; (800ea74 <_printf_i+0x244>)
 800e9a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e9a4:	6823      	ldr	r3, [r4, #0]
 800e9a6:	680e      	ldr	r6, [r1, #0]
 800e9a8:	061f      	lsls	r7, r3, #24
 800e9aa:	f856 5b04 	ldr.w	r5, [r6], #4
 800e9ae:	600e      	str	r6, [r1, #0]
 800e9b0:	d514      	bpl.n	800e9dc <_printf_i+0x1ac>
 800e9b2:	07d9      	lsls	r1, r3, #31
 800e9b4:	bf44      	itt	mi
 800e9b6:	f043 0320 	orrmi.w	r3, r3, #32
 800e9ba:	6023      	strmi	r3, [r4, #0]
 800e9bc:	b91d      	cbnz	r5, 800e9c6 <_printf_i+0x196>
 800e9be:	6823      	ldr	r3, [r4, #0]
 800e9c0:	f023 0320 	bic.w	r3, r3, #32
 800e9c4:	6023      	str	r3, [r4, #0]
 800e9c6:	2310      	movs	r3, #16
 800e9c8:	e7b0      	b.n	800e92c <_printf_i+0xfc>
 800e9ca:	6823      	ldr	r3, [r4, #0]
 800e9cc:	f043 0320 	orr.w	r3, r3, #32
 800e9d0:	6023      	str	r3, [r4, #0]
 800e9d2:	2378      	movs	r3, #120	; 0x78
 800e9d4:	4828      	ldr	r0, [pc, #160]	; (800ea78 <_printf_i+0x248>)
 800e9d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e9da:	e7e3      	b.n	800e9a4 <_printf_i+0x174>
 800e9dc:	065e      	lsls	r6, r3, #25
 800e9de:	bf48      	it	mi
 800e9e0:	b2ad      	uxthmi	r5, r5
 800e9e2:	e7e6      	b.n	800e9b2 <_printf_i+0x182>
 800e9e4:	4616      	mov	r6, r2
 800e9e6:	e7bb      	b.n	800e960 <_printf_i+0x130>
 800e9e8:	680b      	ldr	r3, [r1, #0]
 800e9ea:	6826      	ldr	r6, [r4, #0]
 800e9ec:	6960      	ldr	r0, [r4, #20]
 800e9ee:	1d1d      	adds	r5, r3, #4
 800e9f0:	600d      	str	r5, [r1, #0]
 800e9f2:	0635      	lsls	r5, r6, #24
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	d501      	bpl.n	800e9fc <_printf_i+0x1cc>
 800e9f8:	6018      	str	r0, [r3, #0]
 800e9fa:	e002      	b.n	800ea02 <_printf_i+0x1d2>
 800e9fc:	0671      	lsls	r1, r6, #25
 800e9fe:	d5fb      	bpl.n	800e9f8 <_printf_i+0x1c8>
 800ea00:	8018      	strh	r0, [r3, #0]
 800ea02:	2300      	movs	r3, #0
 800ea04:	6123      	str	r3, [r4, #16]
 800ea06:	4616      	mov	r6, r2
 800ea08:	e7ba      	b.n	800e980 <_printf_i+0x150>
 800ea0a:	680b      	ldr	r3, [r1, #0]
 800ea0c:	1d1a      	adds	r2, r3, #4
 800ea0e:	600a      	str	r2, [r1, #0]
 800ea10:	681e      	ldr	r6, [r3, #0]
 800ea12:	6862      	ldr	r2, [r4, #4]
 800ea14:	2100      	movs	r1, #0
 800ea16:	4630      	mov	r0, r6
 800ea18:	f7f1 fbea 	bl	80001f0 <memchr>
 800ea1c:	b108      	cbz	r0, 800ea22 <_printf_i+0x1f2>
 800ea1e:	1b80      	subs	r0, r0, r6
 800ea20:	6060      	str	r0, [r4, #4]
 800ea22:	6863      	ldr	r3, [r4, #4]
 800ea24:	6123      	str	r3, [r4, #16]
 800ea26:	2300      	movs	r3, #0
 800ea28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea2c:	e7a8      	b.n	800e980 <_printf_i+0x150>
 800ea2e:	6923      	ldr	r3, [r4, #16]
 800ea30:	4632      	mov	r2, r6
 800ea32:	4649      	mov	r1, r9
 800ea34:	4640      	mov	r0, r8
 800ea36:	47d0      	blx	sl
 800ea38:	3001      	adds	r0, #1
 800ea3a:	d0ab      	beq.n	800e994 <_printf_i+0x164>
 800ea3c:	6823      	ldr	r3, [r4, #0]
 800ea3e:	079b      	lsls	r3, r3, #30
 800ea40:	d413      	bmi.n	800ea6a <_printf_i+0x23a>
 800ea42:	68e0      	ldr	r0, [r4, #12]
 800ea44:	9b03      	ldr	r3, [sp, #12]
 800ea46:	4298      	cmp	r0, r3
 800ea48:	bfb8      	it	lt
 800ea4a:	4618      	movlt	r0, r3
 800ea4c:	e7a4      	b.n	800e998 <_printf_i+0x168>
 800ea4e:	2301      	movs	r3, #1
 800ea50:	4632      	mov	r2, r6
 800ea52:	4649      	mov	r1, r9
 800ea54:	4640      	mov	r0, r8
 800ea56:	47d0      	blx	sl
 800ea58:	3001      	adds	r0, #1
 800ea5a:	d09b      	beq.n	800e994 <_printf_i+0x164>
 800ea5c:	3501      	adds	r5, #1
 800ea5e:	68e3      	ldr	r3, [r4, #12]
 800ea60:	9903      	ldr	r1, [sp, #12]
 800ea62:	1a5b      	subs	r3, r3, r1
 800ea64:	42ab      	cmp	r3, r5
 800ea66:	dcf2      	bgt.n	800ea4e <_printf_i+0x21e>
 800ea68:	e7eb      	b.n	800ea42 <_printf_i+0x212>
 800ea6a:	2500      	movs	r5, #0
 800ea6c:	f104 0619 	add.w	r6, r4, #25
 800ea70:	e7f5      	b.n	800ea5e <_printf_i+0x22e>
 800ea72:	bf00      	nop
 800ea74:	0801102a 	.word	0x0801102a
 800ea78:	0801103b 	.word	0x0801103b

0800ea7c <siprintf>:
 800ea7c:	b40e      	push	{r1, r2, r3}
 800ea7e:	b500      	push	{lr}
 800ea80:	b09c      	sub	sp, #112	; 0x70
 800ea82:	ab1d      	add	r3, sp, #116	; 0x74
 800ea84:	9002      	str	r0, [sp, #8]
 800ea86:	9006      	str	r0, [sp, #24]
 800ea88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ea8c:	4809      	ldr	r0, [pc, #36]	; (800eab4 <siprintf+0x38>)
 800ea8e:	9107      	str	r1, [sp, #28]
 800ea90:	9104      	str	r1, [sp, #16]
 800ea92:	4909      	ldr	r1, [pc, #36]	; (800eab8 <siprintf+0x3c>)
 800ea94:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea98:	9105      	str	r1, [sp, #20]
 800ea9a:	6800      	ldr	r0, [r0, #0]
 800ea9c:	9301      	str	r3, [sp, #4]
 800ea9e:	a902      	add	r1, sp, #8
 800eaa0:	f001 fb34 	bl	801010c <_svfiprintf_r>
 800eaa4:	9b02      	ldr	r3, [sp, #8]
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	701a      	strb	r2, [r3, #0]
 800eaaa:	b01c      	add	sp, #112	; 0x70
 800eaac:	f85d eb04 	ldr.w	lr, [sp], #4
 800eab0:	b003      	add	sp, #12
 800eab2:	4770      	bx	lr
 800eab4:	20000180 	.word	0x20000180
 800eab8:	ffff0208 	.word	0xffff0208

0800eabc <quorem>:
 800eabc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eac0:	6903      	ldr	r3, [r0, #16]
 800eac2:	690c      	ldr	r4, [r1, #16]
 800eac4:	42a3      	cmp	r3, r4
 800eac6:	4607      	mov	r7, r0
 800eac8:	f2c0 8081 	blt.w	800ebce <quorem+0x112>
 800eacc:	3c01      	subs	r4, #1
 800eace:	f101 0814 	add.w	r8, r1, #20
 800ead2:	f100 0514 	add.w	r5, r0, #20
 800ead6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eada:	9301      	str	r3, [sp, #4]
 800eadc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eae0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eae4:	3301      	adds	r3, #1
 800eae6:	429a      	cmp	r2, r3
 800eae8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800eaec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eaf0:	fbb2 f6f3 	udiv	r6, r2, r3
 800eaf4:	d331      	bcc.n	800eb5a <quorem+0x9e>
 800eaf6:	f04f 0e00 	mov.w	lr, #0
 800eafa:	4640      	mov	r0, r8
 800eafc:	46ac      	mov	ip, r5
 800eafe:	46f2      	mov	sl, lr
 800eb00:	f850 2b04 	ldr.w	r2, [r0], #4
 800eb04:	b293      	uxth	r3, r2
 800eb06:	fb06 e303 	mla	r3, r6, r3, lr
 800eb0a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800eb0e:	b29b      	uxth	r3, r3
 800eb10:	ebaa 0303 	sub.w	r3, sl, r3
 800eb14:	0c12      	lsrs	r2, r2, #16
 800eb16:	f8dc a000 	ldr.w	sl, [ip]
 800eb1a:	fb06 e202 	mla	r2, r6, r2, lr
 800eb1e:	fa13 f38a 	uxtah	r3, r3, sl
 800eb22:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800eb26:	fa1f fa82 	uxth.w	sl, r2
 800eb2a:	f8dc 2000 	ldr.w	r2, [ip]
 800eb2e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800eb32:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eb36:	b29b      	uxth	r3, r3
 800eb38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb3c:	4581      	cmp	r9, r0
 800eb3e:	f84c 3b04 	str.w	r3, [ip], #4
 800eb42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800eb46:	d2db      	bcs.n	800eb00 <quorem+0x44>
 800eb48:	f855 300b 	ldr.w	r3, [r5, fp]
 800eb4c:	b92b      	cbnz	r3, 800eb5a <quorem+0x9e>
 800eb4e:	9b01      	ldr	r3, [sp, #4]
 800eb50:	3b04      	subs	r3, #4
 800eb52:	429d      	cmp	r5, r3
 800eb54:	461a      	mov	r2, r3
 800eb56:	d32e      	bcc.n	800ebb6 <quorem+0xfa>
 800eb58:	613c      	str	r4, [r7, #16]
 800eb5a:	4638      	mov	r0, r7
 800eb5c:	f001 f8c0 	bl	800fce0 <__mcmp>
 800eb60:	2800      	cmp	r0, #0
 800eb62:	db24      	blt.n	800ebae <quorem+0xf2>
 800eb64:	3601      	adds	r6, #1
 800eb66:	4628      	mov	r0, r5
 800eb68:	f04f 0c00 	mov.w	ip, #0
 800eb6c:	f858 2b04 	ldr.w	r2, [r8], #4
 800eb70:	f8d0 e000 	ldr.w	lr, [r0]
 800eb74:	b293      	uxth	r3, r2
 800eb76:	ebac 0303 	sub.w	r3, ip, r3
 800eb7a:	0c12      	lsrs	r2, r2, #16
 800eb7c:	fa13 f38e 	uxtah	r3, r3, lr
 800eb80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800eb84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eb88:	b29b      	uxth	r3, r3
 800eb8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb8e:	45c1      	cmp	r9, r8
 800eb90:	f840 3b04 	str.w	r3, [r0], #4
 800eb94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800eb98:	d2e8      	bcs.n	800eb6c <quorem+0xb0>
 800eb9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eba2:	b922      	cbnz	r2, 800ebae <quorem+0xf2>
 800eba4:	3b04      	subs	r3, #4
 800eba6:	429d      	cmp	r5, r3
 800eba8:	461a      	mov	r2, r3
 800ebaa:	d30a      	bcc.n	800ebc2 <quorem+0x106>
 800ebac:	613c      	str	r4, [r7, #16]
 800ebae:	4630      	mov	r0, r6
 800ebb0:	b003      	add	sp, #12
 800ebb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebb6:	6812      	ldr	r2, [r2, #0]
 800ebb8:	3b04      	subs	r3, #4
 800ebba:	2a00      	cmp	r2, #0
 800ebbc:	d1cc      	bne.n	800eb58 <quorem+0x9c>
 800ebbe:	3c01      	subs	r4, #1
 800ebc0:	e7c7      	b.n	800eb52 <quorem+0x96>
 800ebc2:	6812      	ldr	r2, [r2, #0]
 800ebc4:	3b04      	subs	r3, #4
 800ebc6:	2a00      	cmp	r2, #0
 800ebc8:	d1f0      	bne.n	800ebac <quorem+0xf0>
 800ebca:	3c01      	subs	r4, #1
 800ebcc:	e7eb      	b.n	800eba6 <quorem+0xea>
 800ebce:	2000      	movs	r0, #0
 800ebd0:	e7ee      	b.n	800ebb0 <quorem+0xf4>
 800ebd2:	0000      	movs	r0, r0
 800ebd4:	0000      	movs	r0, r0
	...

0800ebd8 <_dtoa_r>:
 800ebd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebdc:	ed2d 8b02 	vpush	{d8}
 800ebe0:	ec57 6b10 	vmov	r6, r7, d0
 800ebe4:	b095      	sub	sp, #84	; 0x54
 800ebe6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ebe8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ebec:	9105      	str	r1, [sp, #20]
 800ebee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ebf2:	4604      	mov	r4, r0
 800ebf4:	9209      	str	r2, [sp, #36]	; 0x24
 800ebf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800ebf8:	b975      	cbnz	r5, 800ec18 <_dtoa_r+0x40>
 800ebfa:	2010      	movs	r0, #16
 800ebfc:	f000 fddc 	bl	800f7b8 <malloc>
 800ec00:	4602      	mov	r2, r0
 800ec02:	6260      	str	r0, [r4, #36]	; 0x24
 800ec04:	b920      	cbnz	r0, 800ec10 <_dtoa_r+0x38>
 800ec06:	4bb2      	ldr	r3, [pc, #712]	; (800eed0 <_dtoa_r+0x2f8>)
 800ec08:	21ea      	movs	r1, #234	; 0xea
 800ec0a:	48b2      	ldr	r0, [pc, #712]	; (800eed4 <_dtoa_r+0x2fc>)
 800ec0c:	f001 fb8e 	bl	801032c <__assert_func>
 800ec10:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ec14:	6005      	str	r5, [r0, #0]
 800ec16:	60c5      	str	r5, [r0, #12]
 800ec18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec1a:	6819      	ldr	r1, [r3, #0]
 800ec1c:	b151      	cbz	r1, 800ec34 <_dtoa_r+0x5c>
 800ec1e:	685a      	ldr	r2, [r3, #4]
 800ec20:	604a      	str	r2, [r1, #4]
 800ec22:	2301      	movs	r3, #1
 800ec24:	4093      	lsls	r3, r2
 800ec26:	608b      	str	r3, [r1, #8]
 800ec28:	4620      	mov	r0, r4
 800ec2a:	f000 fe1b 	bl	800f864 <_Bfree>
 800ec2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec30:	2200      	movs	r2, #0
 800ec32:	601a      	str	r2, [r3, #0]
 800ec34:	1e3b      	subs	r3, r7, #0
 800ec36:	bfb9      	ittee	lt
 800ec38:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ec3c:	9303      	strlt	r3, [sp, #12]
 800ec3e:	2300      	movge	r3, #0
 800ec40:	f8c8 3000 	strge.w	r3, [r8]
 800ec44:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ec48:	4ba3      	ldr	r3, [pc, #652]	; (800eed8 <_dtoa_r+0x300>)
 800ec4a:	bfbc      	itt	lt
 800ec4c:	2201      	movlt	r2, #1
 800ec4e:	f8c8 2000 	strlt.w	r2, [r8]
 800ec52:	ea33 0309 	bics.w	r3, r3, r9
 800ec56:	d11b      	bne.n	800ec90 <_dtoa_r+0xb8>
 800ec58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ec5a:	f242 730f 	movw	r3, #9999	; 0x270f
 800ec5e:	6013      	str	r3, [r2, #0]
 800ec60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ec64:	4333      	orrs	r3, r6
 800ec66:	f000 857a 	beq.w	800f75e <_dtoa_r+0xb86>
 800ec6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ec6c:	b963      	cbnz	r3, 800ec88 <_dtoa_r+0xb0>
 800ec6e:	4b9b      	ldr	r3, [pc, #620]	; (800eedc <_dtoa_r+0x304>)
 800ec70:	e024      	b.n	800ecbc <_dtoa_r+0xe4>
 800ec72:	4b9b      	ldr	r3, [pc, #620]	; (800eee0 <_dtoa_r+0x308>)
 800ec74:	9300      	str	r3, [sp, #0]
 800ec76:	3308      	adds	r3, #8
 800ec78:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ec7a:	6013      	str	r3, [r2, #0]
 800ec7c:	9800      	ldr	r0, [sp, #0]
 800ec7e:	b015      	add	sp, #84	; 0x54
 800ec80:	ecbd 8b02 	vpop	{d8}
 800ec84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec88:	4b94      	ldr	r3, [pc, #592]	; (800eedc <_dtoa_r+0x304>)
 800ec8a:	9300      	str	r3, [sp, #0]
 800ec8c:	3303      	adds	r3, #3
 800ec8e:	e7f3      	b.n	800ec78 <_dtoa_r+0xa0>
 800ec90:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ec94:	2200      	movs	r2, #0
 800ec96:	ec51 0b17 	vmov	r0, r1, d7
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800eca0:	f7f1 ff1a 	bl	8000ad8 <__aeabi_dcmpeq>
 800eca4:	4680      	mov	r8, r0
 800eca6:	b158      	cbz	r0, 800ecc0 <_dtoa_r+0xe8>
 800eca8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ecaa:	2301      	movs	r3, #1
 800ecac:	6013      	str	r3, [r2, #0]
 800ecae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	f000 8551 	beq.w	800f758 <_dtoa_r+0xb80>
 800ecb6:	488b      	ldr	r0, [pc, #556]	; (800eee4 <_dtoa_r+0x30c>)
 800ecb8:	6018      	str	r0, [r3, #0]
 800ecba:	1e43      	subs	r3, r0, #1
 800ecbc:	9300      	str	r3, [sp, #0]
 800ecbe:	e7dd      	b.n	800ec7c <_dtoa_r+0xa4>
 800ecc0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ecc4:	aa12      	add	r2, sp, #72	; 0x48
 800ecc6:	a913      	add	r1, sp, #76	; 0x4c
 800ecc8:	4620      	mov	r0, r4
 800ecca:	f001 f8ad 	bl	800fe28 <__d2b>
 800ecce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ecd2:	4683      	mov	fp, r0
 800ecd4:	2d00      	cmp	r5, #0
 800ecd6:	d07c      	beq.n	800edd2 <_dtoa_r+0x1fa>
 800ecd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ecda:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800ecde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ece2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800ece6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ecea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ecee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ecf2:	4b7d      	ldr	r3, [pc, #500]	; (800eee8 <_dtoa_r+0x310>)
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	4630      	mov	r0, r6
 800ecf8:	4639      	mov	r1, r7
 800ecfa:	f7f1 facd 	bl	8000298 <__aeabi_dsub>
 800ecfe:	a36e      	add	r3, pc, #440	; (adr r3, 800eeb8 <_dtoa_r+0x2e0>)
 800ed00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed04:	f7f1 fc80 	bl	8000608 <__aeabi_dmul>
 800ed08:	a36d      	add	r3, pc, #436	; (adr r3, 800eec0 <_dtoa_r+0x2e8>)
 800ed0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed0e:	f7f1 fac5 	bl	800029c <__adddf3>
 800ed12:	4606      	mov	r6, r0
 800ed14:	4628      	mov	r0, r5
 800ed16:	460f      	mov	r7, r1
 800ed18:	f7f1 fc0c 	bl	8000534 <__aeabi_i2d>
 800ed1c:	a36a      	add	r3, pc, #424	; (adr r3, 800eec8 <_dtoa_r+0x2f0>)
 800ed1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed22:	f7f1 fc71 	bl	8000608 <__aeabi_dmul>
 800ed26:	4602      	mov	r2, r0
 800ed28:	460b      	mov	r3, r1
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	4639      	mov	r1, r7
 800ed2e:	f7f1 fab5 	bl	800029c <__adddf3>
 800ed32:	4606      	mov	r6, r0
 800ed34:	460f      	mov	r7, r1
 800ed36:	f7f1 ff17 	bl	8000b68 <__aeabi_d2iz>
 800ed3a:	2200      	movs	r2, #0
 800ed3c:	4682      	mov	sl, r0
 800ed3e:	2300      	movs	r3, #0
 800ed40:	4630      	mov	r0, r6
 800ed42:	4639      	mov	r1, r7
 800ed44:	f7f1 fed2 	bl	8000aec <__aeabi_dcmplt>
 800ed48:	b148      	cbz	r0, 800ed5e <_dtoa_r+0x186>
 800ed4a:	4650      	mov	r0, sl
 800ed4c:	f7f1 fbf2 	bl	8000534 <__aeabi_i2d>
 800ed50:	4632      	mov	r2, r6
 800ed52:	463b      	mov	r3, r7
 800ed54:	f7f1 fec0 	bl	8000ad8 <__aeabi_dcmpeq>
 800ed58:	b908      	cbnz	r0, 800ed5e <_dtoa_r+0x186>
 800ed5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ed5e:	f1ba 0f16 	cmp.w	sl, #22
 800ed62:	d854      	bhi.n	800ee0e <_dtoa_r+0x236>
 800ed64:	4b61      	ldr	r3, [pc, #388]	; (800eeec <_dtoa_r+0x314>)
 800ed66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ed6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ed72:	f7f1 febb 	bl	8000aec <__aeabi_dcmplt>
 800ed76:	2800      	cmp	r0, #0
 800ed78:	d04b      	beq.n	800ee12 <_dtoa_r+0x23a>
 800ed7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ed7e:	2300      	movs	r3, #0
 800ed80:	930e      	str	r3, [sp, #56]	; 0x38
 800ed82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ed84:	1b5d      	subs	r5, r3, r5
 800ed86:	1e6b      	subs	r3, r5, #1
 800ed88:	9304      	str	r3, [sp, #16]
 800ed8a:	bf43      	ittte	mi
 800ed8c:	2300      	movmi	r3, #0
 800ed8e:	f1c5 0801 	rsbmi	r8, r5, #1
 800ed92:	9304      	strmi	r3, [sp, #16]
 800ed94:	f04f 0800 	movpl.w	r8, #0
 800ed98:	f1ba 0f00 	cmp.w	sl, #0
 800ed9c:	db3b      	blt.n	800ee16 <_dtoa_r+0x23e>
 800ed9e:	9b04      	ldr	r3, [sp, #16]
 800eda0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800eda4:	4453      	add	r3, sl
 800eda6:	9304      	str	r3, [sp, #16]
 800eda8:	2300      	movs	r3, #0
 800edaa:	9306      	str	r3, [sp, #24]
 800edac:	9b05      	ldr	r3, [sp, #20]
 800edae:	2b09      	cmp	r3, #9
 800edb0:	d869      	bhi.n	800ee86 <_dtoa_r+0x2ae>
 800edb2:	2b05      	cmp	r3, #5
 800edb4:	bfc4      	itt	gt
 800edb6:	3b04      	subgt	r3, #4
 800edb8:	9305      	strgt	r3, [sp, #20]
 800edba:	9b05      	ldr	r3, [sp, #20]
 800edbc:	f1a3 0302 	sub.w	r3, r3, #2
 800edc0:	bfcc      	ite	gt
 800edc2:	2500      	movgt	r5, #0
 800edc4:	2501      	movle	r5, #1
 800edc6:	2b03      	cmp	r3, #3
 800edc8:	d869      	bhi.n	800ee9e <_dtoa_r+0x2c6>
 800edca:	e8df f003 	tbb	[pc, r3]
 800edce:	4e2c      	.short	0x4e2c
 800edd0:	5a4c      	.short	0x5a4c
 800edd2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800edd6:	441d      	add	r5, r3
 800edd8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800eddc:	2b20      	cmp	r3, #32
 800edde:	bfc1      	itttt	gt
 800ede0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ede4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ede8:	fa09 f303 	lslgt.w	r3, r9, r3
 800edec:	fa26 f000 	lsrgt.w	r0, r6, r0
 800edf0:	bfda      	itte	le
 800edf2:	f1c3 0320 	rsble	r3, r3, #32
 800edf6:	fa06 f003 	lslle.w	r0, r6, r3
 800edfa:	4318      	orrgt	r0, r3
 800edfc:	f7f1 fb8a 	bl	8000514 <__aeabi_ui2d>
 800ee00:	2301      	movs	r3, #1
 800ee02:	4606      	mov	r6, r0
 800ee04:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ee08:	3d01      	subs	r5, #1
 800ee0a:	9310      	str	r3, [sp, #64]	; 0x40
 800ee0c:	e771      	b.n	800ecf2 <_dtoa_r+0x11a>
 800ee0e:	2301      	movs	r3, #1
 800ee10:	e7b6      	b.n	800ed80 <_dtoa_r+0x1a8>
 800ee12:	900e      	str	r0, [sp, #56]	; 0x38
 800ee14:	e7b5      	b.n	800ed82 <_dtoa_r+0x1aa>
 800ee16:	f1ca 0300 	rsb	r3, sl, #0
 800ee1a:	9306      	str	r3, [sp, #24]
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	eba8 080a 	sub.w	r8, r8, sl
 800ee22:	930d      	str	r3, [sp, #52]	; 0x34
 800ee24:	e7c2      	b.n	800edac <_dtoa_r+0x1d4>
 800ee26:	2300      	movs	r3, #0
 800ee28:	9308      	str	r3, [sp, #32]
 800ee2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	dc39      	bgt.n	800eea4 <_dtoa_r+0x2cc>
 800ee30:	f04f 0901 	mov.w	r9, #1
 800ee34:	f8cd 9004 	str.w	r9, [sp, #4]
 800ee38:	464b      	mov	r3, r9
 800ee3a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800ee3e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ee40:	2200      	movs	r2, #0
 800ee42:	6042      	str	r2, [r0, #4]
 800ee44:	2204      	movs	r2, #4
 800ee46:	f102 0614 	add.w	r6, r2, #20
 800ee4a:	429e      	cmp	r6, r3
 800ee4c:	6841      	ldr	r1, [r0, #4]
 800ee4e:	d92f      	bls.n	800eeb0 <_dtoa_r+0x2d8>
 800ee50:	4620      	mov	r0, r4
 800ee52:	f000 fcc7 	bl	800f7e4 <_Balloc>
 800ee56:	9000      	str	r0, [sp, #0]
 800ee58:	2800      	cmp	r0, #0
 800ee5a:	d14b      	bne.n	800eef4 <_dtoa_r+0x31c>
 800ee5c:	4b24      	ldr	r3, [pc, #144]	; (800eef0 <_dtoa_r+0x318>)
 800ee5e:	4602      	mov	r2, r0
 800ee60:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ee64:	e6d1      	b.n	800ec0a <_dtoa_r+0x32>
 800ee66:	2301      	movs	r3, #1
 800ee68:	e7de      	b.n	800ee28 <_dtoa_r+0x250>
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	9308      	str	r3, [sp, #32]
 800ee6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee70:	eb0a 0903 	add.w	r9, sl, r3
 800ee74:	f109 0301 	add.w	r3, r9, #1
 800ee78:	2b01      	cmp	r3, #1
 800ee7a:	9301      	str	r3, [sp, #4]
 800ee7c:	bfb8      	it	lt
 800ee7e:	2301      	movlt	r3, #1
 800ee80:	e7dd      	b.n	800ee3e <_dtoa_r+0x266>
 800ee82:	2301      	movs	r3, #1
 800ee84:	e7f2      	b.n	800ee6c <_dtoa_r+0x294>
 800ee86:	2501      	movs	r5, #1
 800ee88:	2300      	movs	r3, #0
 800ee8a:	9305      	str	r3, [sp, #20]
 800ee8c:	9508      	str	r5, [sp, #32]
 800ee8e:	f04f 39ff 	mov.w	r9, #4294967295
 800ee92:	2200      	movs	r2, #0
 800ee94:	f8cd 9004 	str.w	r9, [sp, #4]
 800ee98:	2312      	movs	r3, #18
 800ee9a:	9209      	str	r2, [sp, #36]	; 0x24
 800ee9c:	e7cf      	b.n	800ee3e <_dtoa_r+0x266>
 800ee9e:	2301      	movs	r3, #1
 800eea0:	9308      	str	r3, [sp, #32]
 800eea2:	e7f4      	b.n	800ee8e <_dtoa_r+0x2b6>
 800eea4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800eea8:	f8cd 9004 	str.w	r9, [sp, #4]
 800eeac:	464b      	mov	r3, r9
 800eeae:	e7c6      	b.n	800ee3e <_dtoa_r+0x266>
 800eeb0:	3101      	adds	r1, #1
 800eeb2:	6041      	str	r1, [r0, #4]
 800eeb4:	0052      	lsls	r2, r2, #1
 800eeb6:	e7c6      	b.n	800ee46 <_dtoa_r+0x26e>
 800eeb8:	636f4361 	.word	0x636f4361
 800eebc:	3fd287a7 	.word	0x3fd287a7
 800eec0:	8b60c8b3 	.word	0x8b60c8b3
 800eec4:	3fc68a28 	.word	0x3fc68a28
 800eec8:	509f79fb 	.word	0x509f79fb
 800eecc:	3fd34413 	.word	0x3fd34413
 800eed0:	08011059 	.word	0x08011059
 800eed4:	08011070 	.word	0x08011070
 800eed8:	7ff00000 	.word	0x7ff00000
 800eedc:	08011055 	.word	0x08011055
 800eee0:	0801104c 	.word	0x0801104c
 800eee4:	08011029 	.word	0x08011029
 800eee8:	3ff80000 	.word	0x3ff80000
 800eeec:	08011168 	.word	0x08011168
 800eef0:	080110cf 	.word	0x080110cf
 800eef4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eef6:	9a00      	ldr	r2, [sp, #0]
 800eef8:	601a      	str	r2, [r3, #0]
 800eefa:	9b01      	ldr	r3, [sp, #4]
 800eefc:	2b0e      	cmp	r3, #14
 800eefe:	f200 80ad 	bhi.w	800f05c <_dtoa_r+0x484>
 800ef02:	2d00      	cmp	r5, #0
 800ef04:	f000 80aa 	beq.w	800f05c <_dtoa_r+0x484>
 800ef08:	f1ba 0f00 	cmp.w	sl, #0
 800ef0c:	dd36      	ble.n	800ef7c <_dtoa_r+0x3a4>
 800ef0e:	4ac3      	ldr	r2, [pc, #780]	; (800f21c <_dtoa_r+0x644>)
 800ef10:	f00a 030f 	and.w	r3, sl, #15
 800ef14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ef18:	ed93 7b00 	vldr	d7, [r3]
 800ef1c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800ef20:	ea4f 172a 	mov.w	r7, sl, asr #4
 800ef24:	eeb0 8a47 	vmov.f32	s16, s14
 800ef28:	eef0 8a67 	vmov.f32	s17, s15
 800ef2c:	d016      	beq.n	800ef5c <_dtoa_r+0x384>
 800ef2e:	4bbc      	ldr	r3, [pc, #752]	; (800f220 <_dtoa_r+0x648>)
 800ef30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ef34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ef38:	f7f1 fc90 	bl	800085c <__aeabi_ddiv>
 800ef3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef40:	f007 070f 	and.w	r7, r7, #15
 800ef44:	2503      	movs	r5, #3
 800ef46:	4eb6      	ldr	r6, [pc, #728]	; (800f220 <_dtoa_r+0x648>)
 800ef48:	b957      	cbnz	r7, 800ef60 <_dtoa_r+0x388>
 800ef4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef4e:	ec53 2b18 	vmov	r2, r3, d8
 800ef52:	f7f1 fc83 	bl	800085c <__aeabi_ddiv>
 800ef56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef5a:	e029      	b.n	800efb0 <_dtoa_r+0x3d8>
 800ef5c:	2502      	movs	r5, #2
 800ef5e:	e7f2      	b.n	800ef46 <_dtoa_r+0x36e>
 800ef60:	07f9      	lsls	r1, r7, #31
 800ef62:	d508      	bpl.n	800ef76 <_dtoa_r+0x39e>
 800ef64:	ec51 0b18 	vmov	r0, r1, d8
 800ef68:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ef6c:	f7f1 fb4c 	bl	8000608 <__aeabi_dmul>
 800ef70:	ec41 0b18 	vmov	d8, r0, r1
 800ef74:	3501      	adds	r5, #1
 800ef76:	107f      	asrs	r7, r7, #1
 800ef78:	3608      	adds	r6, #8
 800ef7a:	e7e5      	b.n	800ef48 <_dtoa_r+0x370>
 800ef7c:	f000 80a6 	beq.w	800f0cc <_dtoa_r+0x4f4>
 800ef80:	f1ca 0600 	rsb	r6, sl, #0
 800ef84:	4ba5      	ldr	r3, [pc, #660]	; (800f21c <_dtoa_r+0x644>)
 800ef86:	4fa6      	ldr	r7, [pc, #664]	; (800f220 <_dtoa_r+0x648>)
 800ef88:	f006 020f 	and.w	r2, r6, #15
 800ef8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef94:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ef98:	f7f1 fb36 	bl	8000608 <__aeabi_dmul>
 800ef9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800efa0:	1136      	asrs	r6, r6, #4
 800efa2:	2300      	movs	r3, #0
 800efa4:	2502      	movs	r5, #2
 800efa6:	2e00      	cmp	r6, #0
 800efa8:	f040 8085 	bne.w	800f0b6 <_dtoa_r+0x4de>
 800efac:	2b00      	cmp	r3, #0
 800efae:	d1d2      	bne.n	800ef56 <_dtoa_r+0x37e>
 800efb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	f000 808c 	beq.w	800f0d0 <_dtoa_r+0x4f8>
 800efb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800efbc:	4b99      	ldr	r3, [pc, #612]	; (800f224 <_dtoa_r+0x64c>)
 800efbe:	2200      	movs	r2, #0
 800efc0:	4630      	mov	r0, r6
 800efc2:	4639      	mov	r1, r7
 800efc4:	f7f1 fd92 	bl	8000aec <__aeabi_dcmplt>
 800efc8:	2800      	cmp	r0, #0
 800efca:	f000 8081 	beq.w	800f0d0 <_dtoa_r+0x4f8>
 800efce:	9b01      	ldr	r3, [sp, #4]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d07d      	beq.n	800f0d0 <_dtoa_r+0x4f8>
 800efd4:	f1b9 0f00 	cmp.w	r9, #0
 800efd8:	dd3c      	ble.n	800f054 <_dtoa_r+0x47c>
 800efda:	f10a 33ff 	add.w	r3, sl, #4294967295
 800efde:	9307      	str	r3, [sp, #28]
 800efe0:	2200      	movs	r2, #0
 800efe2:	4b91      	ldr	r3, [pc, #580]	; (800f228 <_dtoa_r+0x650>)
 800efe4:	4630      	mov	r0, r6
 800efe6:	4639      	mov	r1, r7
 800efe8:	f7f1 fb0e 	bl	8000608 <__aeabi_dmul>
 800efec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eff0:	3501      	adds	r5, #1
 800eff2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800eff6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800effa:	4628      	mov	r0, r5
 800effc:	f7f1 fa9a 	bl	8000534 <__aeabi_i2d>
 800f000:	4632      	mov	r2, r6
 800f002:	463b      	mov	r3, r7
 800f004:	f7f1 fb00 	bl	8000608 <__aeabi_dmul>
 800f008:	4b88      	ldr	r3, [pc, #544]	; (800f22c <_dtoa_r+0x654>)
 800f00a:	2200      	movs	r2, #0
 800f00c:	f7f1 f946 	bl	800029c <__adddf3>
 800f010:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f014:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f018:	9303      	str	r3, [sp, #12]
 800f01a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d15c      	bne.n	800f0da <_dtoa_r+0x502>
 800f020:	4b83      	ldr	r3, [pc, #524]	; (800f230 <_dtoa_r+0x658>)
 800f022:	2200      	movs	r2, #0
 800f024:	4630      	mov	r0, r6
 800f026:	4639      	mov	r1, r7
 800f028:	f7f1 f936 	bl	8000298 <__aeabi_dsub>
 800f02c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f030:	4606      	mov	r6, r0
 800f032:	460f      	mov	r7, r1
 800f034:	f7f1 fd78 	bl	8000b28 <__aeabi_dcmpgt>
 800f038:	2800      	cmp	r0, #0
 800f03a:	f040 8296 	bne.w	800f56a <_dtoa_r+0x992>
 800f03e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f042:	4630      	mov	r0, r6
 800f044:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f048:	4639      	mov	r1, r7
 800f04a:	f7f1 fd4f 	bl	8000aec <__aeabi_dcmplt>
 800f04e:	2800      	cmp	r0, #0
 800f050:	f040 8288 	bne.w	800f564 <_dtoa_r+0x98c>
 800f054:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f058:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f05c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f05e:	2b00      	cmp	r3, #0
 800f060:	f2c0 8158 	blt.w	800f314 <_dtoa_r+0x73c>
 800f064:	f1ba 0f0e 	cmp.w	sl, #14
 800f068:	f300 8154 	bgt.w	800f314 <_dtoa_r+0x73c>
 800f06c:	4b6b      	ldr	r3, [pc, #428]	; (800f21c <_dtoa_r+0x644>)
 800f06e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f072:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f078:	2b00      	cmp	r3, #0
 800f07a:	f280 80e3 	bge.w	800f244 <_dtoa_r+0x66c>
 800f07e:	9b01      	ldr	r3, [sp, #4]
 800f080:	2b00      	cmp	r3, #0
 800f082:	f300 80df 	bgt.w	800f244 <_dtoa_r+0x66c>
 800f086:	f040 826d 	bne.w	800f564 <_dtoa_r+0x98c>
 800f08a:	4b69      	ldr	r3, [pc, #420]	; (800f230 <_dtoa_r+0x658>)
 800f08c:	2200      	movs	r2, #0
 800f08e:	4640      	mov	r0, r8
 800f090:	4649      	mov	r1, r9
 800f092:	f7f1 fab9 	bl	8000608 <__aeabi_dmul>
 800f096:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f09a:	f7f1 fd3b 	bl	8000b14 <__aeabi_dcmpge>
 800f09e:	9e01      	ldr	r6, [sp, #4]
 800f0a0:	4637      	mov	r7, r6
 800f0a2:	2800      	cmp	r0, #0
 800f0a4:	f040 8243 	bne.w	800f52e <_dtoa_r+0x956>
 800f0a8:	9d00      	ldr	r5, [sp, #0]
 800f0aa:	2331      	movs	r3, #49	; 0x31
 800f0ac:	f805 3b01 	strb.w	r3, [r5], #1
 800f0b0:	f10a 0a01 	add.w	sl, sl, #1
 800f0b4:	e23f      	b.n	800f536 <_dtoa_r+0x95e>
 800f0b6:	07f2      	lsls	r2, r6, #31
 800f0b8:	d505      	bpl.n	800f0c6 <_dtoa_r+0x4ee>
 800f0ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f0be:	f7f1 faa3 	bl	8000608 <__aeabi_dmul>
 800f0c2:	3501      	adds	r5, #1
 800f0c4:	2301      	movs	r3, #1
 800f0c6:	1076      	asrs	r6, r6, #1
 800f0c8:	3708      	adds	r7, #8
 800f0ca:	e76c      	b.n	800efa6 <_dtoa_r+0x3ce>
 800f0cc:	2502      	movs	r5, #2
 800f0ce:	e76f      	b.n	800efb0 <_dtoa_r+0x3d8>
 800f0d0:	9b01      	ldr	r3, [sp, #4]
 800f0d2:	f8cd a01c 	str.w	sl, [sp, #28]
 800f0d6:	930c      	str	r3, [sp, #48]	; 0x30
 800f0d8:	e78d      	b.n	800eff6 <_dtoa_r+0x41e>
 800f0da:	9900      	ldr	r1, [sp, #0]
 800f0dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800f0de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f0e0:	4b4e      	ldr	r3, [pc, #312]	; (800f21c <_dtoa_r+0x644>)
 800f0e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f0e6:	4401      	add	r1, r0
 800f0e8:	9102      	str	r1, [sp, #8]
 800f0ea:	9908      	ldr	r1, [sp, #32]
 800f0ec:	eeb0 8a47 	vmov.f32	s16, s14
 800f0f0:	eef0 8a67 	vmov.f32	s17, s15
 800f0f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f0f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f0fc:	2900      	cmp	r1, #0
 800f0fe:	d045      	beq.n	800f18c <_dtoa_r+0x5b4>
 800f100:	494c      	ldr	r1, [pc, #304]	; (800f234 <_dtoa_r+0x65c>)
 800f102:	2000      	movs	r0, #0
 800f104:	f7f1 fbaa 	bl	800085c <__aeabi_ddiv>
 800f108:	ec53 2b18 	vmov	r2, r3, d8
 800f10c:	f7f1 f8c4 	bl	8000298 <__aeabi_dsub>
 800f110:	9d00      	ldr	r5, [sp, #0]
 800f112:	ec41 0b18 	vmov	d8, r0, r1
 800f116:	4639      	mov	r1, r7
 800f118:	4630      	mov	r0, r6
 800f11a:	f7f1 fd25 	bl	8000b68 <__aeabi_d2iz>
 800f11e:	900c      	str	r0, [sp, #48]	; 0x30
 800f120:	f7f1 fa08 	bl	8000534 <__aeabi_i2d>
 800f124:	4602      	mov	r2, r0
 800f126:	460b      	mov	r3, r1
 800f128:	4630      	mov	r0, r6
 800f12a:	4639      	mov	r1, r7
 800f12c:	f7f1 f8b4 	bl	8000298 <__aeabi_dsub>
 800f130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f132:	3330      	adds	r3, #48	; 0x30
 800f134:	f805 3b01 	strb.w	r3, [r5], #1
 800f138:	ec53 2b18 	vmov	r2, r3, d8
 800f13c:	4606      	mov	r6, r0
 800f13e:	460f      	mov	r7, r1
 800f140:	f7f1 fcd4 	bl	8000aec <__aeabi_dcmplt>
 800f144:	2800      	cmp	r0, #0
 800f146:	d165      	bne.n	800f214 <_dtoa_r+0x63c>
 800f148:	4632      	mov	r2, r6
 800f14a:	463b      	mov	r3, r7
 800f14c:	4935      	ldr	r1, [pc, #212]	; (800f224 <_dtoa_r+0x64c>)
 800f14e:	2000      	movs	r0, #0
 800f150:	f7f1 f8a2 	bl	8000298 <__aeabi_dsub>
 800f154:	ec53 2b18 	vmov	r2, r3, d8
 800f158:	f7f1 fcc8 	bl	8000aec <__aeabi_dcmplt>
 800f15c:	2800      	cmp	r0, #0
 800f15e:	f040 80b9 	bne.w	800f2d4 <_dtoa_r+0x6fc>
 800f162:	9b02      	ldr	r3, [sp, #8]
 800f164:	429d      	cmp	r5, r3
 800f166:	f43f af75 	beq.w	800f054 <_dtoa_r+0x47c>
 800f16a:	4b2f      	ldr	r3, [pc, #188]	; (800f228 <_dtoa_r+0x650>)
 800f16c:	ec51 0b18 	vmov	r0, r1, d8
 800f170:	2200      	movs	r2, #0
 800f172:	f7f1 fa49 	bl	8000608 <__aeabi_dmul>
 800f176:	4b2c      	ldr	r3, [pc, #176]	; (800f228 <_dtoa_r+0x650>)
 800f178:	ec41 0b18 	vmov	d8, r0, r1
 800f17c:	2200      	movs	r2, #0
 800f17e:	4630      	mov	r0, r6
 800f180:	4639      	mov	r1, r7
 800f182:	f7f1 fa41 	bl	8000608 <__aeabi_dmul>
 800f186:	4606      	mov	r6, r0
 800f188:	460f      	mov	r7, r1
 800f18a:	e7c4      	b.n	800f116 <_dtoa_r+0x53e>
 800f18c:	ec51 0b17 	vmov	r0, r1, d7
 800f190:	f7f1 fa3a 	bl	8000608 <__aeabi_dmul>
 800f194:	9b02      	ldr	r3, [sp, #8]
 800f196:	9d00      	ldr	r5, [sp, #0]
 800f198:	930c      	str	r3, [sp, #48]	; 0x30
 800f19a:	ec41 0b18 	vmov	d8, r0, r1
 800f19e:	4639      	mov	r1, r7
 800f1a0:	4630      	mov	r0, r6
 800f1a2:	f7f1 fce1 	bl	8000b68 <__aeabi_d2iz>
 800f1a6:	9011      	str	r0, [sp, #68]	; 0x44
 800f1a8:	f7f1 f9c4 	bl	8000534 <__aeabi_i2d>
 800f1ac:	4602      	mov	r2, r0
 800f1ae:	460b      	mov	r3, r1
 800f1b0:	4630      	mov	r0, r6
 800f1b2:	4639      	mov	r1, r7
 800f1b4:	f7f1 f870 	bl	8000298 <__aeabi_dsub>
 800f1b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f1ba:	3330      	adds	r3, #48	; 0x30
 800f1bc:	f805 3b01 	strb.w	r3, [r5], #1
 800f1c0:	9b02      	ldr	r3, [sp, #8]
 800f1c2:	429d      	cmp	r5, r3
 800f1c4:	4606      	mov	r6, r0
 800f1c6:	460f      	mov	r7, r1
 800f1c8:	f04f 0200 	mov.w	r2, #0
 800f1cc:	d134      	bne.n	800f238 <_dtoa_r+0x660>
 800f1ce:	4b19      	ldr	r3, [pc, #100]	; (800f234 <_dtoa_r+0x65c>)
 800f1d0:	ec51 0b18 	vmov	r0, r1, d8
 800f1d4:	f7f1 f862 	bl	800029c <__adddf3>
 800f1d8:	4602      	mov	r2, r0
 800f1da:	460b      	mov	r3, r1
 800f1dc:	4630      	mov	r0, r6
 800f1de:	4639      	mov	r1, r7
 800f1e0:	f7f1 fca2 	bl	8000b28 <__aeabi_dcmpgt>
 800f1e4:	2800      	cmp	r0, #0
 800f1e6:	d175      	bne.n	800f2d4 <_dtoa_r+0x6fc>
 800f1e8:	ec53 2b18 	vmov	r2, r3, d8
 800f1ec:	4911      	ldr	r1, [pc, #68]	; (800f234 <_dtoa_r+0x65c>)
 800f1ee:	2000      	movs	r0, #0
 800f1f0:	f7f1 f852 	bl	8000298 <__aeabi_dsub>
 800f1f4:	4602      	mov	r2, r0
 800f1f6:	460b      	mov	r3, r1
 800f1f8:	4630      	mov	r0, r6
 800f1fa:	4639      	mov	r1, r7
 800f1fc:	f7f1 fc76 	bl	8000aec <__aeabi_dcmplt>
 800f200:	2800      	cmp	r0, #0
 800f202:	f43f af27 	beq.w	800f054 <_dtoa_r+0x47c>
 800f206:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f208:	1e6b      	subs	r3, r5, #1
 800f20a:	930c      	str	r3, [sp, #48]	; 0x30
 800f20c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f210:	2b30      	cmp	r3, #48	; 0x30
 800f212:	d0f8      	beq.n	800f206 <_dtoa_r+0x62e>
 800f214:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800f218:	e04a      	b.n	800f2b0 <_dtoa_r+0x6d8>
 800f21a:	bf00      	nop
 800f21c:	08011168 	.word	0x08011168
 800f220:	08011140 	.word	0x08011140
 800f224:	3ff00000 	.word	0x3ff00000
 800f228:	40240000 	.word	0x40240000
 800f22c:	401c0000 	.word	0x401c0000
 800f230:	40140000 	.word	0x40140000
 800f234:	3fe00000 	.word	0x3fe00000
 800f238:	4baf      	ldr	r3, [pc, #700]	; (800f4f8 <_dtoa_r+0x920>)
 800f23a:	f7f1 f9e5 	bl	8000608 <__aeabi_dmul>
 800f23e:	4606      	mov	r6, r0
 800f240:	460f      	mov	r7, r1
 800f242:	e7ac      	b.n	800f19e <_dtoa_r+0x5c6>
 800f244:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f248:	9d00      	ldr	r5, [sp, #0]
 800f24a:	4642      	mov	r2, r8
 800f24c:	464b      	mov	r3, r9
 800f24e:	4630      	mov	r0, r6
 800f250:	4639      	mov	r1, r7
 800f252:	f7f1 fb03 	bl	800085c <__aeabi_ddiv>
 800f256:	f7f1 fc87 	bl	8000b68 <__aeabi_d2iz>
 800f25a:	9002      	str	r0, [sp, #8]
 800f25c:	f7f1 f96a 	bl	8000534 <__aeabi_i2d>
 800f260:	4642      	mov	r2, r8
 800f262:	464b      	mov	r3, r9
 800f264:	f7f1 f9d0 	bl	8000608 <__aeabi_dmul>
 800f268:	4602      	mov	r2, r0
 800f26a:	460b      	mov	r3, r1
 800f26c:	4630      	mov	r0, r6
 800f26e:	4639      	mov	r1, r7
 800f270:	f7f1 f812 	bl	8000298 <__aeabi_dsub>
 800f274:	9e02      	ldr	r6, [sp, #8]
 800f276:	9f01      	ldr	r7, [sp, #4]
 800f278:	3630      	adds	r6, #48	; 0x30
 800f27a:	f805 6b01 	strb.w	r6, [r5], #1
 800f27e:	9e00      	ldr	r6, [sp, #0]
 800f280:	1bae      	subs	r6, r5, r6
 800f282:	42b7      	cmp	r7, r6
 800f284:	4602      	mov	r2, r0
 800f286:	460b      	mov	r3, r1
 800f288:	d137      	bne.n	800f2fa <_dtoa_r+0x722>
 800f28a:	f7f1 f807 	bl	800029c <__adddf3>
 800f28e:	4642      	mov	r2, r8
 800f290:	464b      	mov	r3, r9
 800f292:	4606      	mov	r6, r0
 800f294:	460f      	mov	r7, r1
 800f296:	f7f1 fc47 	bl	8000b28 <__aeabi_dcmpgt>
 800f29a:	b9c8      	cbnz	r0, 800f2d0 <_dtoa_r+0x6f8>
 800f29c:	4642      	mov	r2, r8
 800f29e:	464b      	mov	r3, r9
 800f2a0:	4630      	mov	r0, r6
 800f2a2:	4639      	mov	r1, r7
 800f2a4:	f7f1 fc18 	bl	8000ad8 <__aeabi_dcmpeq>
 800f2a8:	b110      	cbz	r0, 800f2b0 <_dtoa_r+0x6d8>
 800f2aa:	9b02      	ldr	r3, [sp, #8]
 800f2ac:	07d9      	lsls	r1, r3, #31
 800f2ae:	d40f      	bmi.n	800f2d0 <_dtoa_r+0x6f8>
 800f2b0:	4620      	mov	r0, r4
 800f2b2:	4659      	mov	r1, fp
 800f2b4:	f000 fad6 	bl	800f864 <_Bfree>
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	702b      	strb	r3, [r5, #0]
 800f2bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f2be:	f10a 0001 	add.w	r0, sl, #1
 800f2c2:	6018      	str	r0, [r3, #0]
 800f2c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	f43f acd8 	beq.w	800ec7c <_dtoa_r+0xa4>
 800f2cc:	601d      	str	r5, [r3, #0]
 800f2ce:	e4d5      	b.n	800ec7c <_dtoa_r+0xa4>
 800f2d0:	f8cd a01c 	str.w	sl, [sp, #28]
 800f2d4:	462b      	mov	r3, r5
 800f2d6:	461d      	mov	r5, r3
 800f2d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f2dc:	2a39      	cmp	r2, #57	; 0x39
 800f2de:	d108      	bne.n	800f2f2 <_dtoa_r+0x71a>
 800f2e0:	9a00      	ldr	r2, [sp, #0]
 800f2e2:	429a      	cmp	r2, r3
 800f2e4:	d1f7      	bne.n	800f2d6 <_dtoa_r+0x6fe>
 800f2e6:	9a07      	ldr	r2, [sp, #28]
 800f2e8:	9900      	ldr	r1, [sp, #0]
 800f2ea:	3201      	adds	r2, #1
 800f2ec:	9207      	str	r2, [sp, #28]
 800f2ee:	2230      	movs	r2, #48	; 0x30
 800f2f0:	700a      	strb	r2, [r1, #0]
 800f2f2:	781a      	ldrb	r2, [r3, #0]
 800f2f4:	3201      	adds	r2, #1
 800f2f6:	701a      	strb	r2, [r3, #0]
 800f2f8:	e78c      	b.n	800f214 <_dtoa_r+0x63c>
 800f2fa:	4b7f      	ldr	r3, [pc, #508]	; (800f4f8 <_dtoa_r+0x920>)
 800f2fc:	2200      	movs	r2, #0
 800f2fe:	f7f1 f983 	bl	8000608 <__aeabi_dmul>
 800f302:	2200      	movs	r2, #0
 800f304:	2300      	movs	r3, #0
 800f306:	4606      	mov	r6, r0
 800f308:	460f      	mov	r7, r1
 800f30a:	f7f1 fbe5 	bl	8000ad8 <__aeabi_dcmpeq>
 800f30e:	2800      	cmp	r0, #0
 800f310:	d09b      	beq.n	800f24a <_dtoa_r+0x672>
 800f312:	e7cd      	b.n	800f2b0 <_dtoa_r+0x6d8>
 800f314:	9a08      	ldr	r2, [sp, #32]
 800f316:	2a00      	cmp	r2, #0
 800f318:	f000 80c4 	beq.w	800f4a4 <_dtoa_r+0x8cc>
 800f31c:	9a05      	ldr	r2, [sp, #20]
 800f31e:	2a01      	cmp	r2, #1
 800f320:	f300 80a8 	bgt.w	800f474 <_dtoa_r+0x89c>
 800f324:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f326:	2a00      	cmp	r2, #0
 800f328:	f000 80a0 	beq.w	800f46c <_dtoa_r+0x894>
 800f32c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f330:	9e06      	ldr	r6, [sp, #24]
 800f332:	4645      	mov	r5, r8
 800f334:	9a04      	ldr	r2, [sp, #16]
 800f336:	2101      	movs	r1, #1
 800f338:	441a      	add	r2, r3
 800f33a:	4620      	mov	r0, r4
 800f33c:	4498      	add	r8, r3
 800f33e:	9204      	str	r2, [sp, #16]
 800f340:	f000 fb4c 	bl	800f9dc <__i2b>
 800f344:	4607      	mov	r7, r0
 800f346:	2d00      	cmp	r5, #0
 800f348:	dd0b      	ble.n	800f362 <_dtoa_r+0x78a>
 800f34a:	9b04      	ldr	r3, [sp, #16]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	dd08      	ble.n	800f362 <_dtoa_r+0x78a>
 800f350:	42ab      	cmp	r3, r5
 800f352:	9a04      	ldr	r2, [sp, #16]
 800f354:	bfa8      	it	ge
 800f356:	462b      	movge	r3, r5
 800f358:	eba8 0803 	sub.w	r8, r8, r3
 800f35c:	1aed      	subs	r5, r5, r3
 800f35e:	1ad3      	subs	r3, r2, r3
 800f360:	9304      	str	r3, [sp, #16]
 800f362:	9b06      	ldr	r3, [sp, #24]
 800f364:	b1fb      	cbz	r3, 800f3a6 <_dtoa_r+0x7ce>
 800f366:	9b08      	ldr	r3, [sp, #32]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	f000 809f 	beq.w	800f4ac <_dtoa_r+0x8d4>
 800f36e:	2e00      	cmp	r6, #0
 800f370:	dd11      	ble.n	800f396 <_dtoa_r+0x7be>
 800f372:	4639      	mov	r1, r7
 800f374:	4632      	mov	r2, r6
 800f376:	4620      	mov	r0, r4
 800f378:	f000 fbec 	bl	800fb54 <__pow5mult>
 800f37c:	465a      	mov	r2, fp
 800f37e:	4601      	mov	r1, r0
 800f380:	4607      	mov	r7, r0
 800f382:	4620      	mov	r0, r4
 800f384:	f000 fb40 	bl	800fa08 <__multiply>
 800f388:	4659      	mov	r1, fp
 800f38a:	9007      	str	r0, [sp, #28]
 800f38c:	4620      	mov	r0, r4
 800f38e:	f000 fa69 	bl	800f864 <_Bfree>
 800f392:	9b07      	ldr	r3, [sp, #28]
 800f394:	469b      	mov	fp, r3
 800f396:	9b06      	ldr	r3, [sp, #24]
 800f398:	1b9a      	subs	r2, r3, r6
 800f39a:	d004      	beq.n	800f3a6 <_dtoa_r+0x7ce>
 800f39c:	4659      	mov	r1, fp
 800f39e:	4620      	mov	r0, r4
 800f3a0:	f000 fbd8 	bl	800fb54 <__pow5mult>
 800f3a4:	4683      	mov	fp, r0
 800f3a6:	2101      	movs	r1, #1
 800f3a8:	4620      	mov	r0, r4
 800f3aa:	f000 fb17 	bl	800f9dc <__i2b>
 800f3ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	4606      	mov	r6, r0
 800f3b4:	dd7c      	ble.n	800f4b0 <_dtoa_r+0x8d8>
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	4601      	mov	r1, r0
 800f3ba:	4620      	mov	r0, r4
 800f3bc:	f000 fbca 	bl	800fb54 <__pow5mult>
 800f3c0:	9b05      	ldr	r3, [sp, #20]
 800f3c2:	2b01      	cmp	r3, #1
 800f3c4:	4606      	mov	r6, r0
 800f3c6:	dd76      	ble.n	800f4b6 <_dtoa_r+0x8de>
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	9306      	str	r3, [sp, #24]
 800f3cc:	6933      	ldr	r3, [r6, #16]
 800f3ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f3d2:	6918      	ldr	r0, [r3, #16]
 800f3d4:	f000 fab2 	bl	800f93c <__hi0bits>
 800f3d8:	f1c0 0020 	rsb	r0, r0, #32
 800f3dc:	9b04      	ldr	r3, [sp, #16]
 800f3de:	4418      	add	r0, r3
 800f3e0:	f010 001f 	ands.w	r0, r0, #31
 800f3e4:	f000 8086 	beq.w	800f4f4 <_dtoa_r+0x91c>
 800f3e8:	f1c0 0320 	rsb	r3, r0, #32
 800f3ec:	2b04      	cmp	r3, #4
 800f3ee:	dd7f      	ble.n	800f4f0 <_dtoa_r+0x918>
 800f3f0:	f1c0 001c 	rsb	r0, r0, #28
 800f3f4:	9b04      	ldr	r3, [sp, #16]
 800f3f6:	4403      	add	r3, r0
 800f3f8:	4480      	add	r8, r0
 800f3fa:	4405      	add	r5, r0
 800f3fc:	9304      	str	r3, [sp, #16]
 800f3fe:	f1b8 0f00 	cmp.w	r8, #0
 800f402:	dd05      	ble.n	800f410 <_dtoa_r+0x838>
 800f404:	4659      	mov	r1, fp
 800f406:	4642      	mov	r2, r8
 800f408:	4620      	mov	r0, r4
 800f40a:	f000 fbfd 	bl	800fc08 <__lshift>
 800f40e:	4683      	mov	fp, r0
 800f410:	9b04      	ldr	r3, [sp, #16]
 800f412:	2b00      	cmp	r3, #0
 800f414:	dd05      	ble.n	800f422 <_dtoa_r+0x84a>
 800f416:	4631      	mov	r1, r6
 800f418:	461a      	mov	r2, r3
 800f41a:	4620      	mov	r0, r4
 800f41c:	f000 fbf4 	bl	800fc08 <__lshift>
 800f420:	4606      	mov	r6, r0
 800f422:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f424:	2b00      	cmp	r3, #0
 800f426:	d069      	beq.n	800f4fc <_dtoa_r+0x924>
 800f428:	4631      	mov	r1, r6
 800f42a:	4658      	mov	r0, fp
 800f42c:	f000 fc58 	bl	800fce0 <__mcmp>
 800f430:	2800      	cmp	r0, #0
 800f432:	da63      	bge.n	800f4fc <_dtoa_r+0x924>
 800f434:	2300      	movs	r3, #0
 800f436:	4659      	mov	r1, fp
 800f438:	220a      	movs	r2, #10
 800f43a:	4620      	mov	r0, r4
 800f43c:	f000 fa34 	bl	800f8a8 <__multadd>
 800f440:	9b08      	ldr	r3, [sp, #32]
 800f442:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f446:	4683      	mov	fp, r0
 800f448:	2b00      	cmp	r3, #0
 800f44a:	f000 818f 	beq.w	800f76c <_dtoa_r+0xb94>
 800f44e:	4639      	mov	r1, r7
 800f450:	2300      	movs	r3, #0
 800f452:	220a      	movs	r2, #10
 800f454:	4620      	mov	r0, r4
 800f456:	f000 fa27 	bl	800f8a8 <__multadd>
 800f45a:	f1b9 0f00 	cmp.w	r9, #0
 800f45e:	4607      	mov	r7, r0
 800f460:	f300 808e 	bgt.w	800f580 <_dtoa_r+0x9a8>
 800f464:	9b05      	ldr	r3, [sp, #20]
 800f466:	2b02      	cmp	r3, #2
 800f468:	dc50      	bgt.n	800f50c <_dtoa_r+0x934>
 800f46a:	e089      	b.n	800f580 <_dtoa_r+0x9a8>
 800f46c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f46e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f472:	e75d      	b.n	800f330 <_dtoa_r+0x758>
 800f474:	9b01      	ldr	r3, [sp, #4]
 800f476:	1e5e      	subs	r6, r3, #1
 800f478:	9b06      	ldr	r3, [sp, #24]
 800f47a:	42b3      	cmp	r3, r6
 800f47c:	bfbf      	itttt	lt
 800f47e:	9b06      	ldrlt	r3, [sp, #24]
 800f480:	9606      	strlt	r6, [sp, #24]
 800f482:	1af2      	sublt	r2, r6, r3
 800f484:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800f486:	bfb6      	itet	lt
 800f488:	189b      	addlt	r3, r3, r2
 800f48a:	1b9e      	subge	r6, r3, r6
 800f48c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800f48e:	9b01      	ldr	r3, [sp, #4]
 800f490:	bfb8      	it	lt
 800f492:	2600      	movlt	r6, #0
 800f494:	2b00      	cmp	r3, #0
 800f496:	bfb5      	itete	lt
 800f498:	eba8 0503 	sublt.w	r5, r8, r3
 800f49c:	9b01      	ldrge	r3, [sp, #4]
 800f49e:	2300      	movlt	r3, #0
 800f4a0:	4645      	movge	r5, r8
 800f4a2:	e747      	b.n	800f334 <_dtoa_r+0x75c>
 800f4a4:	9e06      	ldr	r6, [sp, #24]
 800f4a6:	9f08      	ldr	r7, [sp, #32]
 800f4a8:	4645      	mov	r5, r8
 800f4aa:	e74c      	b.n	800f346 <_dtoa_r+0x76e>
 800f4ac:	9a06      	ldr	r2, [sp, #24]
 800f4ae:	e775      	b.n	800f39c <_dtoa_r+0x7c4>
 800f4b0:	9b05      	ldr	r3, [sp, #20]
 800f4b2:	2b01      	cmp	r3, #1
 800f4b4:	dc18      	bgt.n	800f4e8 <_dtoa_r+0x910>
 800f4b6:	9b02      	ldr	r3, [sp, #8]
 800f4b8:	b9b3      	cbnz	r3, 800f4e8 <_dtoa_r+0x910>
 800f4ba:	9b03      	ldr	r3, [sp, #12]
 800f4bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f4c0:	b9a3      	cbnz	r3, 800f4ec <_dtoa_r+0x914>
 800f4c2:	9b03      	ldr	r3, [sp, #12]
 800f4c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f4c8:	0d1b      	lsrs	r3, r3, #20
 800f4ca:	051b      	lsls	r3, r3, #20
 800f4cc:	b12b      	cbz	r3, 800f4da <_dtoa_r+0x902>
 800f4ce:	9b04      	ldr	r3, [sp, #16]
 800f4d0:	3301      	adds	r3, #1
 800f4d2:	9304      	str	r3, [sp, #16]
 800f4d4:	f108 0801 	add.w	r8, r8, #1
 800f4d8:	2301      	movs	r3, #1
 800f4da:	9306      	str	r3, [sp, #24]
 800f4dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	f47f af74 	bne.w	800f3cc <_dtoa_r+0x7f4>
 800f4e4:	2001      	movs	r0, #1
 800f4e6:	e779      	b.n	800f3dc <_dtoa_r+0x804>
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	e7f6      	b.n	800f4da <_dtoa_r+0x902>
 800f4ec:	9b02      	ldr	r3, [sp, #8]
 800f4ee:	e7f4      	b.n	800f4da <_dtoa_r+0x902>
 800f4f0:	d085      	beq.n	800f3fe <_dtoa_r+0x826>
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	301c      	adds	r0, #28
 800f4f6:	e77d      	b.n	800f3f4 <_dtoa_r+0x81c>
 800f4f8:	40240000 	.word	0x40240000
 800f4fc:	9b01      	ldr	r3, [sp, #4]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	dc38      	bgt.n	800f574 <_dtoa_r+0x99c>
 800f502:	9b05      	ldr	r3, [sp, #20]
 800f504:	2b02      	cmp	r3, #2
 800f506:	dd35      	ble.n	800f574 <_dtoa_r+0x99c>
 800f508:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f50c:	f1b9 0f00 	cmp.w	r9, #0
 800f510:	d10d      	bne.n	800f52e <_dtoa_r+0x956>
 800f512:	4631      	mov	r1, r6
 800f514:	464b      	mov	r3, r9
 800f516:	2205      	movs	r2, #5
 800f518:	4620      	mov	r0, r4
 800f51a:	f000 f9c5 	bl	800f8a8 <__multadd>
 800f51e:	4601      	mov	r1, r0
 800f520:	4606      	mov	r6, r0
 800f522:	4658      	mov	r0, fp
 800f524:	f000 fbdc 	bl	800fce0 <__mcmp>
 800f528:	2800      	cmp	r0, #0
 800f52a:	f73f adbd 	bgt.w	800f0a8 <_dtoa_r+0x4d0>
 800f52e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f530:	9d00      	ldr	r5, [sp, #0]
 800f532:	ea6f 0a03 	mvn.w	sl, r3
 800f536:	f04f 0800 	mov.w	r8, #0
 800f53a:	4631      	mov	r1, r6
 800f53c:	4620      	mov	r0, r4
 800f53e:	f000 f991 	bl	800f864 <_Bfree>
 800f542:	2f00      	cmp	r7, #0
 800f544:	f43f aeb4 	beq.w	800f2b0 <_dtoa_r+0x6d8>
 800f548:	f1b8 0f00 	cmp.w	r8, #0
 800f54c:	d005      	beq.n	800f55a <_dtoa_r+0x982>
 800f54e:	45b8      	cmp	r8, r7
 800f550:	d003      	beq.n	800f55a <_dtoa_r+0x982>
 800f552:	4641      	mov	r1, r8
 800f554:	4620      	mov	r0, r4
 800f556:	f000 f985 	bl	800f864 <_Bfree>
 800f55a:	4639      	mov	r1, r7
 800f55c:	4620      	mov	r0, r4
 800f55e:	f000 f981 	bl	800f864 <_Bfree>
 800f562:	e6a5      	b.n	800f2b0 <_dtoa_r+0x6d8>
 800f564:	2600      	movs	r6, #0
 800f566:	4637      	mov	r7, r6
 800f568:	e7e1      	b.n	800f52e <_dtoa_r+0x956>
 800f56a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f56c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800f570:	4637      	mov	r7, r6
 800f572:	e599      	b.n	800f0a8 <_dtoa_r+0x4d0>
 800f574:	9b08      	ldr	r3, [sp, #32]
 800f576:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	f000 80fd 	beq.w	800f77a <_dtoa_r+0xba2>
 800f580:	2d00      	cmp	r5, #0
 800f582:	dd05      	ble.n	800f590 <_dtoa_r+0x9b8>
 800f584:	4639      	mov	r1, r7
 800f586:	462a      	mov	r2, r5
 800f588:	4620      	mov	r0, r4
 800f58a:	f000 fb3d 	bl	800fc08 <__lshift>
 800f58e:	4607      	mov	r7, r0
 800f590:	9b06      	ldr	r3, [sp, #24]
 800f592:	2b00      	cmp	r3, #0
 800f594:	d05c      	beq.n	800f650 <_dtoa_r+0xa78>
 800f596:	6879      	ldr	r1, [r7, #4]
 800f598:	4620      	mov	r0, r4
 800f59a:	f000 f923 	bl	800f7e4 <_Balloc>
 800f59e:	4605      	mov	r5, r0
 800f5a0:	b928      	cbnz	r0, 800f5ae <_dtoa_r+0x9d6>
 800f5a2:	4b80      	ldr	r3, [pc, #512]	; (800f7a4 <_dtoa_r+0xbcc>)
 800f5a4:	4602      	mov	r2, r0
 800f5a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f5aa:	f7ff bb2e 	b.w	800ec0a <_dtoa_r+0x32>
 800f5ae:	693a      	ldr	r2, [r7, #16]
 800f5b0:	3202      	adds	r2, #2
 800f5b2:	0092      	lsls	r2, r2, #2
 800f5b4:	f107 010c 	add.w	r1, r7, #12
 800f5b8:	300c      	adds	r0, #12
 800f5ba:	f000 f905 	bl	800f7c8 <memcpy>
 800f5be:	2201      	movs	r2, #1
 800f5c0:	4629      	mov	r1, r5
 800f5c2:	4620      	mov	r0, r4
 800f5c4:	f000 fb20 	bl	800fc08 <__lshift>
 800f5c8:	9b00      	ldr	r3, [sp, #0]
 800f5ca:	3301      	adds	r3, #1
 800f5cc:	9301      	str	r3, [sp, #4]
 800f5ce:	9b00      	ldr	r3, [sp, #0]
 800f5d0:	444b      	add	r3, r9
 800f5d2:	9307      	str	r3, [sp, #28]
 800f5d4:	9b02      	ldr	r3, [sp, #8]
 800f5d6:	f003 0301 	and.w	r3, r3, #1
 800f5da:	46b8      	mov	r8, r7
 800f5dc:	9306      	str	r3, [sp, #24]
 800f5de:	4607      	mov	r7, r0
 800f5e0:	9b01      	ldr	r3, [sp, #4]
 800f5e2:	4631      	mov	r1, r6
 800f5e4:	3b01      	subs	r3, #1
 800f5e6:	4658      	mov	r0, fp
 800f5e8:	9302      	str	r3, [sp, #8]
 800f5ea:	f7ff fa67 	bl	800eabc <quorem>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	3330      	adds	r3, #48	; 0x30
 800f5f2:	9004      	str	r0, [sp, #16]
 800f5f4:	4641      	mov	r1, r8
 800f5f6:	4658      	mov	r0, fp
 800f5f8:	9308      	str	r3, [sp, #32]
 800f5fa:	f000 fb71 	bl	800fce0 <__mcmp>
 800f5fe:	463a      	mov	r2, r7
 800f600:	4681      	mov	r9, r0
 800f602:	4631      	mov	r1, r6
 800f604:	4620      	mov	r0, r4
 800f606:	f000 fb87 	bl	800fd18 <__mdiff>
 800f60a:	68c2      	ldr	r2, [r0, #12]
 800f60c:	9b08      	ldr	r3, [sp, #32]
 800f60e:	4605      	mov	r5, r0
 800f610:	bb02      	cbnz	r2, 800f654 <_dtoa_r+0xa7c>
 800f612:	4601      	mov	r1, r0
 800f614:	4658      	mov	r0, fp
 800f616:	f000 fb63 	bl	800fce0 <__mcmp>
 800f61a:	9b08      	ldr	r3, [sp, #32]
 800f61c:	4602      	mov	r2, r0
 800f61e:	4629      	mov	r1, r5
 800f620:	4620      	mov	r0, r4
 800f622:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800f626:	f000 f91d 	bl	800f864 <_Bfree>
 800f62a:	9b05      	ldr	r3, [sp, #20]
 800f62c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f62e:	9d01      	ldr	r5, [sp, #4]
 800f630:	ea43 0102 	orr.w	r1, r3, r2
 800f634:	9b06      	ldr	r3, [sp, #24]
 800f636:	430b      	orrs	r3, r1
 800f638:	9b08      	ldr	r3, [sp, #32]
 800f63a:	d10d      	bne.n	800f658 <_dtoa_r+0xa80>
 800f63c:	2b39      	cmp	r3, #57	; 0x39
 800f63e:	d029      	beq.n	800f694 <_dtoa_r+0xabc>
 800f640:	f1b9 0f00 	cmp.w	r9, #0
 800f644:	dd01      	ble.n	800f64a <_dtoa_r+0xa72>
 800f646:	9b04      	ldr	r3, [sp, #16]
 800f648:	3331      	adds	r3, #49	; 0x31
 800f64a:	9a02      	ldr	r2, [sp, #8]
 800f64c:	7013      	strb	r3, [r2, #0]
 800f64e:	e774      	b.n	800f53a <_dtoa_r+0x962>
 800f650:	4638      	mov	r0, r7
 800f652:	e7b9      	b.n	800f5c8 <_dtoa_r+0x9f0>
 800f654:	2201      	movs	r2, #1
 800f656:	e7e2      	b.n	800f61e <_dtoa_r+0xa46>
 800f658:	f1b9 0f00 	cmp.w	r9, #0
 800f65c:	db06      	blt.n	800f66c <_dtoa_r+0xa94>
 800f65e:	9905      	ldr	r1, [sp, #20]
 800f660:	ea41 0909 	orr.w	r9, r1, r9
 800f664:	9906      	ldr	r1, [sp, #24]
 800f666:	ea59 0101 	orrs.w	r1, r9, r1
 800f66a:	d120      	bne.n	800f6ae <_dtoa_r+0xad6>
 800f66c:	2a00      	cmp	r2, #0
 800f66e:	ddec      	ble.n	800f64a <_dtoa_r+0xa72>
 800f670:	4659      	mov	r1, fp
 800f672:	2201      	movs	r2, #1
 800f674:	4620      	mov	r0, r4
 800f676:	9301      	str	r3, [sp, #4]
 800f678:	f000 fac6 	bl	800fc08 <__lshift>
 800f67c:	4631      	mov	r1, r6
 800f67e:	4683      	mov	fp, r0
 800f680:	f000 fb2e 	bl	800fce0 <__mcmp>
 800f684:	2800      	cmp	r0, #0
 800f686:	9b01      	ldr	r3, [sp, #4]
 800f688:	dc02      	bgt.n	800f690 <_dtoa_r+0xab8>
 800f68a:	d1de      	bne.n	800f64a <_dtoa_r+0xa72>
 800f68c:	07da      	lsls	r2, r3, #31
 800f68e:	d5dc      	bpl.n	800f64a <_dtoa_r+0xa72>
 800f690:	2b39      	cmp	r3, #57	; 0x39
 800f692:	d1d8      	bne.n	800f646 <_dtoa_r+0xa6e>
 800f694:	9a02      	ldr	r2, [sp, #8]
 800f696:	2339      	movs	r3, #57	; 0x39
 800f698:	7013      	strb	r3, [r2, #0]
 800f69a:	462b      	mov	r3, r5
 800f69c:	461d      	mov	r5, r3
 800f69e:	3b01      	subs	r3, #1
 800f6a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f6a4:	2a39      	cmp	r2, #57	; 0x39
 800f6a6:	d050      	beq.n	800f74a <_dtoa_r+0xb72>
 800f6a8:	3201      	adds	r2, #1
 800f6aa:	701a      	strb	r2, [r3, #0]
 800f6ac:	e745      	b.n	800f53a <_dtoa_r+0x962>
 800f6ae:	2a00      	cmp	r2, #0
 800f6b0:	dd03      	ble.n	800f6ba <_dtoa_r+0xae2>
 800f6b2:	2b39      	cmp	r3, #57	; 0x39
 800f6b4:	d0ee      	beq.n	800f694 <_dtoa_r+0xabc>
 800f6b6:	3301      	adds	r3, #1
 800f6b8:	e7c7      	b.n	800f64a <_dtoa_r+0xa72>
 800f6ba:	9a01      	ldr	r2, [sp, #4]
 800f6bc:	9907      	ldr	r1, [sp, #28]
 800f6be:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f6c2:	428a      	cmp	r2, r1
 800f6c4:	d02a      	beq.n	800f71c <_dtoa_r+0xb44>
 800f6c6:	4659      	mov	r1, fp
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	220a      	movs	r2, #10
 800f6cc:	4620      	mov	r0, r4
 800f6ce:	f000 f8eb 	bl	800f8a8 <__multadd>
 800f6d2:	45b8      	cmp	r8, r7
 800f6d4:	4683      	mov	fp, r0
 800f6d6:	f04f 0300 	mov.w	r3, #0
 800f6da:	f04f 020a 	mov.w	r2, #10
 800f6de:	4641      	mov	r1, r8
 800f6e0:	4620      	mov	r0, r4
 800f6e2:	d107      	bne.n	800f6f4 <_dtoa_r+0xb1c>
 800f6e4:	f000 f8e0 	bl	800f8a8 <__multadd>
 800f6e8:	4680      	mov	r8, r0
 800f6ea:	4607      	mov	r7, r0
 800f6ec:	9b01      	ldr	r3, [sp, #4]
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	9301      	str	r3, [sp, #4]
 800f6f2:	e775      	b.n	800f5e0 <_dtoa_r+0xa08>
 800f6f4:	f000 f8d8 	bl	800f8a8 <__multadd>
 800f6f8:	4639      	mov	r1, r7
 800f6fa:	4680      	mov	r8, r0
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	220a      	movs	r2, #10
 800f700:	4620      	mov	r0, r4
 800f702:	f000 f8d1 	bl	800f8a8 <__multadd>
 800f706:	4607      	mov	r7, r0
 800f708:	e7f0      	b.n	800f6ec <_dtoa_r+0xb14>
 800f70a:	f1b9 0f00 	cmp.w	r9, #0
 800f70e:	9a00      	ldr	r2, [sp, #0]
 800f710:	bfcc      	ite	gt
 800f712:	464d      	movgt	r5, r9
 800f714:	2501      	movle	r5, #1
 800f716:	4415      	add	r5, r2
 800f718:	f04f 0800 	mov.w	r8, #0
 800f71c:	4659      	mov	r1, fp
 800f71e:	2201      	movs	r2, #1
 800f720:	4620      	mov	r0, r4
 800f722:	9301      	str	r3, [sp, #4]
 800f724:	f000 fa70 	bl	800fc08 <__lshift>
 800f728:	4631      	mov	r1, r6
 800f72a:	4683      	mov	fp, r0
 800f72c:	f000 fad8 	bl	800fce0 <__mcmp>
 800f730:	2800      	cmp	r0, #0
 800f732:	dcb2      	bgt.n	800f69a <_dtoa_r+0xac2>
 800f734:	d102      	bne.n	800f73c <_dtoa_r+0xb64>
 800f736:	9b01      	ldr	r3, [sp, #4]
 800f738:	07db      	lsls	r3, r3, #31
 800f73a:	d4ae      	bmi.n	800f69a <_dtoa_r+0xac2>
 800f73c:	462b      	mov	r3, r5
 800f73e:	461d      	mov	r5, r3
 800f740:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f744:	2a30      	cmp	r2, #48	; 0x30
 800f746:	d0fa      	beq.n	800f73e <_dtoa_r+0xb66>
 800f748:	e6f7      	b.n	800f53a <_dtoa_r+0x962>
 800f74a:	9a00      	ldr	r2, [sp, #0]
 800f74c:	429a      	cmp	r2, r3
 800f74e:	d1a5      	bne.n	800f69c <_dtoa_r+0xac4>
 800f750:	f10a 0a01 	add.w	sl, sl, #1
 800f754:	2331      	movs	r3, #49	; 0x31
 800f756:	e779      	b.n	800f64c <_dtoa_r+0xa74>
 800f758:	4b13      	ldr	r3, [pc, #76]	; (800f7a8 <_dtoa_r+0xbd0>)
 800f75a:	f7ff baaf 	b.w	800ecbc <_dtoa_r+0xe4>
 800f75e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f760:	2b00      	cmp	r3, #0
 800f762:	f47f aa86 	bne.w	800ec72 <_dtoa_r+0x9a>
 800f766:	4b11      	ldr	r3, [pc, #68]	; (800f7ac <_dtoa_r+0xbd4>)
 800f768:	f7ff baa8 	b.w	800ecbc <_dtoa_r+0xe4>
 800f76c:	f1b9 0f00 	cmp.w	r9, #0
 800f770:	dc03      	bgt.n	800f77a <_dtoa_r+0xba2>
 800f772:	9b05      	ldr	r3, [sp, #20]
 800f774:	2b02      	cmp	r3, #2
 800f776:	f73f aec9 	bgt.w	800f50c <_dtoa_r+0x934>
 800f77a:	9d00      	ldr	r5, [sp, #0]
 800f77c:	4631      	mov	r1, r6
 800f77e:	4658      	mov	r0, fp
 800f780:	f7ff f99c 	bl	800eabc <quorem>
 800f784:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f788:	f805 3b01 	strb.w	r3, [r5], #1
 800f78c:	9a00      	ldr	r2, [sp, #0]
 800f78e:	1aaa      	subs	r2, r5, r2
 800f790:	4591      	cmp	r9, r2
 800f792:	ddba      	ble.n	800f70a <_dtoa_r+0xb32>
 800f794:	4659      	mov	r1, fp
 800f796:	2300      	movs	r3, #0
 800f798:	220a      	movs	r2, #10
 800f79a:	4620      	mov	r0, r4
 800f79c:	f000 f884 	bl	800f8a8 <__multadd>
 800f7a0:	4683      	mov	fp, r0
 800f7a2:	e7eb      	b.n	800f77c <_dtoa_r+0xba4>
 800f7a4:	080110cf 	.word	0x080110cf
 800f7a8:	08011028 	.word	0x08011028
 800f7ac:	0801104c 	.word	0x0801104c

0800f7b0 <_localeconv_r>:
 800f7b0:	4800      	ldr	r0, [pc, #0]	; (800f7b4 <_localeconv_r+0x4>)
 800f7b2:	4770      	bx	lr
 800f7b4:	200002d4 	.word	0x200002d4

0800f7b8 <malloc>:
 800f7b8:	4b02      	ldr	r3, [pc, #8]	; (800f7c4 <malloc+0xc>)
 800f7ba:	4601      	mov	r1, r0
 800f7bc:	6818      	ldr	r0, [r3, #0]
 800f7be:	f000 bbef 	b.w	800ffa0 <_malloc_r>
 800f7c2:	bf00      	nop
 800f7c4:	20000180 	.word	0x20000180

0800f7c8 <memcpy>:
 800f7c8:	440a      	add	r2, r1
 800f7ca:	4291      	cmp	r1, r2
 800f7cc:	f100 33ff 	add.w	r3, r0, #4294967295
 800f7d0:	d100      	bne.n	800f7d4 <memcpy+0xc>
 800f7d2:	4770      	bx	lr
 800f7d4:	b510      	push	{r4, lr}
 800f7d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f7da:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f7de:	4291      	cmp	r1, r2
 800f7e0:	d1f9      	bne.n	800f7d6 <memcpy+0xe>
 800f7e2:	bd10      	pop	{r4, pc}

0800f7e4 <_Balloc>:
 800f7e4:	b570      	push	{r4, r5, r6, lr}
 800f7e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f7e8:	4604      	mov	r4, r0
 800f7ea:	460d      	mov	r5, r1
 800f7ec:	b976      	cbnz	r6, 800f80c <_Balloc+0x28>
 800f7ee:	2010      	movs	r0, #16
 800f7f0:	f7ff ffe2 	bl	800f7b8 <malloc>
 800f7f4:	4602      	mov	r2, r0
 800f7f6:	6260      	str	r0, [r4, #36]	; 0x24
 800f7f8:	b920      	cbnz	r0, 800f804 <_Balloc+0x20>
 800f7fa:	4b18      	ldr	r3, [pc, #96]	; (800f85c <_Balloc+0x78>)
 800f7fc:	4818      	ldr	r0, [pc, #96]	; (800f860 <_Balloc+0x7c>)
 800f7fe:	2166      	movs	r1, #102	; 0x66
 800f800:	f000 fd94 	bl	801032c <__assert_func>
 800f804:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f808:	6006      	str	r6, [r0, #0]
 800f80a:	60c6      	str	r6, [r0, #12]
 800f80c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f80e:	68f3      	ldr	r3, [r6, #12]
 800f810:	b183      	cbz	r3, 800f834 <_Balloc+0x50>
 800f812:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f814:	68db      	ldr	r3, [r3, #12]
 800f816:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f81a:	b9b8      	cbnz	r0, 800f84c <_Balloc+0x68>
 800f81c:	2101      	movs	r1, #1
 800f81e:	fa01 f605 	lsl.w	r6, r1, r5
 800f822:	1d72      	adds	r2, r6, #5
 800f824:	0092      	lsls	r2, r2, #2
 800f826:	4620      	mov	r0, r4
 800f828:	f000 fb5a 	bl	800fee0 <_calloc_r>
 800f82c:	b160      	cbz	r0, 800f848 <_Balloc+0x64>
 800f82e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f832:	e00e      	b.n	800f852 <_Balloc+0x6e>
 800f834:	2221      	movs	r2, #33	; 0x21
 800f836:	2104      	movs	r1, #4
 800f838:	4620      	mov	r0, r4
 800f83a:	f000 fb51 	bl	800fee0 <_calloc_r>
 800f83e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f840:	60f0      	str	r0, [r6, #12]
 800f842:	68db      	ldr	r3, [r3, #12]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d1e4      	bne.n	800f812 <_Balloc+0x2e>
 800f848:	2000      	movs	r0, #0
 800f84a:	bd70      	pop	{r4, r5, r6, pc}
 800f84c:	6802      	ldr	r2, [r0, #0]
 800f84e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f852:	2300      	movs	r3, #0
 800f854:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f858:	e7f7      	b.n	800f84a <_Balloc+0x66>
 800f85a:	bf00      	nop
 800f85c:	08011059 	.word	0x08011059
 800f860:	080110e0 	.word	0x080110e0

0800f864 <_Bfree>:
 800f864:	b570      	push	{r4, r5, r6, lr}
 800f866:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f868:	4605      	mov	r5, r0
 800f86a:	460c      	mov	r4, r1
 800f86c:	b976      	cbnz	r6, 800f88c <_Bfree+0x28>
 800f86e:	2010      	movs	r0, #16
 800f870:	f7ff ffa2 	bl	800f7b8 <malloc>
 800f874:	4602      	mov	r2, r0
 800f876:	6268      	str	r0, [r5, #36]	; 0x24
 800f878:	b920      	cbnz	r0, 800f884 <_Bfree+0x20>
 800f87a:	4b09      	ldr	r3, [pc, #36]	; (800f8a0 <_Bfree+0x3c>)
 800f87c:	4809      	ldr	r0, [pc, #36]	; (800f8a4 <_Bfree+0x40>)
 800f87e:	218a      	movs	r1, #138	; 0x8a
 800f880:	f000 fd54 	bl	801032c <__assert_func>
 800f884:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f888:	6006      	str	r6, [r0, #0]
 800f88a:	60c6      	str	r6, [r0, #12]
 800f88c:	b13c      	cbz	r4, 800f89e <_Bfree+0x3a>
 800f88e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f890:	6862      	ldr	r2, [r4, #4]
 800f892:	68db      	ldr	r3, [r3, #12]
 800f894:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f898:	6021      	str	r1, [r4, #0]
 800f89a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f89e:	bd70      	pop	{r4, r5, r6, pc}
 800f8a0:	08011059 	.word	0x08011059
 800f8a4:	080110e0 	.word	0x080110e0

0800f8a8 <__multadd>:
 800f8a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8ac:	690e      	ldr	r6, [r1, #16]
 800f8ae:	4607      	mov	r7, r0
 800f8b0:	4698      	mov	r8, r3
 800f8b2:	460c      	mov	r4, r1
 800f8b4:	f101 0014 	add.w	r0, r1, #20
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	6805      	ldr	r5, [r0, #0]
 800f8bc:	b2a9      	uxth	r1, r5
 800f8be:	fb02 8101 	mla	r1, r2, r1, r8
 800f8c2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f8c6:	0c2d      	lsrs	r5, r5, #16
 800f8c8:	fb02 c505 	mla	r5, r2, r5, ip
 800f8cc:	b289      	uxth	r1, r1
 800f8ce:	3301      	adds	r3, #1
 800f8d0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f8d4:	429e      	cmp	r6, r3
 800f8d6:	f840 1b04 	str.w	r1, [r0], #4
 800f8da:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f8de:	dcec      	bgt.n	800f8ba <__multadd+0x12>
 800f8e0:	f1b8 0f00 	cmp.w	r8, #0
 800f8e4:	d022      	beq.n	800f92c <__multadd+0x84>
 800f8e6:	68a3      	ldr	r3, [r4, #8]
 800f8e8:	42b3      	cmp	r3, r6
 800f8ea:	dc19      	bgt.n	800f920 <__multadd+0x78>
 800f8ec:	6861      	ldr	r1, [r4, #4]
 800f8ee:	4638      	mov	r0, r7
 800f8f0:	3101      	adds	r1, #1
 800f8f2:	f7ff ff77 	bl	800f7e4 <_Balloc>
 800f8f6:	4605      	mov	r5, r0
 800f8f8:	b928      	cbnz	r0, 800f906 <__multadd+0x5e>
 800f8fa:	4602      	mov	r2, r0
 800f8fc:	4b0d      	ldr	r3, [pc, #52]	; (800f934 <__multadd+0x8c>)
 800f8fe:	480e      	ldr	r0, [pc, #56]	; (800f938 <__multadd+0x90>)
 800f900:	21b5      	movs	r1, #181	; 0xb5
 800f902:	f000 fd13 	bl	801032c <__assert_func>
 800f906:	6922      	ldr	r2, [r4, #16]
 800f908:	3202      	adds	r2, #2
 800f90a:	f104 010c 	add.w	r1, r4, #12
 800f90e:	0092      	lsls	r2, r2, #2
 800f910:	300c      	adds	r0, #12
 800f912:	f7ff ff59 	bl	800f7c8 <memcpy>
 800f916:	4621      	mov	r1, r4
 800f918:	4638      	mov	r0, r7
 800f91a:	f7ff ffa3 	bl	800f864 <_Bfree>
 800f91e:	462c      	mov	r4, r5
 800f920:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f924:	3601      	adds	r6, #1
 800f926:	f8c3 8014 	str.w	r8, [r3, #20]
 800f92a:	6126      	str	r6, [r4, #16]
 800f92c:	4620      	mov	r0, r4
 800f92e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f932:	bf00      	nop
 800f934:	080110cf 	.word	0x080110cf
 800f938:	080110e0 	.word	0x080110e0

0800f93c <__hi0bits>:
 800f93c:	0c03      	lsrs	r3, r0, #16
 800f93e:	041b      	lsls	r3, r3, #16
 800f940:	b9d3      	cbnz	r3, 800f978 <__hi0bits+0x3c>
 800f942:	0400      	lsls	r0, r0, #16
 800f944:	2310      	movs	r3, #16
 800f946:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f94a:	bf04      	itt	eq
 800f94c:	0200      	lsleq	r0, r0, #8
 800f94e:	3308      	addeq	r3, #8
 800f950:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f954:	bf04      	itt	eq
 800f956:	0100      	lsleq	r0, r0, #4
 800f958:	3304      	addeq	r3, #4
 800f95a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f95e:	bf04      	itt	eq
 800f960:	0080      	lsleq	r0, r0, #2
 800f962:	3302      	addeq	r3, #2
 800f964:	2800      	cmp	r0, #0
 800f966:	db05      	blt.n	800f974 <__hi0bits+0x38>
 800f968:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f96c:	f103 0301 	add.w	r3, r3, #1
 800f970:	bf08      	it	eq
 800f972:	2320      	moveq	r3, #32
 800f974:	4618      	mov	r0, r3
 800f976:	4770      	bx	lr
 800f978:	2300      	movs	r3, #0
 800f97a:	e7e4      	b.n	800f946 <__hi0bits+0xa>

0800f97c <__lo0bits>:
 800f97c:	6803      	ldr	r3, [r0, #0]
 800f97e:	f013 0207 	ands.w	r2, r3, #7
 800f982:	4601      	mov	r1, r0
 800f984:	d00b      	beq.n	800f99e <__lo0bits+0x22>
 800f986:	07da      	lsls	r2, r3, #31
 800f988:	d424      	bmi.n	800f9d4 <__lo0bits+0x58>
 800f98a:	0798      	lsls	r0, r3, #30
 800f98c:	bf49      	itett	mi
 800f98e:	085b      	lsrmi	r3, r3, #1
 800f990:	089b      	lsrpl	r3, r3, #2
 800f992:	2001      	movmi	r0, #1
 800f994:	600b      	strmi	r3, [r1, #0]
 800f996:	bf5c      	itt	pl
 800f998:	600b      	strpl	r3, [r1, #0]
 800f99a:	2002      	movpl	r0, #2
 800f99c:	4770      	bx	lr
 800f99e:	b298      	uxth	r0, r3
 800f9a0:	b9b0      	cbnz	r0, 800f9d0 <__lo0bits+0x54>
 800f9a2:	0c1b      	lsrs	r3, r3, #16
 800f9a4:	2010      	movs	r0, #16
 800f9a6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f9aa:	bf04      	itt	eq
 800f9ac:	0a1b      	lsreq	r3, r3, #8
 800f9ae:	3008      	addeq	r0, #8
 800f9b0:	071a      	lsls	r2, r3, #28
 800f9b2:	bf04      	itt	eq
 800f9b4:	091b      	lsreq	r3, r3, #4
 800f9b6:	3004      	addeq	r0, #4
 800f9b8:	079a      	lsls	r2, r3, #30
 800f9ba:	bf04      	itt	eq
 800f9bc:	089b      	lsreq	r3, r3, #2
 800f9be:	3002      	addeq	r0, #2
 800f9c0:	07da      	lsls	r2, r3, #31
 800f9c2:	d403      	bmi.n	800f9cc <__lo0bits+0x50>
 800f9c4:	085b      	lsrs	r3, r3, #1
 800f9c6:	f100 0001 	add.w	r0, r0, #1
 800f9ca:	d005      	beq.n	800f9d8 <__lo0bits+0x5c>
 800f9cc:	600b      	str	r3, [r1, #0]
 800f9ce:	4770      	bx	lr
 800f9d0:	4610      	mov	r0, r2
 800f9d2:	e7e8      	b.n	800f9a6 <__lo0bits+0x2a>
 800f9d4:	2000      	movs	r0, #0
 800f9d6:	4770      	bx	lr
 800f9d8:	2020      	movs	r0, #32
 800f9da:	4770      	bx	lr

0800f9dc <__i2b>:
 800f9dc:	b510      	push	{r4, lr}
 800f9de:	460c      	mov	r4, r1
 800f9e0:	2101      	movs	r1, #1
 800f9e2:	f7ff feff 	bl	800f7e4 <_Balloc>
 800f9e6:	4602      	mov	r2, r0
 800f9e8:	b928      	cbnz	r0, 800f9f6 <__i2b+0x1a>
 800f9ea:	4b05      	ldr	r3, [pc, #20]	; (800fa00 <__i2b+0x24>)
 800f9ec:	4805      	ldr	r0, [pc, #20]	; (800fa04 <__i2b+0x28>)
 800f9ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f9f2:	f000 fc9b 	bl	801032c <__assert_func>
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	6144      	str	r4, [r0, #20]
 800f9fa:	6103      	str	r3, [r0, #16]
 800f9fc:	bd10      	pop	{r4, pc}
 800f9fe:	bf00      	nop
 800fa00:	080110cf 	.word	0x080110cf
 800fa04:	080110e0 	.word	0x080110e0

0800fa08 <__multiply>:
 800fa08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa0c:	4614      	mov	r4, r2
 800fa0e:	690a      	ldr	r2, [r1, #16]
 800fa10:	6923      	ldr	r3, [r4, #16]
 800fa12:	429a      	cmp	r2, r3
 800fa14:	bfb8      	it	lt
 800fa16:	460b      	movlt	r3, r1
 800fa18:	460d      	mov	r5, r1
 800fa1a:	bfbc      	itt	lt
 800fa1c:	4625      	movlt	r5, r4
 800fa1e:	461c      	movlt	r4, r3
 800fa20:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800fa24:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800fa28:	68ab      	ldr	r3, [r5, #8]
 800fa2a:	6869      	ldr	r1, [r5, #4]
 800fa2c:	eb0a 0709 	add.w	r7, sl, r9
 800fa30:	42bb      	cmp	r3, r7
 800fa32:	b085      	sub	sp, #20
 800fa34:	bfb8      	it	lt
 800fa36:	3101      	addlt	r1, #1
 800fa38:	f7ff fed4 	bl	800f7e4 <_Balloc>
 800fa3c:	b930      	cbnz	r0, 800fa4c <__multiply+0x44>
 800fa3e:	4602      	mov	r2, r0
 800fa40:	4b42      	ldr	r3, [pc, #264]	; (800fb4c <__multiply+0x144>)
 800fa42:	4843      	ldr	r0, [pc, #268]	; (800fb50 <__multiply+0x148>)
 800fa44:	f240 115d 	movw	r1, #349	; 0x15d
 800fa48:	f000 fc70 	bl	801032c <__assert_func>
 800fa4c:	f100 0614 	add.w	r6, r0, #20
 800fa50:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800fa54:	4633      	mov	r3, r6
 800fa56:	2200      	movs	r2, #0
 800fa58:	4543      	cmp	r3, r8
 800fa5a:	d31e      	bcc.n	800fa9a <__multiply+0x92>
 800fa5c:	f105 0c14 	add.w	ip, r5, #20
 800fa60:	f104 0314 	add.w	r3, r4, #20
 800fa64:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800fa68:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800fa6c:	9202      	str	r2, [sp, #8]
 800fa6e:	ebac 0205 	sub.w	r2, ip, r5
 800fa72:	3a15      	subs	r2, #21
 800fa74:	f022 0203 	bic.w	r2, r2, #3
 800fa78:	3204      	adds	r2, #4
 800fa7a:	f105 0115 	add.w	r1, r5, #21
 800fa7e:	458c      	cmp	ip, r1
 800fa80:	bf38      	it	cc
 800fa82:	2204      	movcc	r2, #4
 800fa84:	9201      	str	r2, [sp, #4]
 800fa86:	9a02      	ldr	r2, [sp, #8]
 800fa88:	9303      	str	r3, [sp, #12]
 800fa8a:	429a      	cmp	r2, r3
 800fa8c:	d808      	bhi.n	800faa0 <__multiply+0x98>
 800fa8e:	2f00      	cmp	r7, #0
 800fa90:	dc55      	bgt.n	800fb3e <__multiply+0x136>
 800fa92:	6107      	str	r7, [r0, #16]
 800fa94:	b005      	add	sp, #20
 800fa96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa9a:	f843 2b04 	str.w	r2, [r3], #4
 800fa9e:	e7db      	b.n	800fa58 <__multiply+0x50>
 800faa0:	f8b3 a000 	ldrh.w	sl, [r3]
 800faa4:	f1ba 0f00 	cmp.w	sl, #0
 800faa8:	d020      	beq.n	800faec <__multiply+0xe4>
 800faaa:	f105 0e14 	add.w	lr, r5, #20
 800faae:	46b1      	mov	r9, r6
 800fab0:	2200      	movs	r2, #0
 800fab2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800fab6:	f8d9 b000 	ldr.w	fp, [r9]
 800faba:	b2a1      	uxth	r1, r4
 800fabc:	fa1f fb8b 	uxth.w	fp, fp
 800fac0:	fb0a b101 	mla	r1, sl, r1, fp
 800fac4:	4411      	add	r1, r2
 800fac6:	f8d9 2000 	ldr.w	r2, [r9]
 800faca:	0c24      	lsrs	r4, r4, #16
 800facc:	0c12      	lsrs	r2, r2, #16
 800face:	fb0a 2404 	mla	r4, sl, r4, r2
 800fad2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800fad6:	b289      	uxth	r1, r1
 800fad8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800fadc:	45f4      	cmp	ip, lr
 800fade:	f849 1b04 	str.w	r1, [r9], #4
 800fae2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800fae6:	d8e4      	bhi.n	800fab2 <__multiply+0xaa>
 800fae8:	9901      	ldr	r1, [sp, #4]
 800faea:	5072      	str	r2, [r6, r1]
 800faec:	9a03      	ldr	r2, [sp, #12]
 800faee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800faf2:	3304      	adds	r3, #4
 800faf4:	f1b9 0f00 	cmp.w	r9, #0
 800faf8:	d01f      	beq.n	800fb3a <__multiply+0x132>
 800fafa:	6834      	ldr	r4, [r6, #0]
 800fafc:	f105 0114 	add.w	r1, r5, #20
 800fb00:	46b6      	mov	lr, r6
 800fb02:	f04f 0a00 	mov.w	sl, #0
 800fb06:	880a      	ldrh	r2, [r1, #0]
 800fb08:	f8be b002 	ldrh.w	fp, [lr, #2]
 800fb0c:	fb09 b202 	mla	r2, r9, r2, fp
 800fb10:	4492      	add	sl, r2
 800fb12:	b2a4      	uxth	r4, r4
 800fb14:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800fb18:	f84e 4b04 	str.w	r4, [lr], #4
 800fb1c:	f851 4b04 	ldr.w	r4, [r1], #4
 800fb20:	f8be 2000 	ldrh.w	r2, [lr]
 800fb24:	0c24      	lsrs	r4, r4, #16
 800fb26:	fb09 2404 	mla	r4, r9, r4, r2
 800fb2a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800fb2e:	458c      	cmp	ip, r1
 800fb30:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fb34:	d8e7      	bhi.n	800fb06 <__multiply+0xfe>
 800fb36:	9a01      	ldr	r2, [sp, #4]
 800fb38:	50b4      	str	r4, [r6, r2]
 800fb3a:	3604      	adds	r6, #4
 800fb3c:	e7a3      	b.n	800fa86 <__multiply+0x7e>
 800fb3e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d1a5      	bne.n	800fa92 <__multiply+0x8a>
 800fb46:	3f01      	subs	r7, #1
 800fb48:	e7a1      	b.n	800fa8e <__multiply+0x86>
 800fb4a:	bf00      	nop
 800fb4c:	080110cf 	.word	0x080110cf
 800fb50:	080110e0 	.word	0x080110e0

0800fb54 <__pow5mult>:
 800fb54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb58:	4615      	mov	r5, r2
 800fb5a:	f012 0203 	ands.w	r2, r2, #3
 800fb5e:	4606      	mov	r6, r0
 800fb60:	460f      	mov	r7, r1
 800fb62:	d007      	beq.n	800fb74 <__pow5mult+0x20>
 800fb64:	4c25      	ldr	r4, [pc, #148]	; (800fbfc <__pow5mult+0xa8>)
 800fb66:	3a01      	subs	r2, #1
 800fb68:	2300      	movs	r3, #0
 800fb6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fb6e:	f7ff fe9b 	bl	800f8a8 <__multadd>
 800fb72:	4607      	mov	r7, r0
 800fb74:	10ad      	asrs	r5, r5, #2
 800fb76:	d03d      	beq.n	800fbf4 <__pow5mult+0xa0>
 800fb78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fb7a:	b97c      	cbnz	r4, 800fb9c <__pow5mult+0x48>
 800fb7c:	2010      	movs	r0, #16
 800fb7e:	f7ff fe1b 	bl	800f7b8 <malloc>
 800fb82:	4602      	mov	r2, r0
 800fb84:	6270      	str	r0, [r6, #36]	; 0x24
 800fb86:	b928      	cbnz	r0, 800fb94 <__pow5mult+0x40>
 800fb88:	4b1d      	ldr	r3, [pc, #116]	; (800fc00 <__pow5mult+0xac>)
 800fb8a:	481e      	ldr	r0, [pc, #120]	; (800fc04 <__pow5mult+0xb0>)
 800fb8c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800fb90:	f000 fbcc 	bl	801032c <__assert_func>
 800fb94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fb98:	6004      	str	r4, [r0, #0]
 800fb9a:	60c4      	str	r4, [r0, #12]
 800fb9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fba0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fba4:	b94c      	cbnz	r4, 800fbba <__pow5mult+0x66>
 800fba6:	f240 2171 	movw	r1, #625	; 0x271
 800fbaa:	4630      	mov	r0, r6
 800fbac:	f7ff ff16 	bl	800f9dc <__i2b>
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	f8c8 0008 	str.w	r0, [r8, #8]
 800fbb6:	4604      	mov	r4, r0
 800fbb8:	6003      	str	r3, [r0, #0]
 800fbba:	f04f 0900 	mov.w	r9, #0
 800fbbe:	07eb      	lsls	r3, r5, #31
 800fbc0:	d50a      	bpl.n	800fbd8 <__pow5mult+0x84>
 800fbc2:	4639      	mov	r1, r7
 800fbc4:	4622      	mov	r2, r4
 800fbc6:	4630      	mov	r0, r6
 800fbc8:	f7ff ff1e 	bl	800fa08 <__multiply>
 800fbcc:	4639      	mov	r1, r7
 800fbce:	4680      	mov	r8, r0
 800fbd0:	4630      	mov	r0, r6
 800fbd2:	f7ff fe47 	bl	800f864 <_Bfree>
 800fbd6:	4647      	mov	r7, r8
 800fbd8:	106d      	asrs	r5, r5, #1
 800fbda:	d00b      	beq.n	800fbf4 <__pow5mult+0xa0>
 800fbdc:	6820      	ldr	r0, [r4, #0]
 800fbde:	b938      	cbnz	r0, 800fbf0 <__pow5mult+0x9c>
 800fbe0:	4622      	mov	r2, r4
 800fbe2:	4621      	mov	r1, r4
 800fbe4:	4630      	mov	r0, r6
 800fbe6:	f7ff ff0f 	bl	800fa08 <__multiply>
 800fbea:	6020      	str	r0, [r4, #0]
 800fbec:	f8c0 9000 	str.w	r9, [r0]
 800fbf0:	4604      	mov	r4, r0
 800fbf2:	e7e4      	b.n	800fbbe <__pow5mult+0x6a>
 800fbf4:	4638      	mov	r0, r7
 800fbf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbfa:	bf00      	nop
 800fbfc:	08011230 	.word	0x08011230
 800fc00:	08011059 	.word	0x08011059
 800fc04:	080110e0 	.word	0x080110e0

0800fc08 <__lshift>:
 800fc08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc0c:	460c      	mov	r4, r1
 800fc0e:	6849      	ldr	r1, [r1, #4]
 800fc10:	6923      	ldr	r3, [r4, #16]
 800fc12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fc16:	68a3      	ldr	r3, [r4, #8]
 800fc18:	4607      	mov	r7, r0
 800fc1a:	4691      	mov	r9, r2
 800fc1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fc20:	f108 0601 	add.w	r6, r8, #1
 800fc24:	42b3      	cmp	r3, r6
 800fc26:	db0b      	blt.n	800fc40 <__lshift+0x38>
 800fc28:	4638      	mov	r0, r7
 800fc2a:	f7ff fddb 	bl	800f7e4 <_Balloc>
 800fc2e:	4605      	mov	r5, r0
 800fc30:	b948      	cbnz	r0, 800fc46 <__lshift+0x3e>
 800fc32:	4602      	mov	r2, r0
 800fc34:	4b28      	ldr	r3, [pc, #160]	; (800fcd8 <__lshift+0xd0>)
 800fc36:	4829      	ldr	r0, [pc, #164]	; (800fcdc <__lshift+0xd4>)
 800fc38:	f240 11d9 	movw	r1, #473	; 0x1d9
 800fc3c:	f000 fb76 	bl	801032c <__assert_func>
 800fc40:	3101      	adds	r1, #1
 800fc42:	005b      	lsls	r3, r3, #1
 800fc44:	e7ee      	b.n	800fc24 <__lshift+0x1c>
 800fc46:	2300      	movs	r3, #0
 800fc48:	f100 0114 	add.w	r1, r0, #20
 800fc4c:	f100 0210 	add.w	r2, r0, #16
 800fc50:	4618      	mov	r0, r3
 800fc52:	4553      	cmp	r3, sl
 800fc54:	db33      	blt.n	800fcbe <__lshift+0xb6>
 800fc56:	6920      	ldr	r0, [r4, #16]
 800fc58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fc5c:	f104 0314 	add.w	r3, r4, #20
 800fc60:	f019 091f 	ands.w	r9, r9, #31
 800fc64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fc68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fc6c:	d02b      	beq.n	800fcc6 <__lshift+0xbe>
 800fc6e:	f1c9 0e20 	rsb	lr, r9, #32
 800fc72:	468a      	mov	sl, r1
 800fc74:	2200      	movs	r2, #0
 800fc76:	6818      	ldr	r0, [r3, #0]
 800fc78:	fa00 f009 	lsl.w	r0, r0, r9
 800fc7c:	4302      	orrs	r2, r0
 800fc7e:	f84a 2b04 	str.w	r2, [sl], #4
 800fc82:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc86:	459c      	cmp	ip, r3
 800fc88:	fa22 f20e 	lsr.w	r2, r2, lr
 800fc8c:	d8f3      	bhi.n	800fc76 <__lshift+0x6e>
 800fc8e:	ebac 0304 	sub.w	r3, ip, r4
 800fc92:	3b15      	subs	r3, #21
 800fc94:	f023 0303 	bic.w	r3, r3, #3
 800fc98:	3304      	adds	r3, #4
 800fc9a:	f104 0015 	add.w	r0, r4, #21
 800fc9e:	4584      	cmp	ip, r0
 800fca0:	bf38      	it	cc
 800fca2:	2304      	movcc	r3, #4
 800fca4:	50ca      	str	r2, [r1, r3]
 800fca6:	b10a      	cbz	r2, 800fcac <__lshift+0xa4>
 800fca8:	f108 0602 	add.w	r6, r8, #2
 800fcac:	3e01      	subs	r6, #1
 800fcae:	4638      	mov	r0, r7
 800fcb0:	612e      	str	r6, [r5, #16]
 800fcb2:	4621      	mov	r1, r4
 800fcb4:	f7ff fdd6 	bl	800f864 <_Bfree>
 800fcb8:	4628      	mov	r0, r5
 800fcba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcbe:	f842 0f04 	str.w	r0, [r2, #4]!
 800fcc2:	3301      	adds	r3, #1
 800fcc4:	e7c5      	b.n	800fc52 <__lshift+0x4a>
 800fcc6:	3904      	subs	r1, #4
 800fcc8:	f853 2b04 	ldr.w	r2, [r3], #4
 800fccc:	f841 2f04 	str.w	r2, [r1, #4]!
 800fcd0:	459c      	cmp	ip, r3
 800fcd2:	d8f9      	bhi.n	800fcc8 <__lshift+0xc0>
 800fcd4:	e7ea      	b.n	800fcac <__lshift+0xa4>
 800fcd6:	bf00      	nop
 800fcd8:	080110cf 	.word	0x080110cf
 800fcdc:	080110e0 	.word	0x080110e0

0800fce0 <__mcmp>:
 800fce0:	b530      	push	{r4, r5, lr}
 800fce2:	6902      	ldr	r2, [r0, #16]
 800fce4:	690c      	ldr	r4, [r1, #16]
 800fce6:	1b12      	subs	r2, r2, r4
 800fce8:	d10e      	bne.n	800fd08 <__mcmp+0x28>
 800fcea:	f100 0314 	add.w	r3, r0, #20
 800fcee:	3114      	adds	r1, #20
 800fcf0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fcf4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fcf8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fcfc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fd00:	42a5      	cmp	r5, r4
 800fd02:	d003      	beq.n	800fd0c <__mcmp+0x2c>
 800fd04:	d305      	bcc.n	800fd12 <__mcmp+0x32>
 800fd06:	2201      	movs	r2, #1
 800fd08:	4610      	mov	r0, r2
 800fd0a:	bd30      	pop	{r4, r5, pc}
 800fd0c:	4283      	cmp	r3, r0
 800fd0e:	d3f3      	bcc.n	800fcf8 <__mcmp+0x18>
 800fd10:	e7fa      	b.n	800fd08 <__mcmp+0x28>
 800fd12:	f04f 32ff 	mov.w	r2, #4294967295
 800fd16:	e7f7      	b.n	800fd08 <__mcmp+0x28>

0800fd18 <__mdiff>:
 800fd18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd1c:	460c      	mov	r4, r1
 800fd1e:	4606      	mov	r6, r0
 800fd20:	4611      	mov	r1, r2
 800fd22:	4620      	mov	r0, r4
 800fd24:	4617      	mov	r7, r2
 800fd26:	f7ff ffdb 	bl	800fce0 <__mcmp>
 800fd2a:	1e05      	subs	r5, r0, #0
 800fd2c:	d110      	bne.n	800fd50 <__mdiff+0x38>
 800fd2e:	4629      	mov	r1, r5
 800fd30:	4630      	mov	r0, r6
 800fd32:	f7ff fd57 	bl	800f7e4 <_Balloc>
 800fd36:	b930      	cbnz	r0, 800fd46 <__mdiff+0x2e>
 800fd38:	4b39      	ldr	r3, [pc, #228]	; (800fe20 <__mdiff+0x108>)
 800fd3a:	4602      	mov	r2, r0
 800fd3c:	f240 2132 	movw	r1, #562	; 0x232
 800fd40:	4838      	ldr	r0, [pc, #224]	; (800fe24 <__mdiff+0x10c>)
 800fd42:	f000 faf3 	bl	801032c <__assert_func>
 800fd46:	2301      	movs	r3, #1
 800fd48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fd4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd50:	bfa4      	itt	ge
 800fd52:	463b      	movge	r3, r7
 800fd54:	4627      	movge	r7, r4
 800fd56:	4630      	mov	r0, r6
 800fd58:	6879      	ldr	r1, [r7, #4]
 800fd5a:	bfa6      	itte	ge
 800fd5c:	461c      	movge	r4, r3
 800fd5e:	2500      	movge	r5, #0
 800fd60:	2501      	movlt	r5, #1
 800fd62:	f7ff fd3f 	bl	800f7e4 <_Balloc>
 800fd66:	b920      	cbnz	r0, 800fd72 <__mdiff+0x5a>
 800fd68:	4b2d      	ldr	r3, [pc, #180]	; (800fe20 <__mdiff+0x108>)
 800fd6a:	4602      	mov	r2, r0
 800fd6c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800fd70:	e7e6      	b.n	800fd40 <__mdiff+0x28>
 800fd72:	693e      	ldr	r6, [r7, #16]
 800fd74:	60c5      	str	r5, [r0, #12]
 800fd76:	6925      	ldr	r5, [r4, #16]
 800fd78:	f107 0114 	add.w	r1, r7, #20
 800fd7c:	f104 0914 	add.w	r9, r4, #20
 800fd80:	f100 0e14 	add.w	lr, r0, #20
 800fd84:	f107 0210 	add.w	r2, r7, #16
 800fd88:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800fd8c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800fd90:	46f2      	mov	sl, lr
 800fd92:	2700      	movs	r7, #0
 800fd94:	f859 3b04 	ldr.w	r3, [r9], #4
 800fd98:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fd9c:	fa1f f883 	uxth.w	r8, r3
 800fda0:	fa17 f78b 	uxtah	r7, r7, fp
 800fda4:	0c1b      	lsrs	r3, r3, #16
 800fda6:	eba7 0808 	sub.w	r8, r7, r8
 800fdaa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fdae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fdb2:	fa1f f888 	uxth.w	r8, r8
 800fdb6:	141f      	asrs	r7, r3, #16
 800fdb8:	454d      	cmp	r5, r9
 800fdba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fdbe:	f84a 3b04 	str.w	r3, [sl], #4
 800fdc2:	d8e7      	bhi.n	800fd94 <__mdiff+0x7c>
 800fdc4:	1b2b      	subs	r3, r5, r4
 800fdc6:	3b15      	subs	r3, #21
 800fdc8:	f023 0303 	bic.w	r3, r3, #3
 800fdcc:	3304      	adds	r3, #4
 800fdce:	3415      	adds	r4, #21
 800fdd0:	42a5      	cmp	r5, r4
 800fdd2:	bf38      	it	cc
 800fdd4:	2304      	movcc	r3, #4
 800fdd6:	4419      	add	r1, r3
 800fdd8:	4473      	add	r3, lr
 800fdda:	469e      	mov	lr, r3
 800fddc:	460d      	mov	r5, r1
 800fdde:	4565      	cmp	r5, ip
 800fde0:	d30e      	bcc.n	800fe00 <__mdiff+0xe8>
 800fde2:	f10c 0203 	add.w	r2, ip, #3
 800fde6:	1a52      	subs	r2, r2, r1
 800fde8:	f022 0203 	bic.w	r2, r2, #3
 800fdec:	3903      	subs	r1, #3
 800fdee:	458c      	cmp	ip, r1
 800fdf0:	bf38      	it	cc
 800fdf2:	2200      	movcc	r2, #0
 800fdf4:	441a      	add	r2, r3
 800fdf6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fdfa:	b17b      	cbz	r3, 800fe1c <__mdiff+0x104>
 800fdfc:	6106      	str	r6, [r0, #16]
 800fdfe:	e7a5      	b.n	800fd4c <__mdiff+0x34>
 800fe00:	f855 8b04 	ldr.w	r8, [r5], #4
 800fe04:	fa17 f488 	uxtah	r4, r7, r8
 800fe08:	1422      	asrs	r2, r4, #16
 800fe0a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800fe0e:	b2a4      	uxth	r4, r4
 800fe10:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800fe14:	f84e 4b04 	str.w	r4, [lr], #4
 800fe18:	1417      	asrs	r7, r2, #16
 800fe1a:	e7e0      	b.n	800fdde <__mdiff+0xc6>
 800fe1c:	3e01      	subs	r6, #1
 800fe1e:	e7ea      	b.n	800fdf6 <__mdiff+0xde>
 800fe20:	080110cf 	.word	0x080110cf
 800fe24:	080110e0 	.word	0x080110e0

0800fe28 <__d2b>:
 800fe28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fe2c:	4689      	mov	r9, r1
 800fe2e:	2101      	movs	r1, #1
 800fe30:	ec57 6b10 	vmov	r6, r7, d0
 800fe34:	4690      	mov	r8, r2
 800fe36:	f7ff fcd5 	bl	800f7e4 <_Balloc>
 800fe3a:	4604      	mov	r4, r0
 800fe3c:	b930      	cbnz	r0, 800fe4c <__d2b+0x24>
 800fe3e:	4602      	mov	r2, r0
 800fe40:	4b25      	ldr	r3, [pc, #148]	; (800fed8 <__d2b+0xb0>)
 800fe42:	4826      	ldr	r0, [pc, #152]	; (800fedc <__d2b+0xb4>)
 800fe44:	f240 310a 	movw	r1, #778	; 0x30a
 800fe48:	f000 fa70 	bl	801032c <__assert_func>
 800fe4c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fe50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fe54:	bb35      	cbnz	r5, 800fea4 <__d2b+0x7c>
 800fe56:	2e00      	cmp	r6, #0
 800fe58:	9301      	str	r3, [sp, #4]
 800fe5a:	d028      	beq.n	800feae <__d2b+0x86>
 800fe5c:	4668      	mov	r0, sp
 800fe5e:	9600      	str	r6, [sp, #0]
 800fe60:	f7ff fd8c 	bl	800f97c <__lo0bits>
 800fe64:	9900      	ldr	r1, [sp, #0]
 800fe66:	b300      	cbz	r0, 800feaa <__d2b+0x82>
 800fe68:	9a01      	ldr	r2, [sp, #4]
 800fe6a:	f1c0 0320 	rsb	r3, r0, #32
 800fe6e:	fa02 f303 	lsl.w	r3, r2, r3
 800fe72:	430b      	orrs	r3, r1
 800fe74:	40c2      	lsrs	r2, r0
 800fe76:	6163      	str	r3, [r4, #20]
 800fe78:	9201      	str	r2, [sp, #4]
 800fe7a:	9b01      	ldr	r3, [sp, #4]
 800fe7c:	61a3      	str	r3, [r4, #24]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	bf14      	ite	ne
 800fe82:	2202      	movne	r2, #2
 800fe84:	2201      	moveq	r2, #1
 800fe86:	6122      	str	r2, [r4, #16]
 800fe88:	b1d5      	cbz	r5, 800fec0 <__d2b+0x98>
 800fe8a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fe8e:	4405      	add	r5, r0
 800fe90:	f8c9 5000 	str.w	r5, [r9]
 800fe94:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fe98:	f8c8 0000 	str.w	r0, [r8]
 800fe9c:	4620      	mov	r0, r4
 800fe9e:	b003      	add	sp, #12
 800fea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fea4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fea8:	e7d5      	b.n	800fe56 <__d2b+0x2e>
 800feaa:	6161      	str	r1, [r4, #20]
 800feac:	e7e5      	b.n	800fe7a <__d2b+0x52>
 800feae:	a801      	add	r0, sp, #4
 800feb0:	f7ff fd64 	bl	800f97c <__lo0bits>
 800feb4:	9b01      	ldr	r3, [sp, #4]
 800feb6:	6163      	str	r3, [r4, #20]
 800feb8:	2201      	movs	r2, #1
 800feba:	6122      	str	r2, [r4, #16]
 800febc:	3020      	adds	r0, #32
 800febe:	e7e3      	b.n	800fe88 <__d2b+0x60>
 800fec0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fec4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fec8:	f8c9 0000 	str.w	r0, [r9]
 800fecc:	6918      	ldr	r0, [r3, #16]
 800fece:	f7ff fd35 	bl	800f93c <__hi0bits>
 800fed2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fed6:	e7df      	b.n	800fe98 <__d2b+0x70>
 800fed8:	080110cf 	.word	0x080110cf
 800fedc:	080110e0 	.word	0x080110e0

0800fee0 <_calloc_r>:
 800fee0:	b513      	push	{r0, r1, r4, lr}
 800fee2:	434a      	muls	r2, r1
 800fee4:	4611      	mov	r1, r2
 800fee6:	9201      	str	r2, [sp, #4]
 800fee8:	f000 f85a 	bl	800ffa0 <_malloc_r>
 800feec:	4604      	mov	r4, r0
 800feee:	b118      	cbz	r0, 800fef8 <_calloc_r+0x18>
 800fef0:	9a01      	ldr	r2, [sp, #4]
 800fef2:	2100      	movs	r1, #0
 800fef4:	f7fe f950 	bl	800e198 <memset>
 800fef8:	4620      	mov	r0, r4
 800fefa:	b002      	add	sp, #8
 800fefc:	bd10      	pop	{r4, pc}
	...

0800ff00 <_free_r>:
 800ff00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ff02:	2900      	cmp	r1, #0
 800ff04:	d048      	beq.n	800ff98 <_free_r+0x98>
 800ff06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff0a:	9001      	str	r0, [sp, #4]
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	f1a1 0404 	sub.w	r4, r1, #4
 800ff12:	bfb8      	it	lt
 800ff14:	18e4      	addlt	r4, r4, r3
 800ff16:	f000 fa65 	bl	80103e4 <__malloc_lock>
 800ff1a:	4a20      	ldr	r2, [pc, #128]	; (800ff9c <_free_r+0x9c>)
 800ff1c:	9801      	ldr	r0, [sp, #4]
 800ff1e:	6813      	ldr	r3, [r2, #0]
 800ff20:	4615      	mov	r5, r2
 800ff22:	b933      	cbnz	r3, 800ff32 <_free_r+0x32>
 800ff24:	6063      	str	r3, [r4, #4]
 800ff26:	6014      	str	r4, [r2, #0]
 800ff28:	b003      	add	sp, #12
 800ff2a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ff2e:	f000 ba5f 	b.w	80103f0 <__malloc_unlock>
 800ff32:	42a3      	cmp	r3, r4
 800ff34:	d90b      	bls.n	800ff4e <_free_r+0x4e>
 800ff36:	6821      	ldr	r1, [r4, #0]
 800ff38:	1862      	adds	r2, r4, r1
 800ff3a:	4293      	cmp	r3, r2
 800ff3c:	bf04      	itt	eq
 800ff3e:	681a      	ldreq	r2, [r3, #0]
 800ff40:	685b      	ldreq	r3, [r3, #4]
 800ff42:	6063      	str	r3, [r4, #4]
 800ff44:	bf04      	itt	eq
 800ff46:	1852      	addeq	r2, r2, r1
 800ff48:	6022      	streq	r2, [r4, #0]
 800ff4a:	602c      	str	r4, [r5, #0]
 800ff4c:	e7ec      	b.n	800ff28 <_free_r+0x28>
 800ff4e:	461a      	mov	r2, r3
 800ff50:	685b      	ldr	r3, [r3, #4]
 800ff52:	b10b      	cbz	r3, 800ff58 <_free_r+0x58>
 800ff54:	42a3      	cmp	r3, r4
 800ff56:	d9fa      	bls.n	800ff4e <_free_r+0x4e>
 800ff58:	6811      	ldr	r1, [r2, #0]
 800ff5a:	1855      	adds	r5, r2, r1
 800ff5c:	42a5      	cmp	r5, r4
 800ff5e:	d10b      	bne.n	800ff78 <_free_r+0x78>
 800ff60:	6824      	ldr	r4, [r4, #0]
 800ff62:	4421      	add	r1, r4
 800ff64:	1854      	adds	r4, r2, r1
 800ff66:	42a3      	cmp	r3, r4
 800ff68:	6011      	str	r1, [r2, #0]
 800ff6a:	d1dd      	bne.n	800ff28 <_free_r+0x28>
 800ff6c:	681c      	ldr	r4, [r3, #0]
 800ff6e:	685b      	ldr	r3, [r3, #4]
 800ff70:	6053      	str	r3, [r2, #4]
 800ff72:	4421      	add	r1, r4
 800ff74:	6011      	str	r1, [r2, #0]
 800ff76:	e7d7      	b.n	800ff28 <_free_r+0x28>
 800ff78:	d902      	bls.n	800ff80 <_free_r+0x80>
 800ff7a:	230c      	movs	r3, #12
 800ff7c:	6003      	str	r3, [r0, #0]
 800ff7e:	e7d3      	b.n	800ff28 <_free_r+0x28>
 800ff80:	6825      	ldr	r5, [r4, #0]
 800ff82:	1961      	adds	r1, r4, r5
 800ff84:	428b      	cmp	r3, r1
 800ff86:	bf04      	itt	eq
 800ff88:	6819      	ldreq	r1, [r3, #0]
 800ff8a:	685b      	ldreq	r3, [r3, #4]
 800ff8c:	6063      	str	r3, [r4, #4]
 800ff8e:	bf04      	itt	eq
 800ff90:	1949      	addeq	r1, r1, r5
 800ff92:	6021      	streq	r1, [r4, #0]
 800ff94:	6054      	str	r4, [r2, #4]
 800ff96:	e7c7      	b.n	800ff28 <_free_r+0x28>
 800ff98:	b003      	add	sp, #12
 800ff9a:	bd30      	pop	{r4, r5, pc}
 800ff9c:	20000a20 	.word	0x20000a20

0800ffa0 <_malloc_r>:
 800ffa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffa2:	1ccd      	adds	r5, r1, #3
 800ffa4:	f025 0503 	bic.w	r5, r5, #3
 800ffa8:	3508      	adds	r5, #8
 800ffaa:	2d0c      	cmp	r5, #12
 800ffac:	bf38      	it	cc
 800ffae:	250c      	movcc	r5, #12
 800ffb0:	2d00      	cmp	r5, #0
 800ffb2:	4606      	mov	r6, r0
 800ffb4:	db01      	blt.n	800ffba <_malloc_r+0x1a>
 800ffb6:	42a9      	cmp	r1, r5
 800ffb8:	d903      	bls.n	800ffc2 <_malloc_r+0x22>
 800ffba:	230c      	movs	r3, #12
 800ffbc:	6033      	str	r3, [r6, #0]
 800ffbe:	2000      	movs	r0, #0
 800ffc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffc2:	f000 fa0f 	bl	80103e4 <__malloc_lock>
 800ffc6:	4921      	ldr	r1, [pc, #132]	; (801004c <_malloc_r+0xac>)
 800ffc8:	680a      	ldr	r2, [r1, #0]
 800ffca:	4614      	mov	r4, r2
 800ffcc:	b99c      	cbnz	r4, 800fff6 <_malloc_r+0x56>
 800ffce:	4f20      	ldr	r7, [pc, #128]	; (8010050 <_malloc_r+0xb0>)
 800ffd0:	683b      	ldr	r3, [r7, #0]
 800ffd2:	b923      	cbnz	r3, 800ffde <_malloc_r+0x3e>
 800ffd4:	4621      	mov	r1, r4
 800ffd6:	4630      	mov	r0, r6
 800ffd8:	f000 f998 	bl	801030c <_sbrk_r>
 800ffdc:	6038      	str	r0, [r7, #0]
 800ffde:	4629      	mov	r1, r5
 800ffe0:	4630      	mov	r0, r6
 800ffe2:	f000 f993 	bl	801030c <_sbrk_r>
 800ffe6:	1c43      	adds	r3, r0, #1
 800ffe8:	d123      	bne.n	8010032 <_malloc_r+0x92>
 800ffea:	230c      	movs	r3, #12
 800ffec:	6033      	str	r3, [r6, #0]
 800ffee:	4630      	mov	r0, r6
 800fff0:	f000 f9fe 	bl	80103f0 <__malloc_unlock>
 800fff4:	e7e3      	b.n	800ffbe <_malloc_r+0x1e>
 800fff6:	6823      	ldr	r3, [r4, #0]
 800fff8:	1b5b      	subs	r3, r3, r5
 800fffa:	d417      	bmi.n	801002c <_malloc_r+0x8c>
 800fffc:	2b0b      	cmp	r3, #11
 800fffe:	d903      	bls.n	8010008 <_malloc_r+0x68>
 8010000:	6023      	str	r3, [r4, #0]
 8010002:	441c      	add	r4, r3
 8010004:	6025      	str	r5, [r4, #0]
 8010006:	e004      	b.n	8010012 <_malloc_r+0x72>
 8010008:	6863      	ldr	r3, [r4, #4]
 801000a:	42a2      	cmp	r2, r4
 801000c:	bf0c      	ite	eq
 801000e:	600b      	streq	r3, [r1, #0]
 8010010:	6053      	strne	r3, [r2, #4]
 8010012:	4630      	mov	r0, r6
 8010014:	f000 f9ec 	bl	80103f0 <__malloc_unlock>
 8010018:	f104 000b 	add.w	r0, r4, #11
 801001c:	1d23      	adds	r3, r4, #4
 801001e:	f020 0007 	bic.w	r0, r0, #7
 8010022:	1ac2      	subs	r2, r0, r3
 8010024:	d0cc      	beq.n	800ffc0 <_malloc_r+0x20>
 8010026:	1a1b      	subs	r3, r3, r0
 8010028:	50a3      	str	r3, [r4, r2]
 801002a:	e7c9      	b.n	800ffc0 <_malloc_r+0x20>
 801002c:	4622      	mov	r2, r4
 801002e:	6864      	ldr	r4, [r4, #4]
 8010030:	e7cc      	b.n	800ffcc <_malloc_r+0x2c>
 8010032:	1cc4      	adds	r4, r0, #3
 8010034:	f024 0403 	bic.w	r4, r4, #3
 8010038:	42a0      	cmp	r0, r4
 801003a:	d0e3      	beq.n	8010004 <_malloc_r+0x64>
 801003c:	1a21      	subs	r1, r4, r0
 801003e:	4630      	mov	r0, r6
 8010040:	f000 f964 	bl	801030c <_sbrk_r>
 8010044:	3001      	adds	r0, #1
 8010046:	d1dd      	bne.n	8010004 <_malloc_r+0x64>
 8010048:	e7cf      	b.n	800ffea <_malloc_r+0x4a>
 801004a:	bf00      	nop
 801004c:	20000a20 	.word	0x20000a20
 8010050:	20000a24 	.word	0x20000a24

08010054 <__ssputs_r>:
 8010054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010058:	688e      	ldr	r6, [r1, #8]
 801005a:	429e      	cmp	r6, r3
 801005c:	4682      	mov	sl, r0
 801005e:	460c      	mov	r4, r1
 8010060:	4690      	mov	r8, r2
 8010062:	461f      	mov	r7, r3
 8010064:	d838      	bhi.n	80100d8 <__ssputs_r+0x84>
 8010066:	898a      	ldrh	r2, [r1, #12]
 8010068:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801006c:	d032      	beq.n	80100d4 <__ssputs_r+0x80>
 801006e:	6825      	ldr	r5, [r4, #0]
 8010070:	6909      	ldr	r1, [r1, #16]
 8010072:	eba5 0901 	sub.w	r9, r5, r1
 8010076:	6965      	ldr	r5, [r4, #20]
 8010078:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801007c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010080:	3301      	adds	r3, #1
 8010082:	444b      	add	r3, r9
 8010084:	106d      	asrs	r5, r5, #1
 8010086:	429d      	cmp	r5, r3
 8010088:	bf38      	it	cc
 801008a:	461d      	movcc	r5, r3
 801008c:	0553      	lsls	r3, r2, #21
 801008e:	d531      	bpl.n	80100f4 <__ssputs_r+0xa0>
 8010090:	4629      	mov	r1, r5
 8010092:	f7ff ff85 	bl	800ffa0 <_malloc_r>
 8010096:	4606      	mov	r6, r0
 8010098:	b950      	cbnz	r0, 80100b0 <__ssputs_r+0x5c>
 801009a:	230c      	movs	r3, #12
 801009c:	f8ca 3000 	str.w	r3, [sl]
 80100a0:	89a3      	ldrh	r3, [r4, #12]
 80100a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100a6:	81a3      	strh	r3, [r4, #12]
 80100a8:	f04f 30ff 	mov.w	r0, #4294967295
 80100ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100b0:	6921      	ldr	r1, [r4, #16]
 80100b2:	464a      	mov	r2, r9
 80100b4:	f7ff fb88 	bl	800f7c8 <memcpy>
 80100b8:	89a3      	ldrh	r3, [r4, #12]
 80100ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80100be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80100c2:	81a3      	strh	r3, [r4, #12]
 80100c4:	6126      	str	r6, [r4, #16]
 80100c6:	6165      	str	r5, [r4, #20]
 80100c8:	444e      	add	r6, r9
 80100ca:	eba5 0509 	sub.w	r5, r5, r9
 80100ce:	6026      	str	r6, [r4, #0]
 80100d0:	60a5      	str	r5, [r4, #8]
 80100d2:	463e      	mov	r6, r7
 80100d4:	42be      	cmp	r6, r7
 80100d6:	d900      	bls.n	80100da <__ssputs_r+0x86>
 80100d8:	463e      	mov	r6, r7
 80100da:	4632      	mov	r2, r6
 80100dc:	6820      	ldr	r0, [r4, #0]
 80100de:	4641      	mov	r1, r8
 80100e0:	f000 f966 	bl	80103b0 <memmove>
 80100e4:	68a3      	ldr	r3, [r4, #8]
 80100e6:	6822      	ldr	r2, [r4, #0]
 80100e8:	1b9b      	subs	r3, r3, r6
 80100ea:	4432      	add	r2, r6
 80100ec:	60a3      	str	r3, [r4, #8]
 80100ee:	6022      	str	r2, [r4, #0]
 80100f0:	2000      	movs	r0, #0
 80100f2:	e7db      	b.n	80100ac <__ssputs_r+0x58>
 80100f4:	462a      	mov	r2, r5
 80100f6:	f000 f981 	bl	80103fc <_realloc_r>
 80100fa:	4606      	mov	r6, r0
 80100fc:	2800      	cmp	r0, #0
 80100fe:	d1e1      	bne.n	80100c4 <__ssputs_r+0x70>
 8010100:	6921      	ldr	r1, [r4, #16]
 8010102:	4650      	mov	r0, sl
 8010104:	f7ff fefc 	bl	800ff00 <_free_r>
 8010108:	e7c7      	b.n	801009a <__ssputs_r+0x46>
	...

0801010c <_svfiprintf_r>:
 801010c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010110:	4698      	mov	r8, r3
 8010112:	898b      	ldrh	r3, [r1, #12]
 8010114:	061b      	lsls	r3, r3, #24
 8010116:	b09d      	sub	sp, #116	; 0x74
 8010118:	4607      	mov	r7, r0
 801011a:	460d      	mov	r5, r1
 801011c:	4614      	mov	r4, r2
 801011e:	d50e      	bpl.n	801013e <_svfiprintf_r+0x32>
 8010120:	690b      	ldr	r3, [r1, #16]
 8010122:	b963      	cbnz	r3, 801013e <_svfiprintf_r+0x32>
 8010124:	2140      	movs	r1, #64	; 0x40
 8010126:	f7ff ff3b 	bl	800ffa0 <_malloc_r>
 801012a:	6028      	str	r0, [r5, #0]
 801012c:	6128      	str	r0, [r5, #16]
 801012e:	b920      	cbnz	r0, 801013a <_svfiprintf_r+0x2e>
 8010130:	230c      	movs	r3, #12
 8010132:	603b      	str	r3, [r7, #0]
 8010134:	f04f 30ff 	mov.w	r0, #4294967295
 8010138:	e0d1      	b.n	80102de <_svfiprintf_r+0x1d2>
 801013a:	2340      	movs	r3, #64	; 0x40
 801013c:	616b      	str	r3, [r5, #20]
 801013e:	2300      	movs	r3, #0
 8010140:	9309      	str	r3, [sp, #36]	; 0x24
 8010142:	2320      	movs	r3, #32
 8010144:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010148:	f8cd 800c 	str.w	r8, [sp, #12]
 801014c:	2330      	movs	r3, #48	; 0x30
 801014e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80102f8 <_svfiprintf_r+0x1ec>
 8010152:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010156:	f04f 0901 	mov.w	r9, #1
 801015a:	4623      	mov	r3, r4
 801015c:	469a      	mov	sl, r3
 801015e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010162:	b10a      	cbz	r2, 8010168 <_svfiprintf_r+0x5c>
 8010164:	2a25      	cmp	r2, #37	; 0x25
 8010166:	d1f9      	bne.n	801015c <_svfiprintf_r+0x50>
 8010168:	ebba 0b04 	subs.w	fp, sl, r4
 801016c:	d00b      	beq.n	8010186 <_svfiprintf_r+0x7a>
 801016e:	465b      	mov	r3, fp
 8010170:	4622      	mov	r2, r4
 8010172:	4629      	mov	r1, r5
 8010174:	4638      	mov	r0, r7
 8010176:	f7ff ff6d 	bl	8010054 <__ssputs_r>
 801017a:	3001      	adds	r0, #1
 801017c:	f000 80aa 	beq.w	80102d4 <_svfiprintf_r+0x1c8>
 8010180:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010182:	445a      	add	r2, fp
 8010184:	9209      	str	r2, [sp, #36]	; 0x24
 8010186:	f89a 3000 	ldrb.w	r3, [sl]
 801018a:	2b00      	cmp	r3, #0
 801018c:	f000 80a2 	beq.w	80102d4 <_svfiprintf_r+0x1c8>
 8010190:	2300      	movs	r3, #0
 8010192:	f04f 32ff 	mov.w	r2, #4294967295
 8010196:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801019a:	f10a 0a01 	add.w	sl, sl, #1
 801019e:	9304      	str	r3, [sp, #16]
 80101a0:	9307      	str	r3, [sp, #28]
 80101a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80101a6:	931a      	str	r3, [sp, #104]	; 0x68
 80101a8:	4654      	mov	r4, sl
 80101aa:	2205      	movs	r2, #5
 80101ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101b0:	4851      	ldr	r0, [pc, #324]	; (80102f8 <_svfiprintf_r+0x1ec>)
 80101b2:	f7f0 f81d 	bl	80001f0 <memchr>
 80101b6:	9a04      	ldr	r2, [sp, #16]
 80101b8:	b9d8      	cbnz	r0, 80101f2 <_svfiprintf_r+0xe6>
 80101ba:	06d0      	lsls	r0, r2, #27
 80101bc:	bf44      	itt	mi
 80101be:	2320      	movmi	r3, #32
 80101c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80101c4:	0711      	lsls	r1, r2, #28
 80101c6:	bf44      	itt	mi
 80101c8:	232b      	movmi	r3, #43	; 0x2b
 80101ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80101ce:	f89a 3000 	ldrb.w	r3, [sl]
 80101d2:	2b2a      	cmp	r3, #42	; 0x2a
 80101d4:	d015      	beq.n	8010202 <_svfiprintf_r+0xf6>
 80101d6:	9a07      	ldr	r2, [sp, #28]
 80101d8:	4654      	mov	r4, sl
 80101da:	2000      	movs	r0, #0
 80101dc:	f04f 0c0a 	mov.w	ip, #10
 80101e0:	4621      	mov	r1, r4
 80101e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101e6:	3b30      	subs	r3, #48	; 0x30
 80101e8:	2b09      	cmp	r3, #9
 80101ea:	d94e      	bls.n	801028a <_svfiprintf_r+0x17e>
 80101ec:	b1b0      	cbz	r0, 801021c <_svfiprintf_r+0x110>
 80101ee:	9207      	str	r2, [sp, #28]
 80101f0:	e014      	b.n	801021c <_svfiprintf_r+0x110>
 80101f2:	eba0 0308 	sub.w	r3, r0, r8
 80101f6:	fa09 f303 	lsl.w	r3, r9, r3
 80101fa:	4313      	orrs	r3, r2
 80101fc:	9304      	str	r3, [sp, #16]
 80101fe:	46a2      	mov	sl, r4
 8010200:	e7d2      	b.n	80101a8 <_svfiprintf_r+0x9c>
 8010202:	9b03      	ldr	r3, [sp, #12]
 8010204:	1d19      	adds	r1, r3, #4
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	9103      	str	r1, [sp, #12]
 801020a:	2b00      	cmp	r3, #0
 801020c:	bfbb      	ittet	lt
 801020e:	425b      	neglt	r3, r3
 8010210:	f042 0202 	orrlt.w	r2, r2, #2
 8010214:	9307      	strge	r3, [sp, #28]
 8010216:	9307      	strlt	r3, [sp, #28]
 8010218:	bfb8      	it	lt
 801021a:	9204      	strlt	r2, [sp, #16]
 801021c:	7823      	ldrb	r3, [r4, #0]
 801021e:	2b2e      	cmp	r3, #46	; 0x2e
 8010220:	d10c      	bne.n	801023c <_svfiprintf_r+0x130>
 8010222:	7863      	ldrb	r3, [r4, #1]
 8010224:	2b2a      	cmp	r3, #42	; 0x2a
 8010226:	d135      	bne.n	8010294 <_svfiprintf_r+0x188>
 8010228:	9b03      	ldr	r3, [sp, #12]
 801022a:	1d1a      	adds	r2, r3, #4
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	9203      	str	r2, [sp, #12]
 8010230:	2b00      	cmp	r3, #0
 8010232:	bfb8      	it	lt
 8010234:	f04f 33ff 	movlt.w	r3, #4294967295
 8010238:	3402      	adds	r4, #2
 801023a:	9305      	str	r3, [sp, #20]
 801023c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010308 <_svfiprintf_r+0x1fc>
 8010240:	7821      	ldrb	r1, [r4, #0]
 8010242:	2203      	movs	r2, #3
 8010244:	4650      	mov	r0, sl
 8010246:	f7ef ffd3 	bl	80001f0 <memchr>
 801024a:	b140      	cbz	r0, 801025e <_svfiprintf_r+0x152>
 801024c:	2340      	movs	r3, #64	; 0x40
 801024e:	eba0 000a 	sub.w	r0, r0, sl
 8010252:	fa03 f000 	lsl.w	r0, r3, r0
 8010256:	9b04      	ldr	r3, [sp, #16]
 8010258:	4303      	orrs	r3, r0
 801025a:	3401      	adds	r4, #1
 801025c:	9304      	str	r3, [sp, #16]
 801025e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010262:	4826      	ldr	r0, [pc, #152]	; (80102fc <_svfiprintf_r+0x1f0>)
 8010264:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010268:	2206      	movs	r2, #6
 801026a:	f7ef ffc1 	bl	80001f0 <memchr>
 801026e:	2800      	cmp	r0, #0
 8010270:	d038      	beq.n	80102e4 <_svfiprintf_r+0x1d8>
 8010272:	4b23      	ldr	r3, [pc, #140]	; (8010300 <_svfiprintf_r+0x1f4>)
 8010274:	bb1b      	cbnz	r3, 80102be <_svfiprintf_r+0x1b2>
 8010276:	9b03      	ldr	r3, [sp, #12]
 8010278:	3307      	adds	r3, #7
 801027a:	f023 0307 	bic.w	r3, r3, #7
 801027e:	3308      	adds	r3, #8
 8010280:	9303      	str	r3, [sp, #12]
 8010282:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010284:	4433      	add	r3, r6
 8010286:	9309      	str	r3, [sp, #36]	; 0x24
 8010288:	e767      	b.n	801015a <_svfiprintf_r+0x4e>
 801028a:	fb0c 3202 	mla	r2, ip, r2, r3
 801028e:	460c      	mov	r4, r1
 8010290:	2001      	movs	r0, #1
 8010292:	e7a5      	b.n	80101e0 <_svfiprintf_r+0xd4>
 8010294:	2300      	movs	r3, #0
 8010296:	3401      	adds	r4, #1
 8010298:	9305      	str	r3, [sp, #20]
 801029a:	4619      	mov	r1, r3
 801029c:	f04f 0c0a 	mov.w	ip, #10
 80102a0:	4620      	mov	r0, r4
 80102a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80102a6:	3a30      	subs	r2, #48	; 0x30
 80102a8:	2a09      	cmp	r2, #9
 80102aa:	d903      	bls.n	80102b4 <_svfiprintf_r+0x1a8>
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d0c5      	beq.n	801023c <_svfiprintf_r+0x130>
 80102b0:	9105      	str	r1, [sp, #20]
 80102b2:	e7c3      	b.n	801023c <_svfiprintf_r+0x130>
 80102b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80102b8:	4604      	mov	r4, r0
 80102ba:	2301      	movs	r3, #1
 80102bc:	e7f0      	b.n	80102a0 <_svfiprintf_r+0x194>
 80102be:	ab03      	add	r3, sp, #12
 80102c0:	9300      	str	r3, [sp, #0]
 80102c2:	462a      	mov	r2, r5
 80102c4:	4b0f      	ldr	r3, [pc, #60]	; (8010304 <_svfiprintf_r+0x1f8>)
 80102c6:	a904      	add	r1, sp, #16
 80102c8:	4638      	mov	r0, r7
 80102ca:	f7fe f80d 	bl	800e2e8 <_printf_float>
 80102ce:	1c42      	adds	r2, r0, #1
 80102d0:	4606      	mov	r6, r0
 80102d2:	d1d6      	bne.n	8010282 <_svfiprintf_r+0x176>
 80102d4:	89ab      	ldrh	r3, [r5, #12]
 80102d6:	065b      	lsls	r3, r3, #25
 80102d8:	f53f af2c 	bmi.w	8010134 <_svfiprintf_r+0x28>
 80102dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80102de:	b01d      	add	sp, #116	; 0x74
 80102e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102e4:	ab03      	add	r3, sp, #12
 80102e6:	9300      	str	r3, [sp, #0]
 80102e8:	462a      	mov	r2, r5
 80102ea:	4b06      	ldr	r3, [pc, #24]	; (8010304 <_svfiprintf_r+0x1f8>)
 80102ec:	a904      	add	r1, sp, #16
 80102ee:	4638      	mov	r0, r7
 80102f0:	f7fe fa9e 	bl	800e830 <_printf_i>
 80102f4:	e7eb      	b.n	80102ce <_svfiprintf_r+0x1c2>
 80102f6:	bf00      	nop
 80102f8:	0801123c 	.word	0x0801123c
 80102fc:	08011246 	.word	0x08011246
 8010300:	0800e2e9 	.word	0x0800e2e9
 8010304:	08010055 	.word	0x08010055
 8010308:	08011242 	.word	0x08011242

0801030c <_sbrk_r>:
 801030c:	b538      	push	{r3, r4, r5, lr}
 801030e:	4d06      	ldr	r5, [pc, #24]	; (8010328 <_sbrk_r+0x1c>)
 8010310:	2300      	movs	r3, #0
 8010312:	4604      	mov	r4, r0
 8010314:	4608      	mov	r0, r1
 8010316:	602b      	str	r3, [r5, #0]
 8010318:	f000 fe14 	bl	8010f44 <_sbrk>
 801031c:	1c43      	adds	r3, r0, #1
 801031e:	d102      	bne.n	8010326 <_sbrk_r+0x1a>
 8010320:	682b      	ldr	r3, [r5, #0]
 8010322:	b103      	cbz	r3, 8010326 <_sbrk_r+0x1a>
 8010324:	6023      	str	r3, [r4, #0]
 8010326:	bd38      	pop	{r3, r4, r5, pc}
 8010328:	20002600 	.word	0x20002600

0801032c <__assert_func>:
 801032c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801032e:	4614      	mov	r4, r2
 8010330:	461a      	mov	r2, r3
 8010332:	4b09      	ldr	r3, [pc, #36]	; (8010358 <__assert_func+0x2c>)
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	4605      	mov	r5, r0
 8010338:	68d8      	ldr	r0, [r3, #12]
 801033a:	b14c      	cbz	r4, 8010350 <__assert_func+0x24>
 801033c:	4b07      	ldr	r3, [pc, #28]	; (801035c <__assert_func+0x30>)
 801033e:	9100      	str	r1, [sp, #0]
 8010340:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010344:	4906      	ldr	r1, [pc, #24]	; (8010360 <__assert_func+0x34>)
 8010346:	462b      	mov	r3, r5
 8010348:	f000 f80e 	bl	8010368 <fiprintf>
 801034c:	f000 faa4 	bl	8010898 <abort>
 8010350:	4b04      	ldr	r3, [pc, #16]	; (8010364 <__assert_func+0x38>)
 8010352:	461c      	mov	r4, r3
 8010354:	e7f3      	b.n	801033e <__assert_func+0x12>
 8010356:	bf00      	nop
 8010358:	20000180 	.word	0x20000180
 801035c:	0801124d 	.word	0x0801124d
 8010360:	0801125a 	.word	0x0801125a
 8010364:	08011288 	.word	0x08011288

08010368 <fiprintf>:
 8010368:	b40e      	push	{r1, r2, r3}
 801036a:	b503      	push	{r0, r1, lr}
 801036c:	4601      	mov	r1, r0
 801036e:	ab03      	add	r3, sp, #12
 8010370:	4805      	ldr	r0, [pc, #20]	; (8010388 <fiprintf+0x20>)
 8010372:	f853 2b04 	ldr.w	r2, [r3], #4
 8010376:	6800      	ldr	r0, [r0, #0]
 8010378:	9301      	str	r3, [sp, #4]
 801037a:	f000 f88f 	bl	801049c <_vfiprintf_r>
 801037e:	b002      	add	sp, #8
 8010380:	f85d eb04 	ldr.w	lr, [sp], #4
 8010384:	b003      	add	sp, #12
 8010386:	4770      	bx	lr
 8010388:	20000180 	.word	0x20000180

0801038c <__ascii_mbtowc>:
 801038c:	b082      	sub	sp, #8
 801038e:	b901      	cbnz	r1, 8010392 <__ascii_mbtowc+0x6>
 8010390:	a901      	add	r1, sp, #4
 8010392:	b142      	cbz	r2, 80103a6 <__ascii_mbtowc+0x1a>
 8010394:	b14b      	cbz	r3, 80103aa <__ascii_mbtowc+0x1e>
 8010396:	7813      	ldrb	r3, [r2, #0]
 8010398:	600b      	str	r3, [r1, #0]
 801039a:	7812      	ldrb	r2, [r2, #0]
 801039c:	1e10      	subs	r0, r2, #0
 801039e:	bf18      	it	ne
 80103a0:	2001      	movne	r0, #1
 80103a2:	b002      	add	sp, #8
 80103a4:	4770      	bx	lr
 80103a6:	4610      	mov	r0, r2
 80103a8:	e7fb      	b.n	80103a2 <__ascii_mbtowc+0x16>
 80103aa:	f06f 0001 	mvn.w	r0, #1
 80103ae:	e7f8      	b.n	80103a2 <__ascii_mbtowc+0x16>

080103b0 <memmove>:
 80103b0:	4288      	cmp	r0, r1
 80103b2:	b510      	push	{r4, lr}
 80103b4:	eb01 0402 	add.w	r4, r1, r2
 80103b8:	d902      	bls.n	80103c0 <memmove+0x10>
 80103ba:	4284      	cmp	r4, r0
 80103bc:	4623      	mov	r3, r4
 80103be:	d807      	bhi.n	80103d0 <memmove+0x20>
 80103c0:	1e43      	subs	r3, r0, #1
 80103c2:	42a1      	cmp	r1, r4
 80103c4:	d008      	beq.n	80103d8 <memmove+0x28>
 80103c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80103ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80103ce:	e7f8      	b.n	80103c2 <memmove+0x12>
 80103d0:	4402      	add	r2, r0
 80103d2:	4601      	mov	r1, r0
 80103d4:	428a      	cmp	r2, r1
 80103d6:	d100      	bne.n	80103da <memmove+0x2a>
 80103d8:	bd10      	pop	{r4, pc}
 80103da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80103de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80103e2:	e7f7      	b.n	80103d4 <memmove+0x24>

080103e4 <__malloc_lock>:
 80103e4:	4801      	ldr	r0, [pc, #4]	; (80103ec <__malloc_lock+0x8>)
 80103e6:	f000 bc17 	b.w	8010c18 <__retarget_lock_acquire_recursive>
 80103ea:	bf00      	nop
 80103ec:	20002608 	.word	0x20002608

080103f0 <__malloc_unlock>:
 80103f0:	4801      	ldr	r0, [pc, #4]	; (80103f8 <__malloc_unlock+0x8>)
 80103f2:	f000 bc12 	b.w	8010c1a <__retarget_lock_release_recursive>
 80103f6:	bf00      	nop
 80103f8:	20002608 	.word	0x20002608

080103fc <_realloc_r>:
 80103fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103fe:	4607      	mov	r7, r0
 8010400:	4614      	mov	r4, r2
 8010402:	460e      	mov	r6, r1
 8010404:	b921      	cbnz	r1, 8010410 <_realloc_r+0x14>
 8010406:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801040a:	4611      	mov	r1, r2
 801040c:	f7ff bdc8 	b.w	800ffa0 <_malloc_r>
 8010410:	b922      	cbnz	r2, 801041c <_realloc_r+0x20>
 8010412:	f7ff fd75 	bl	800ff00 <_free_r>
 8010416:	4625      	mov	r5, r4
 8010418:	4628      	mov	r0, r5
 801041a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801041c:	f000 fc62 	bl	8010ce4 <_malloc_usable_size_r>
 8010420:	42a0      	cmp	r0, r4
 8010422:	d20f      	bcs.n	8010444 <_realloc_r+0x48>
 8010424:	4621      	mov	r1, r4
 8010426:	4638      	mov	r0, r7
 8010428:	f7ff fdba 	bl	800ffa0 <_malloc_r>
 801042c:	4605      	mov	r5, r0
 801042e:	2800      	cmp	r0, #0
 8010430:	d0f2      	beq.n	8010418 <_realloc_r+0x1c>
 8010432:	4631      	mov	r1, r6
 8010434:	4622      	mov	r2, r4
 8010436:	f7ff f9c7 	bl	800f7c8 <memcpy>
 801043a:	4631      	mov	r1, r6
 801043c:	4638      	mov	r0, r7
 801043e:	f7ff fd5f 	bl	800ff00 <_free_r>
 8010442:	e7e9      	b.n	8010418 <_realloc_r+0x1c>
 8010444:	4635      	mov	r5, r6
 8010446:	e7e7      	b.n	8010418 <_realloc_r+0x1c>

08010448 <__sfputc_r>:
 8010448:	6893      	ldr	r3, [r2, #8]
 801044a:	3b01      	subs	r3, #1
 801044c:	2b00      	cmp	r3, #0
 801044e:	b410      	push	{r4}
 8010450:	6093      	str	r3, [r2, #8]
 8010452:	da08      	bge.n	8010466 <__sfputc_r+0x1e>
 8010454:	6994      	ldr	r4, [r2, #24]
 8010456:	42a3      	cmp	r3, r4
 8010458:	db01      	blt.n	801045e <__sfputc_r+0x16>
 801045a:	290a      	cmp	r1, #10
 801045c:	d103      	bne.n	8010466 <__sfputc_r+0x1e>
 801045e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010462:	f000 b94b 	b.w	80106fc <__swbuf_r>
 8010466:	6813      	ldr	r3, [r2, #0]
 8010468:	1c58      	adds	r0, r3, #1
 801046a:	6010      	str	r0, [r2, #0]
 801046c:	7019      	strb	r1, [r3, #0]
 801046e:	4608      	mov	r0, r1
 8010470:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010474:	4770      	bx	lr

08010476 <__sfputs_r>:
 8010476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010478:	4606      	mov	r6, r0
 801047a:	460f      	mov	r7, r1
 801047c:	4614      	mov	r4, r2
 801047e:	18d5      	adds	r5, r2, r3
 8010480:	42ac      	cmp	r4, r5
 8010482:	d101      	bne.n	8010488 <__sfputs_r+0x12>
 8010484:	2000      	movs	r0, #0
 8010486:	e007      	b.n	8010498 <__sfputs_r+0x22>
 8010488:	f814 1b01 	ldrb.w	r1, [r4], #1
 801048c:	463a      	mov	r2, r7
 801048e:	4630      	mov	r0, r6
 8010490:	f7ff ffda 	bl	8010448 <__sfputc_r>
 8010494:	1c43      	adds	r3, r0, #1
 8010496:	d1f3      	bne.n	8010480 <__sfputs_r+0xa>
 8010498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801049c <_vfiprintf_r>:
 801049c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104a0:	460d      	mov	r5, r1
 80104a2:	b09d      	sub	sp, #116	; 0x74
 80104a4:	4614      	mov	r4, r2
 80104a6:	4698      	mov	r8, r3
 80104a8:	4606      	mov	r6, r0
 80104aa:	b118      	cbz	r0, 80104b4 <_vfiprintf_r+0x18>
 80104ac:	6983      	ldr	r3, [r0, #24]
 80104ae:	b90b      	cbnz	r3, 80104b4 <_vfiprintf_r+0x18>
 80104b0:	f000 fb14 	bl	8010adc <__sinit>
 80104b4:	4b89      	ldr	r3, [pc, #548]	; (80106dc <_vfiprintf_r+0x240>)
 80104b6:	429d      	cmp	r5, r3
 80104b8:	d11b      	bne.n	80104f2 <_vfiprintf_r+0x56>
 80104ba:	6875      	ldr	r5, [r6, #4]
 80104bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80104be:	07d9      	lsls	r1, r3, #31
 80104c0:	d405      	bmi.n	80104ce <_vfiprintf_r+0x32>
 80104c2:	89ab      	ldrh	r3, [r5, #12]
 80104c4:	059a      	lsls	r2, r3, #22
 80104c6:	d402      	bmi.n	80104ce <_vfiprintf_r+0x32>
 80104c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80104ca:	f000 fba5 	bl	8010c18 <__retarget_lock_acquire_recursive>
 80104ce:	89ab      	ldrh	r3, [r5, #12]
 80104d0:	071b      	lsls	r3, r3, #28
 80104d2:	d501      	bpl.n	80104d8 <_vfiprintf_r+0x3c>
 80104d4:	692b      	ldr	r3, [r5, #16]
 80104d6:	b9eb      	cbnz	r3, 8010514 <_vfiprintf_r+0x78>
 80104d8:	4629      	mov	r1, r5
 80104da:	4630      	mov	r0, r6
 80104dc:	f000 f96e 	bl	80107bc <__swsetup_r>
 80104e0:	b1c0      	cbz	r0, 8010514 <_vfiprintf_r+0x78>
 80104e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80104e4:	07dc      	lsls	r4, r3, #31
 80104e6:	d50e      	bpl.n	8010506 <_vfiprintf_r+0x6a>
 80104e8:	f04f 30ff 	mov.w	r0, #4294967295
 80104ec:	b01d      	add	sp, #116	; 0x74
 80104ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104f2:	4b7b      	ldr	r3, [pc, #492]	; (80106e0 <_vfiprintf_r+0x244>)
 80104f4:	429d      	cmp	r5, r3
 80104f6:	d101      	bne.n	80104fc <_vfiprintf_r+0x60>
 80104f8:	68b5      	ldr	r5, [r6, #8]
 80104fa:	e7df      	b.n	80104bc <_vfiprintf_r+0x20>
 80104fc:	4b79      	ldr	r3, [pc, #484]	; (80106e4 <_vfiprintf_r+0x248>)
 80104fe:	429d      	cmp	r5, r3
 8010500:	bf08      	it	eq
 8010502:	68f5      	ldreq	r5, [r6, #12]
 8010504:	e7da      	b.n	80104bc <_vfiprintf_r+0x20>
 8010506:	89ab      	ldrh	r3, [r5, #12]
 8010508:	0598      	lsls	r0, r3, #22
 801050a:	d4ed      	bmi.n	80104e8 <_vfiprintf_r+0x4c>
 801050c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801050e:	f000 fb84 	bl	8010c1a <__retarget_lock_release_recursive>
 8010512:	e7e9      	b.n	80104e8 <_vfiprintf_r+0x4c>
 8010514:	2300      	movs	r3, #0
 8010516:	9309      	str	r3, [sp, #36]	; 0x24
 8010518:	2320      	movs	r3, #32
 801051a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801051e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010522:	2330      	movs	r3, #48	; 0x30
 8010524:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80106e8 <_vfiprintf_r+0x24c>
 8010528:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801052c:	f04f 0901 	mov.w	r9, #1
 8010530:	4623      	mov	r3, r4
 8010532:	469a      	mov	sl, r3
 8010534:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010538:	b10a      	cbz	r2, 801053e <_vfiprintf_r+0xa2>
 801053a:	2a25      	cmp	r2, #37	; 0x25
 801053c:	d1f9      	bne.n	8010532 <_vfiprintf_r+0x96>
 801053e:	ebba 0b04 	subs.w	fp, sl, r4
 8010542:	d00b      	beq.n	801055c <_vfiprintf_r+0xc0>
 8010544:	465b      	mov	r3, fp
 8010546:	4622      	mov	r2, r4
 8010548:	4629      	mov	r1, r5
 801054a:	4630      	mov	r0, r6
 801054c:	f7ff ff93 	bl	8010476 <__sfputs_r>
 8010550:	3001      	adds	r0, #1
 8010552:	f000 80aa 	beq.w	80106aa <_vfiprintf_r+0x20e>
 8010556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010558:	445a      	add	r2, fp
 801055a:	9209      	str	r2, [sp, #36]	; 0x24
 801055c:	f89a 3000 	ldrb.w	r3, [sl]
 8010560:	2b00      	cmp	r3, #0
 8010562:	f000 80a2 	beq.w	80106aa <_vfiprintf_r+0x20e>
 8010566:	2300      	movs	r3, #0
 8010568:	f04f 32ff 	mov.w	r2, #4294967295
 801056c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010570:	f10a 0a01 	add.w	sl, sl, #1
 8010574:	9304      	str	r3, [sp, #16]
 8010576:	9307      	str	r3, [sp, #28]
 8010578:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801057c:	931a      	str	r3, [sp, #104]	; 0x68
 801057e:	4654      	mov	r4, sl
 8010580:	2205      	movs	r2, #5
 8010582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010586:	4858      	ldr	r0, [pc, #352]	; (80106e8 <_vfiprintf_r+0x24c>)
 8010588:	f7ef fe32 	bl	80001f0 <memchr>
 801058c:	9a04      	ldr	r2, [sp, #16]
 801058e:	b9d8      	cbnz	r0, 80105c8 <_vfiprintf_r+0x12c>
 8010590:	06d1      	lsls	r1, r2, #27
 8010592:	bf44      	itt	mi
 8010594:	2320      	movmi	r3, #32
 8010596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801059a:	0713      	lsls	r3, r2, #28
 801059c:	bf44      	itt	mi
 801059e:	232b      	movmi	r3, #43	; 0x2b
 80105a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80105a4:	f89a 3000 	ldrb.w	r3, [sl]
 80105a8:	2b2a      	cmp	r3, #42	; 0x2a
 80105aa:	d015      	beq.n	80105d8 <_vfiprintf_r+0x13c>
 80105ac:	9a07      	ldr	r2, [sp, #28]
 80105ae:	4654      	mov	r4, sl
 80105b0:	2000      	movs	r0, #0
 80105b2:	f04f 0c0a 	mov.w	ip, #10
 80105b6:	4621      	mov	r1, r4
 80105b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80105bc:	3b30      	subs	r3, #48	; 0x30
 80105be:	2b09      	cmp	r3, #9
 80105c0:	d94e      	bls.n	8010660 <_vfiprintf_r+0x1c4>
 80105c2:	b1b0      	cbz	r0, 80105f2 <_vfiprintf_r+0x156>
 80105c4:	9207      	str	r2, [sp, #28]
 80105c6:	e014      	b.n	80105f2 <_vfiprintf_r+0x156>
 80105c8:	eba0 0308 	sub.w	r3, r0, r8
 80105cc:	fa09 f303 	lsl.w	r3, r9, r3
 80105d0:	4313      	orrs	r3, r2
 80105d2:	9304      	str	r3, [sp, #16]
 80105d4:	46a2      	mov	sl, r4
 80105d6:	e7d2      	b.n	801057e <_vfiprintf_r+0xe2>
 80105d8:	9b03      	ldr	r3, [sp, #12]
 80105da:	1d19      	adds	r1, r3, #4
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	9103      	str	r1, [sp, #12]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	bfbb      	ittet	lt
 80105e4:	425b      	neglt	r3, r3
 80105e6:	f042 0202 	orrlt.w	r2, r2, #2
 80105ea:	9307      	strge	r3, [sp, #28]
 80105ec:	9307      	strlt	r3, [sp, #28]
 80105ee:	bfb8      	it	lt
 80105f0:	9204      	strlt	r2, [sp, #16]
 80105f2:	7823      	ldrb	r3, [r4, #0]
 80105f4:	2b2e      	cmp	r3, #46	; 0x2e
 80105f6:	d10c      	bne.n	8010612 <_vfiprintf_r+0x176>
 80105f8:	7863      	ldrb	r3, [r4, #1]
 80105fa:	2b2a      	cmp	r3, #42	; 0x2a
 80105fc:	d135      	bne.n	801066a <_vfiprintf_r+0x1ce>
 80105fe:	9b03      	ldr	r3, [sp, #12]
 8010600:	1d1a      	adds	r2, r3, #4
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	9203      	str	r2, [sp, #12]
 8010606:	2b00      	cmp	r3, #0
 8010608:	bfb8      	it	lt
 801060a:	f04f 33ff 	movlt.w	r3, #4294967295
 801060e:	3402      	adds	r4, #2
 8010610:	9305      	str	r3, [sp, #20]
 8010612:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80106f8 <_vfiprintf_r+0x25c>
 8010616:	7821      	ldrb	r1, [r4, #0]
 8010618:	2203      	movs	r2, #3
 801061a:	4650      	mov	r0, sl
 801061c:	f7ef fde8 	bl	80001f0 <memchr>
 8010620:	b140      	cbz	r0, 8010634 <_vfiprintf_r+0x198>
 8010622:	2340      	movs	r3, #64	; 0x40
 8010624:	eba0 000a 	sub.w	r0, r0, sl
 8010628:	fa03 f000 	lsl.w	r0, r3, r0
 801062c:	9b04      	ldr	r3, [sp, #16]
 801062e:	4303      	orrs	r3, r0
 8010630:	3401      	adds	r4, #1
 8010632:	9304      	str	r3, [sp, #16]
 8010634:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010638:	482c      	ldr	r0, [pc, #176]	; (80106ec <_vfiprintf_r+0x250>)
 801063a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801063e:	2206      	movs	r2, #6
 8010640:	f7ef fdd6 	bl	80001f0 <memchr>
 8010644:	2800      	cmp	r0, #0
 8010646:	d03f      	beq.n	80106c8 <_vfiprintf_r+0x22c>
 8010648:	4b29      	ldr	r3, [pc, #164]	; (80106f0 <_vfiprintf_r+0x254>)
 801064a:	bb1b      	cbnz	r3, 8010694 <_vfiprintf_r+0x1f8>
 801064c:	9b03      	ldr	r3, [sp, #12]
 801064e:	3307      	adds	r3, #7
 8010650:	f023 0307 	bic.w	r3, r3, #7
 8010654:	3308      	adds	r3, #8
 8010656:	9303      	str	r3, [sp, #12]
 8010658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801065a:	443b      	add	r3, r7
 801065c:	9309      	str	r3, [sp, #36]	; 0x24
 801065e:	e767      	b.n	8010530 <_vfiprintf_r+0x94>
 8010660:	fb0c 3202 	mla	r2, ip, r2, r3
 8010664:	460c      	mov	r4, r1
 8010666:	2001      	movs	r0, #1
 8010668:	e7a5      	b.n	80105b6 <_vfiprintf_r+0x11a>
 801066a:	2300      	movs	r3, #0
 801066c:	3401      	adds	r4, #1
 801066e:	9305      	str	r3, [sp, #20]
 8010670:	4619      	mov	r1, r3
 8010672:	f04f 0c0a 	mov.w	ip, #10
 8010676:	4620      	mov	r0, r4
 8010678:	f810 2b01 	ldrb.w	r2, [r0], #1
 801067c:	3a30      	subs	r2, #48	; 0x30
 801067e:	2a09      	cmp	r2, #9
 8010680:	d903      	bls.n	801068a <_vfiprintf_r+0x1ee>
 8010682:	2b00      	cmp	r3, #0
 8010684:	d0c5      	beq.n	8010612 <_vfiprintf_r+0x176>
 8010686:	9105      	str	r1, [sp, #20]
 8010688:	e7c3      	b.n	8010612 <_vfiprintf_r+0x176>
 801068a:	fb0c 2101 	mla	r1, ip, r1, r2
 801068e:	4604      	mov	r4, r0
 8010690:	2301      	movs	r3, #1
 8010692:	e7f0      	b.n	8010676 <_vfiprintf_r+0x1da>
 8010694:	ab03      	add	r3, sp, #12
 8010696:	9300      	str	r3, [sp, #0]
 8010698:	462a      	mov	r2, r5
 801069a:	4b16      	ldr	r3, [pc, #88]	; (80106f4 <_vfiprintf_r+0x258>)
 801069c:	a904      	add	r1, sp, #16
 801069e:	4630      	mov	r0, r6
 80106a0:	f7fd fe22 	bl	800e2e8 <_printf_float>
 80106a4:	4607      	mov	r7, r0
 80106a6:	1c78      	adds	r0, r7, #1
 80106a8:	d1d6      	bne.n	8010658 <_vfiprintf_r+0x1bc>
 80106aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80106ac:	07d9      	lsls	r1, r3, #31
 80106ae:	d405      	bmi.n	80106bc <_vfiprintf_r+0x220>
 80106b0:	89ab      	ldrh	r3, [r5, #12]
 80106b2:	059a      	lsls	r2, r3, #22
 80106b4:	d402      	bmi.n	80106bc <_vfiprintf_r+0x220>
 80106b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80106b8:	f000 faaf 	bl	8010c1a <__retarget_lock_release_recursive>
 80106bc:	89ab      	ldrh	r3, [r5, #12]
 80106be:	065b      	lsls	r3, r3, #25
 80106c0:	f53f af12 	bmi.w	80104e8 <_vfiprintf_r+0x4c>
 80106c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80106c6:	e711      	b.n	80104ec <_vfiprintf_r+0x50>
 80106c8:	ab03      	add	r3, sp, #12
 80106ca:	9300      	str	r3, [sp, #0]
 80106cc:	462a      	mov	r2, r5
 80106ce:	4b09      	ldr	r3, [pc, #36]	; (80106f4 <_vfiprintf_r+0x258>)
 80106d0:	a904      	add	r1, sp, #16
 80106d2:	4630      	mov	r0, r6
 80106d4:	f7fe f8ac 	bl	800e830 <_printf_i>
 80106d8:	e7e4      	b.n	80106a4 <_vfiprintf_r+0x208>
 80106da:	bf00      	nop
 80106dc:	080113b4 	.word	0x080113b4
 80106e0:	080113d4 	.word	0x080113d4
 80106e4:	08011394 	.word	0x08011394
 80106e8:	0801123c 	.word	0x0801123c
 80106ec:	08011246 	.word	0x08011246
 80106f0:	0800e2e9 	.word	0x0800e2e9
 80106f4:	08010477 	.word	0x08010477
 80106f8:	08011242 	.word	0x08011242

080106fc <__swbuf_r>:
 80106fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106fe:	460e      	mov	r6, r1
 8010700:	4614      	mov	r4, r2
 8010702:	4605      	mov	r5, r0
 8010704:	b118      	cbz	r0, 801070e <__swbuf_r+0x12>
 8010706:	6983      	ldr	r3, [r0, #24]
 8010708:	b90b      	cbnz	r3, 801070e <__swbuf_r+0x12>
 801070a:	f000 f9e7 	bl	8010adc <__sinit>
 801070e:	4b21      	ldr	r3, [pc, #132]	; (8010794 <__swbuf_r+0x98>)
 8010710:	429c      	cmp	r4, r3
 8010712:	d12b      	bne.n	801076c <__swbuf_r+0x70>
 8010714:	686c      	ldr	r4, [r5, #4]
 8010716:	69a3      	ldr	r3, [r4, #24]
 8010718:	60a3      	str	r3, [r4, #8]
 801071a:	89a3      	ldrh	r3, [r4, #12]
 801071c:	071a      	lsls	r2, r3, #28
 801071e:	d52f      	bpl.n	8010780 <__swbuf_r+0x84>
 8010720:	6923      	ldr	r3, [r4, #16]
 8010722:	b36b      	cbz	r3, 8010780 <__swbuf_r+0x84>
 8010724:	6923      	ldr	r3, [r4, #16]
 8010726:	6820      	ldr	r0, [r4, #0]
 8010728:	1ac0      	subs	r0, r0, r3
 801072a:	6963      	ldr	r3, [r4, #20]
 801072c:	b2f6      	uxtb	r6, r6
 801072e:	4283      	cmp	r3, r0
 8010730:	4637      	mov	r7, r6
 8010732:	dc04      	bgt.n	801073e <__swbuf_r+0x42>
 8010734:	4621      	mov	r1, r4
 8010736:	4628      	mov	r0, r5
 8010738:	f000 f93c 	bl	80109b4 <_fflush_r>
 801073c:	bb30      	cbnz	r0, 801078c <__swbuf_r+0x90>
 801073e:	68a3      	ldr	r3, [r4, #8]
 8010740:	3b01      	subs	r3, #1
 8010742:	60a3      	str	r3, [r4, #8]
 8010744:	6823      	ldr	r3, [r4, #0]
 8010746:	1c5a      	adds	r2, r3, #1
 8010748:	6022      	str	r2, [r4, #0]
 801074a:	701e      	strb	r6, [r3, #0]
 801074c:	6963      	ldr	r3, [r4, #20]
 801074e:	3001      	adds	r0, #1
 8010750:	4283      	cmp	r3, r0
 8010752:	d004      	beq.n	801075e <__swbuf_r+0x62>
 8010754:	89a3      	ldrh	r3, [r4, #12]
 8010756:	07db      	lsls	r3, r3, #31
 8010758:	d506      	bpl.n	8010768 <__swbuf_r+0x6c>
 801075a:	2e0a      	cmp	r6, #10
 801075c:	d104      	bne.n	8010768 <__swbuf_r+0x6c>
 801075e:	4621      	mov	r1, r4
 8010760:	4628      	mov	r0, r5
 8010762:	f000 f927 	bl	80109b4 <_fflush_r>
 8010766:	b988      	cbnz	r0, 801078c <__swbuf_r+0x90>
 8010768:	4638      	mov	r0, r7
 801076a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801076c:	4b0a      	ldr	r3, [pc, #40]	; (8010798 <__swbuf_r+0x9c>)
 801076e:	429c      	cmp	r4, r3
 8010770:	d101      	bne.n	8010776 <__swbuf_r+0x7a>
 8010772:	68ac      	ldr	r4, [r5, #8]
 8010774:	e7cf      	b.n	8010716 <__swbuf_r+0x1a>
 8010776:	4b09      	ldr	r3, [pc, #36]	; (801079c <__swbuf_r+0xa0>)
 8010778:	429c      	cmp	r4, r3
 801077a:	bf08      	it	eq
 801077c:	68ec      	ldreq	r4, [r5, #12]
 801077e:	e7ca      	b.n	8010716 <__swbuf_r+0x1a>
 8010780:	4621      	mov	r1, r4
 8010782:	4628      	mov	r0, r5
 8010784:	f000 f81a 	bl	80107bc <__swsetup_r>
 8010788:	2800      	cmp	r0, #0
 801078a:	d0cb      	beq.n	8010724 <__swbuf_r+0x28>
 801078c:	f04f 37ff 	mov.w	r7, #4294967295
 8010790:	e7ea      	b.n	8010768 <__swbuf_r+0x6c>
 8010792:	bf00      	nop
 8010794:	080113b4 	.word	0x080113b4
 8010798:	080113d4 	.word	0x080113d4
 801079c:	08011394 	.word	0x08011394

080107a0 <__ascii_wctomb>:
 80107a0:	b149      	cbz	r1, 80107b6 <__ascii_wctomb+0x16>
 80107a2:	2aff      	cmp	r2, #255	; 0xff
 80107a4:	bf85      	ittet	hi
 80107a6:	238a      	movhi	r3, #138	; 0x8a
 80107a8:	6003      	strhi	r3, [r0, #0]
 80107aa:	700a      	strbls	r2, [r1, #0]
 80107ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80107b0:	bf98      	it	ls
 80107b2:	2001      	movls	r0, #1
 80107b4:	4770      	bx	lr
 80107b6:	4608      	mov	r0, r1
 80107b8:	4770      	bx	lr
	...

080107bc <__swsetup_r>:
 80107bc:	4b32      	ldr	r3, [pc, #200]	; (8010888 <__swsetup_r+0xcc>)
 80107be:	b570      	push	{r4, r5, r6, lr}
 80107c0:	681d      	ldr	r5, [r3, #0]
 80107c2:	4606      	mov	r6, r0
 80107c4:	460c      	mov	r4, r1
 80107c6:	b125      	cbz	r5, 80107d2 <__swsetup_r+0x16>
 80107c8:	69ab      	ldr	r3, [r5, #24]
 80107ca:	b913      	cbnz	r3, 80107d2 <__swsetup_r+0x16>
 80107cc:	4628      	mov	r0, r5
 80107ce:	f000 f985 	bl	8010adc <__sinit>
 80107d2:	4b2e      	ldr	r3, [pc, #184]	; (801088c <__swsetup_r+0xd0>)
 80107d4:	429c      	cmp	r4, r3
 80107d6:	d10f      	bne.n	80107f8 <__swsetup_r+0x3c>
 80107d8:	686c      	ldr	r4, [r5, #4]
 80107da:	89a3      	ldrh	r3, [r4, #12]
 80107dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80107e0:	0719      	lsls	r1, r3, #28
 80107e2:	d42c      	bmi.n	801083e <__swsetup_r+0x82>
 80107e4:	06dd      	lsls	r5, r3, #27
 80107e6:	d411      	bmi.n	801080c <__swsetup_r+0x50>
 80107e8:	2309      	movs	r3, #9
 80107ea:	6033      	str	r3, [r6, #0]
 80107ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80107f0:	81a3      	strh	r3, [r4, #12]
 80107f2:	f04f 30ff 	mov.w	r0, #4294967295
 80107f6:	e03e      	b.n	8010876 <__swsetup_r+0xba>
 80107f8:	4b25      	ldr	r3, [pc, #148]	; (8010890 <__swsetup_r+0xd4>)
 80107fa:	429c      	cmp	r4, r3
 80107fc:	d101      	bne.n	8010802 <__swsetup_r+0x46>
 80107fe:	68ac      	ldr	r4, [r5, #8]
 8010800:	e7eb      	b.n	80107da <__swsetup_r+0x1e>
 8010802:	4b24      	ldr	r3, [pc, #144]	; (8010894 <__swsetup_r+0xd8>)
 8010804:	429c      	cmp	r4, r3
 8010806:	bf08      	it	eq
 8010808:	68ec      	ldreq	r4, [r5, #12]
 801080a:	e7e6      	b.n	80107da <__swsetup_r+0x1e>
 801080c:	0758      	lsls	r0, r3, #29
 801080e:	d512      	bpl.n	8010836 <__swsetup_r+0x7a>
 8010810:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010812:	b141      	cbz	r1, 8010826 <__swsetup_r+0x6a>
 8010814:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010818:	4299      	cmp	r1, r3
 801081a:	d002      	beq.n	8010822 <__swsetup_r+0x66>
 801081c:	4630      	mov	r0, r6
 801081e:	f7ff fb6f 	bl	800ff00 <_free_r>
 8010822:	2300      	movs	r3, #0
 8010824:	6363      	str	r3, [r4, #52]	; 0x34
 8010826:	89a3      	ldrh	r3, [r4, #12]
 8010828:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801082c:	81a3      	strh	r3, [r4, #12]
 801082e:	2300      	movs	r3, #0
 8010830:	6063      	str	r3, [r4, #4]
 8010832:	6923      	ldr	r3, [r4, #16]
 8010834:	6023      	str	r3, [r4, #0]
 8010836:	89a3      	ldrh	r3, [r4, #12]
 8010838:	f043 0308 	orr.w	r3, r3, #8
 801083c:	81a3      	strh	r3, [r4, #12]
 801083e:	6923      	ldr	r3, [r4, #16]
 8010840:	b94b      	cbnz	r3, 8010856 <__swsetup_r+0x9a>
 8010842:	89a3      	ldrh	r3, [r4, #12]
 8010844:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010848:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801084c:	d003      	beq.n	8010856 <__swsetup_r+0x9a>
 801084e:	4621      	mov	r1, r4
 8010850:	4630      	mov	r0, r6
 8010852:	f000 fa07 	bl	8010c64 <__smakebuf_r>
 8010856:	89a0      	ldrh	r0, [r4, #12]
 8010858:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801085c:	f010 0301 	ands.w	r3, r0, #1
 8010860:	d00a      	beq.n	8010878 <__swsetup_r+0xbc>
 8010862:	2300      	movs	r3, #0
 8010864:	60a3      	str	r3, [r4, #8]
 8010866:	6963      	ldr	r3, [r4, #20]
 8010868:	425b      	negs	r3, r3
 801086a:	61a3      	str	r3, [r4, #24]
 801086c:	6923      	ldr	r3, [r4, #16]
 801086e:	b943      	cbnz	r3, 8010882 <__swsetup_r+0xc6>
 8010870:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010874:	d1ba      	bne.n	80107ec <__swsetup_r+0x30>
 8010876:	bd70      	pop	{r4, r5, r6, pc}
 8010878:	0781      	lsls	r1, r0, #30
 801087a:	bf58      	it	pl
 801087c:	6963      	ldrpl	r3, [r4, #20]
 801087e:	60a3      	str	r3, [r4, #8]
 8010880:	e7f4      	b.n	801086c <__swsetup_r+0xb0>
 8010882:	2000      	movs	r0, #0
 8010884:	e7f7      	b.n	8010876 <__swsetup_r+0xba>
 8010886:	bf00      	nop
 8010888:	20000180 	.word	0x20000180
 801088c:	080113b4 	.word	0x080113b4
 8010890:	080113d4 	.word	0x080113d4
 8010894:	08011394 	.word	0x08011394

08010898 <abort>:
 8010898:	b508      	push	{r3, lr}
 801089a:	2006      	movs	r0, #6
 801089c:	f000 fa52 	bl	8010d44 <raise>
 80108a0:	2001      	movs	r0, #1
 80108a2:	f000 fb65 	bl	8010f70 <_exit>
	...

080108a8 <__sflush_r>:
 80108a8:	898a      	ldrh	r2, [r1, #12]
 80108aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108ae:	4605      	mov	r5, r0
 80108b0:	0710      	lsls	r0, r2, #28
 80108b2:	460c      	mov	r4, r1
 80108b4:	d458      	bmi.n	8010968 <__sflush_r+0xc0>
 80108b6:	684b      	ldr	r3, [r1, #4]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	dc05      	bgt.n	80108c8 <__sflush_r+0x20>
 80108bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80108be:	2b00      	cmp	r3, #0
 80108c0:	dc02      	bgt.n	80108c8 <__sflush_r+0x20>
 80108c2:	2000      	movs	r0, #0
 80108c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80108ca:	2e00      	cmp	r6, #0
 80108cc:	d0f9      	beq.n	80108c2 <__sflush_r+0x1a>
 80108ce:	2300      	movs	r3, #0
 80108d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80108d4:	682f      	ldr	r7, [r5, #0]
 80108d6:	602b      	str	r3, [r5, #0]
 80108d8:	d032      	beq.n	8010940 <__sflush_r+0x98>
 80108da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80108dc:	89a3      	ldrh	r3, [r4, #12]
 80108de:	075a      	lsls	r2, r3, #29
 80108e0:	d505      	bpl.n	80108ee <__sflush_r+0x46>
 80108e2:	6863      	ldr	r3, [r4, #4]
 80108e4:	1ac0      	subs	r0, r0, r3
 80108e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80108e8:	b10b      	cbz	r3, 80108ee <__sflush_r+0x46>
 80108ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80108ec:	1ac0      	subs	r0, r0, r3
 80108ee:	2300      	movs	r3, #0
 80108f0:	4602      	mov	r2, r0
 80108f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80108f4:	6a21      	ldr	r1, [r4, #32]
 80108f6:	4628      	mov	r0, r5
 80108f8:	47b0      	blx	r6
 80108fa:	1c43      	adds	r3, r0, #1
 80108fc:	89a3      	ldrh	r3, [r4, #12]
 80108fe:	d106      	bne.n	801090e <__sflush_r+0x66>
 8010900:	6829      	ldr	r1, [r5, #0]
 8010902:	291d      	cmp	r1, #29
 8010904:	d82c      	bhi.n	8010960 <__sflush_r+0xb8>
 8010906:	4a2a      	ldr	r2, [pc, #168]	; (80109b0 <__sflush_r+0x108>)
 8010908:	40ca      	lsrs	r2, r1
 801090a:	07d6      	lsls	r6, r2, #31
 801090c:	d528      	bpl.n	8010960 <__sflush_r+0xb8>
 801090e:	2200      	movs	r2, #0
 8010910:	6062      	str	r2, [r4, #4]
 8010912:	04d9      	lsls	r1, r3, #19
 8010914:	6922      	ldr	r2, [r4, #16]
 8010916:	6022      	str	r2, [r4, #0]
 8010918:	d504      	bpl.n	8010924 <__sflush_r+0x7c>
 801091a:	1c42      	adds	r2, r0, #1
 801091c:	d101      	bne.n	8010922 <__sflush_r+0x7a>
 801091e:	682b      	ldr	r3, [r5, #0]
 8010920:	b903      	cbnz	r3, 8010924 <__sflush_r+0x7c>
 8010922:	6560      	str	r0, [r4, #84]	; 0x54
 8010924:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010926:	602f      	str	r7, [r5, #0]
 8010928:	2900      	cmp	r1, #0
 801092a:	d0ca      	beq.n	80108c2 <__sflush_r+0x1a>
 801092c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010930:	4299      	cmp	r1, r3
 8010932:	d002      	beq.n	801093a <__sflush_r+0x92>
 8010934:	4628      	mov	r0, r5
 8010936:	f7ff fae3 	bl	800ff00 <_free_r>
 801093a:	2000      	movs	r0, #0
 801093c:	6360      	str	r0, [r4, #52]	; 0x34
 801093e:	e7c1      	b.n	80108c4 <__sflush_r+0x1c>
 8010940:	6a21      	ldr	r1, [r4, #32]
 8010942:	2301      	movs	r3, #1
 8010944:	4628      	mov	r0, r5
 8010946:	47b0      	blx	r6
 8010948:	1c41      	adds	r1, r0, #1
 801094a:	d1c7      	bne.n	80108dc <__sflush_r+0x34>
 801094c:	682b      	ldr	r3, [r5, #0]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d0c4      	beq.n	80108dc <__sflush_r+0x34>
 8010952:	2b1d      	cmp	r3, #29
 8010954:	d001      	beq.n	801095a <__sflush_r+0xb2>
 8010956:	2b16      	cmp	r3, #22
 8010958:	d101      	bne.n	801095e <__sflush_r+0xb6>
 801095a:	602f      	str	r7, [r5, #0]
 801095c:	e7b1      	b.n	80108c2 <__sflush_r+0x1a>
 801095e:	89a3      	ldrh	r3, [r4, #12]
 8010960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010964:	81a3      	strh	r3, [r4, #12]
 8010966:	e7ad      	b.n	80108c4 <__sflush_r+0x1c>
 8010968:	690f      	ldr	r7, [r1, #16]
 801096a:	2f00      	cmp	r7, #0
 801096c:	d0a9      	beq.n	80108c2 <__sflush_r+0x1a>
 801096e:	0793      	lsls	r3, r2, #30
 8010970:	680e      	ldr	r6, [r1, #0]
 8010972:	bf08      	it	eq
 8010974:	694b      	ldreq	r3, [r1, #20]
 8010976:	600f      	str	r7, [r1, #0]
 8010978:	bf18      	it	ne
 801097a:	2300      	movne	r3, #0
 801097c:	eba6 0807 	sub.w	r8, r6, r7
 8010980:	608b      	str	r3, [r1, #8]
 8010982:	f1b8 0f00 	cmp.w	r8, #0
 8010986:	dd9c      	ble.n	80108c2 <__sflush_r+0x1a>
 8010988:	6a21      	ldr	r1, [r4, #32]
 801098a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801098c:	4643      	mov	r3, r8
 801098e:	463a      	mov	r2, r7
 8010990:	4628      	mov	r0, r5
 8010992:	47b0      	blx	r6
 8010994:	2800      	cmp	r0, #0
 8010996:	dc06      	bgt.n	80109a6 <__sflush_r+0xfe>
 8010998:	89a3      	ldrh	r3, [r4, #12]
 801099a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801099e:	81a3      	strh	r3, [r4, #12]
 80109a0:	f04f 30ff 	mov.w	r0, #4294967295
 80109a4:	e78e      	b.n	80108c4 <__sflush_r+0x1c>
 80109a6:	4407      	add	r7, r0
 80109a8:	eba8 0800 	sub.w	r8, r8, r0
 80109ac:	e7e9      	b.n	8010982 <__sflush_r+0xda>
 80109ae:	bf00      	nop
 80109b0:	20400001 	.word	0x20400001

080109b4 <_fflush_r>:
 80109b4:	b538      	push	{r3, r4, r5, lr}
 80109b6:	690b      	ldr	r3, [r1, #16]
 80109b8:	4605      	mov	r5, r0
 80109ba:	460c      	mov	r4, r1
 80109bc:	b913      	cbnz	r3, 80109c4 <_fflush_r+0x10>
 80109be:	2500      	movs	r5, #0
 80109c0:	4628      	mov	r0, r5
 80109c2:	bd38      	pop	{r3, r4, r5, pc}
 80109c4:	b118      	cbz	r0, 80109ce <_fflush_r+0x1a>
 80109c6:	6983      	ldr	r3, [r0, #24]
 80109c8:	b90b      	cbnz	r3, 80109ce <_fflush_r+0x1a>
 80109ca:	f000 f887 	bl	8010adc <__sinit>
 80109ce:	4b14      	ldr	r3, [pc, #80]	; (8010a20 <_fflush_r+0x6c>)
 80109d0:	429c      	cmp	r4, r3
 80109d2:	d11b      	bne.n	8010a0c <_fflush_r+0x58>
 80109d4:	686c      	ldr	r4, [r5, #4]
 80109d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d0ef      	beq.n	80109be <_fflush_r+0xa>
 80109de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80109e0:	07d0      	lsls	r0, r2, #31
 80109e2:	d404      	bmi.n	80109ee <_fflush_r+0x3a>
 80109e4:	0599      	lsls	r1, r3, #22
 80109e6:	d402      	bmi.n	80109ee <_fflush_r+0x3a>
 80109e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80109ea:	f000 f915 	bl	8010c18 <__retarget_lock_acquire_recursive>
 80109ee:	4628      	mov	r0, r5
 80109f0:	4621      	mov	r1, r4
 80109f2:	f7ff ff59 	bl	80108a8 <__sflush_r>
 80109f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80109f8:	07da      	lsls	r2, r3, #31
 80109fa:	4605      	mov	r5, r0
 80109fc:	d4e0      	bmi.n	80109c0 <_fflush_r+0xc>
 80109fe:	89a3      	ldrh	r3, [r4, #12]
 8010a00:	059b      	lsls	r3, r3, #22
 8010a02:	d4dd      	bmi.n	80109c0 <_fflush_r+0xc>
 8010a04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010a06:	f000 f908 	bl	8010c1a <__retarget_lock_release_recursive>
 8010a0a:	e7d9      	b.n	80109c0 <_fflush_r+0xc>
 8010a0c:	4b05      	ldr	r3, [pc, #20]	; (8010a24 <_fflush_r+0x70>)
 8010a0e:	429c      	cmp	r4, r3
 8010a10:	d101      	bne.n	8010a16 <_fflush_r+0x62>
 8010a12:	68ac      	ldr	r4, [r5, #8]
 8010a14:	e7df      	b.n	80109d6 <_fflush_r+0x22>
 8010a16:	4b04      	ldr	r3, [pc, #16]	; (8010a28 <_fflush_r+0x74>)
 8010a18:	429c      	cmp	r4, r3
 8010a1a:	bf08      	it	eq
 8010a1c:	68ec      	ldreq	r4, [r5, #12]
 8010a1e:	e7da      	b.n	80109d6 <_fflush_r+0x22>
 8010a20:	080113b4 	.word	0x080113b4
 8010a24:	080113d4 	.word	0x080113d4
 8010a28:	08011394 	.word	0x08011394

08010a2c <std>:
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	b510      	push	{r4, lr}
 8010a30:	4604      	mov	r4, r0
 8010a32:	e9c0 3300 	strd	r3, r3, [r0]
 8010a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010a3a:	6083      	str	r3, [r0, #8]
 8010a3c:	8181      	strh	r1, [r0, #12]
 8010a3e:	6643      	str	r3, [r0, #100]	; 0x64
 8010a40:	81c2      	strh	r2, [r0, #14]
 8010a42:	6183      	str	r3, [r0, #24]
 8010a44:	4619      	mov	r1, r3
 8010a46:	2208      	movs	r2, #8
 8010a48:	305c      	adds	r0, #92	; 0x5c
 8010a4a:	f7fd fba5 	bl	800e198 <memset>
 8010a4e:	4b05      	ldr	r3, [pc, #20]	; (8010a64 <std+0x38>)
 8010a50:	6263      	str	r3, [r4, #36]	; 0x24
 8010a52:	4b05      	ldr	r3, [pc, #20]	; (8010a68 <std+0x3c>)
 8010a54:	62a3      	str	r3, [r4, #40]	; 0x28
 8010a56:	4b05      	ldr	r3, [pc, #20]	; (8010a6c <std+0x40>)
 8010a58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010a5a:	4b05      	ldr	r3, [pc, #20]	; (8010a70 <std+0x44>)
 8010a5c:	6224      	str	r4, [r4, #32]
 8010a5e:	6323      	str	r3, [r4, #48]	; 0x30
 8010a60:	bd10      	pop	{r4, pc}
 8010a62:	bf00      	nop
 8010a64:	08010d7d 	.word	0x08010d7d
 8010a68:	08010d9f 	.word	0x08010d9f
 8010a6c:	08010dd7 	.word	0x08010dd7
 8010a70:	08010dfb 	.word	0x08010dfb

08010a74 <_cleanup_r>:
 8010a74:	4901      	ldr	r1, [pc, #4]	; (8010a7c <_cleanup_r+0x8>)
 8010a76:	f000 b8af 	b.w	8010bd8 <_fwalk_reent>
 8010a7a:	bf00      	nop
 8010a7c:	080109b5 	.word	0x080109b5

08010a80 <__sfmoreglue>:
 8010a80:	b570      	push	{r4, r5, r6, lr}
 8010a82:	1e4a      	subs	r2, r1, #1
 8010a84:	2568      	movs	r5, #104	; 0x68
 8010a86:	4355      	muls	r5, r2
 8010a88:	460e      	mov	r6, r1
 8010a8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010a8e:	f7ff fa87 	bl	800ffa0 <_malloc_r>
 8010a92:	4604      	mov	r4, r0
 8010a94:	b140      	cbz	r0, 8010aa8 <__sfmoreglue+0x28>
 8010a96:	2100      	movs	r1, #0
 8010a98:	e9c0 1600 	strd	r1, r6, [r0]
 8010a9c:	300c      	adds	r0, #12
 8010a9e:	60a0      	str	r0, [r4, #8]
 8010aa0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010aa4:	f7fd fb78 	bl	800e198 <memset>
 8010aa8:	4620      	mov	r0, r4
 8010aaa:	bd70      	pop	{r4, r5, r6, pc}

08010aac <__sfp_lock_acquire>:
 8010aac:	4801      	ldr	r0, [pc, #4]	; (8010ab4 <__sfp_lock_acquire+0x8>)
 8010aae:	f000 b8b3 	b.w	8010c18 <__retarget_lock_acquire_recursive>
 8010ab2:	bf00      	nop
 8010ab4:	2000260c 	.word	0x2000260c

08010ab8 <__sfp_lock_release>:
 8010ab8:	4801      	ldr	r0, [pc, #4]	; (8010ac0 <__sfp_lock_release+0x8>)
 8010aba:	f000 b8ae 	b.w	8010c1a <__retarget_lock_release_recursive>
 8010abe:	bf00      	nop
 8010ac0:	2000260c 	.word	0x2000260c

08010ac4 <__sinit_lock_acquire>:
 8010ac4:	4801      	ldr	r0, [pc, #4]	; (8010acc <__sinit_lock_acquire+0x8>)
 8010ac6:	f000 b8a7 	b.w	8010c18 <__retarget_lock_acquire_recursive>
 8010aca:	bf00      	nop
 8010acc:	20002607 	.word	0x20002607

08010ad0 <__sinit_lock_release>:
 8010ad0:	4801      	ldr	r0, [pc, #4]	; (8010ad8 <__sinit_lock_release+0x8>)
 8010ad2:	f000 b8a2 	b.w	8010c1a <__retarget_lock_release_recursive>
 8010ad6:	bf00      	nop
 8010ad8:	20002607 	.word	0x20002607

08010adc <__sinit>:
 8010adc:	b510      	push	{r4, lr}
 8010ade:	4604      	mov	r4, r0
 8010ae0:	f7ff fff0 	bl	8010ac4 <__sinit_lock_acquire>
 8010ae4:	69a3      	ldr	r3, [r4, #24]
 8010ae6:	b11b      	cbz	r3, 8010af0 <__sinit+0x14>
 8010ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010aec:	f7ff bff0 	b.w	8010ad0 <__sinit_lock_release>
 8010af0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010af4:	6523      	str	r3, [r4, #80]	; 0x50
 8010af6:	4b13      	ldr	r3, [pc, #76]	; (8010b44 <__sinit+0x68>)
 8010af8:	4a13      	ldr	r2, [pc, #76]	; (8010b48 <__sinit+0x6c>)
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	62a2      	str	r2, [r4, #40]	; 0x28
 8010afe:	42a3      	cmp	r3, r4
 8010b00:	bf04      	itt	eq
 8010b02:	2301      	moveq	r3, #1
 8010b04:	61a3      	streq	r3, [r4, #24]
 8010b06:	4620      	mov	r0, r4
 8010b08:	f000 f820 	bl	8010b4c <__sfp>
 8010b0c:	6060      	str	r0, [r4, #4]
 8010b0e:	4620      	mov	r0, r4
 8010b10:	f000 f81c 	bl	8010b4c <__sfp>
 8010b14:	60a0      	str	r0, [r4, #8]
 8010b16:	4620      	mov	r0, r4
 8010b18:	f000 f818 	bl	8010b4c <__sfp>
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	60e0      	str	r0, [r4, #12]
 8010b20:	2104      	movs	r1, #4
 8010b22:	6860      	ldr	r0, [r4, #4]
 8010b24:	f7ff ff82 	bl	8010a2c <std>
 8010b28:	68a0      	ldr	r0, [r4, #8]
 8010b2a:	2201      	movs	r2, #1
 8010b2c:	2109      	movs	r1, #9
 8010b2e:	f7ff ff7d 	bl	8010a2c <std>
 8010b32:	68e0      	ldr	r0, [r4, #12]
 8010b34:	2202      	movs	r2, #2
 8010b36:	2112      	movs	r1, #18
 8010b38:	f7ff ff78 	bl	8010a2c <std>
 8010b3c:	2301      	movs	r3, #1
 8010b3e:	61a3      	str	r3, [r4, #24]
 8010b40:	e7d2      	b.n	8010ae8 <__sinit+0xc>
 8010b42:	bf00      	nop
 8010b44:	08011014 	.word	0x08011014
 8010b48:	08010a75 	.word	0x08010a75

08010b4c <__sfp>:
 8010b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b4e:	4607      	mov	r7, r0
 8010b50:	f7ff ffac 	bl	8010aac <__sfp_lock_acquire>
 8010b54:	4b1e      	ldr	r3, [pc, #120]	; (8010bd0 <__sfp+0x84>)
 8010b56:	681e      	ldr	r6, [r3, #0]
 8010b58:	69b3      	ldr	r3, [r6, #24]
 8010b5a:	b913      	cbnz	r3, 8010b62 <__sfp+0x16>
 8010b5c:	4630      	mov	r0, r6
 8010b5e:	f7ff ffbd 	bl	8010adc <__sinit>
 8010b62:	3648      	adds	r6, #72	; 0x48
 8010b64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010b68:	3b01      	subs	r3, #1
 8010b6a:	d503      	bpl.n	8010b74 <__sfp+0x28>
 8010b6c:	6833      	ldr	r3, [r6, #0]
 8010b6e:	b30b      	cbz	r3, 8010bb4 <__sfp+0x68>
 8010b70:	6836      	ldr	r6, [r6, #0]
 8010b72:	e7f7      	b.n	8010b64 <__sfp+0x18>
 8010b74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010b78:	b9d5      	cbnz	r5, 8010bb0 <__sfp+0x64>
 8010b7a:	4b16      	ldr	r3, [pc, #88]	; (8010bd4 <__sfp+0x88>)
 8010b7c:	60e3      	str	r3, [r4, #12]
 8010b7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010b82:	6665      	str	r5, [r4, #100]	; 0x64
 8010b84:	f000 f847 	bl	8010c16 <__retarget_lock_init_recursive>
 8010b88:	f7ff ff96 	bl	8010ab8 <__sfp_lock_release>
 8010b8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010b90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010b94:	6025      	str	r5, [r4, #0]
 8010b96:	61a5      	str	r5, [r4, #24]
 8010b98:	2208      	movs	r2, #8
 8010b9a:	4629      	mov	r1, r5
 8010b9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010ba0:	f7fd fafa 	bl	800e198 <memset>
 8010ba4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010ba8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010bac:	4620      	mov	r0, r4
 8010bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010bb0:	3468      	adds	r4, #104	; 0x68
 8010bb2:	e7d9      	b.n	8010b68 <__sfp+0x1c>
 8010bb4:	2104      	movs	r1, #4
 8010bb6:	4638      	mov	r0, r7
 8010bb8:	f7ff ff62 	bl	8010a80 <__sfmoreglue>
 8010bbc:	4604      	mov	r4, r0
 8010bbe:	6030      	str	r0, [r6, #0]
 8010bc0:	2800      	cmp	r0, #0
 8010bc2:	d1d5      	bne.n	8010b70 <__sfp+0x24>
 8010bc4:	f7ff ff78 	bl	8010ab8 <__sfp_lock_release>
 8010bc8:	230c      	movs	r3, #12
 8010bca:	603b      	str	r3, [r7, #0]
 8010bcc:	e7ee      	b.n	8010bac <__sfp+0x60>
 8010bce:	bf00      	nop
 8010bd0:	08011014 	.word	0x08011014
 8010bd4:	ffff0001 	.word	0xffff0001

08010bd8 <_fwalk_reent>:
 8010bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bdc:	4606      	mov	r6, r0
 8010bde:	4688      	mov	r8, r1
 8010be0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010be4:	2700      	movs	r7, #0
 8010be6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010bea:	f1b9 0901 	subs.w	r9, r9, #1
 8010bee:	d505      	bpl.n	8010bfc <_fwalk_reent+0x24>
 8010bf0:	6824      	ldr	r4, [r4, #0]
 8010bf2:	2c00      	cmp	r4, #0
 8010bf4:	d1f7      	bne.n	8010be6 <_fwalk_reent+0xe>
 8010bf6:	4638      	mov	r0, r7
 8010bf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bfc:	89ab      	ldrh	r3, [r5, #12]
 8010bfe:	2b01      	cmp	r3, #1
 8010c00:	d907      	bls.n	8010c12 <_fwalk_reent+0x3a>
 8010c02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010c06:	3301      	adds	r3, #1
 8010c08:	d003      	beq.n	8010c12 <_fwalk_reent+0x3a>
 8010c0a:	4629      	mov	r1, r5
 8010c0c:	4630      	mov	r0, r6
 8010c0e:	47c0      	blx	r8
 8010c10:	4307      	orrs	r7, r0
 8010c12:	3568      	adds	r5, #104	; 0x68
 8010c14:	e7e9      	b.n	8010bea <_fwalk_reent+0x12>

08010c16 <__retarget_lock_init_recursive>:
 8010c16:	4770      	bx	lr

08010c18 <__retarget_lock_acquire_recursive>:
 8010c18:	4770      	bx	lr

08010c1a <__retarget_lock_release_recursive>:
 8010c1a:	4770      	bx	lr

08010c1c <__swhatbuf_r>:
 8010c1c:	b570      	push	{r4, r5, r6, lr}
 8010c1e:	460e      	mov	r6, r1
 8010c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c24:	2900      	cmp	r1, #0
 8010c26:	b096      	sub	sp, #88	; 0x58
 8010c28:	4614      	mov	r4, r2
 8010c2a:	461d      	mov	r5, r3
 8010c2c:	da07      	bge.n	8010c3e <__swhatbuf_r+0x22>
 8010c2e:	2300      	movs	r3, #0
 8010c30:	602b      	str	r3, [r5, #0]
 8010c32:	89b3      	ldrh	r3, [r6, #12]
 8010c34:	061a      	lsls	r2, r3, #24
 8010c36:	d410      	bmi.n	8010c5a <__swhatbuf_r+0x3e>
 8010c38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010c3c:	e00e      	b.n	8010c5c <__swhatbuf_r+0x40>
 8010c3e:	466a      	mov	r2, sp
 8010c40:	f000 f902 	bl	8010e48 <_fstat_r>
 8010c44:	2800      	cmp	r0, #0
 8010c46:	dbf2      	blt.n	8010c2e <__swhatbuf_r+0x12>
 8010c48:	9a01      	ldr	r2, [sp, #4]
 8010c4a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010c4e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010c52:	425a      	negs	r2, r3
 8010c54:	415a      	adcs	r2, r3
 8010c56:	602a      	str	r2, [r5, #0]
 8010c58:	e7ee      	b.n	8010c38 <__swhatbuf_r+0x1c>
 8010c5a:	2340      	movs	r3, #64	; 0x40
 8010c5c:	2000      	movs	r0, #0
 8010c5e:	6023      	str	r3, [r4, #0]
 8010c60:	b016      	add	sp, #88	; 0x58
 8010c62:	bd70      	pop	{r4, r5, r6, pc}

08010c64 <__smakebuf_r>:
 8010c64:	898b      	ldrh	r3, [r1, #12]
 8010c66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010c68:	079d      	lsls	r5, r3, #30
 8010c6a:	4606      	mov	r6, r0
 8010c6c:	460c      	mov	r4, r1
 8010c6e:	d507      	bpl.n	8010c80 <__smakebuf_r+0x1c>
 8010c70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010c74:	6023      	str	r3, [r4, #0]
 8010c76:	6123      	str	r3, [r4, #16]
 8010c78:	2301      	movs	r3, #1
 8010c7a:	6163      	str	r3, [r4, #20]
 8010c7c:	b002      	add	sp, #8
 8010c7e:	bd70      	pop	{r4, r5, r6, pc}
 8010c80:	ab01      	add	r3, sp, #4
 8010c82:	466a      	mov	r2, sp
 8010c84:	f7ff ffca 	bl	8010c1c <__swhatbuf_r>
 8010c88:	9900      	ldr	r1, [sp, #0]
 8010c8a:	4605      	mov	r5, r0
 8010c8c:	4630      	mov	r0, r6
 8010c8e:	f7ff f987 	bl	800ffa0 <_malloc_r>
 8010c92:	b948      	cbnz	r0, 8010ca8 <__smakebuf_r+0x44>
 8010c94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c98:	059a      	lsls	r2, r3, #22
 8010c9a:	d4ef      	bmi.n	8010c7c <__smakebuf_r+0x18>
 8010c9c:	f023 0303 	bic.w	r3, r3, #3
 8010ca0:	f043 0302 	orr.w	r3, r3, #2
 8010ca4:	81a3      	strh	r3, [r4, #12]
 8010ca6:	e7e3      	b.n	8010c70 <__smakebuf_r+0xc>
 8010ca8:	4b0d      	ldr	r3, [pc, #52]	; (8010ce0 <__smakebuf_r+0x7c>)
 8010caa:	62b3      	str	r3, [r6, #40]	; 0x28
 8010cac:	89a3      	ldrh	r3, [r4, #12]
 8010cae:	6020      	str	r0, [r4, #0]
 8010cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010cb4:	81a3      	strh	r3, [r4, #12]
 8010cb6:	9b00      	ldr	r3, [sp, #0]
 8010cb8:	6163      	str	r3, [r4, #20]
 8010cba:	9b01      	ldr	r3, [sp, #4]
 8010cbc:	6120      	str	r0, [r4, #16]
 8010cbe:	b15b      	cbz	r3, 8010cd8 <__smakebuf_r+0x74>
 8010cc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010cc4:	4630      	mov	r0, r6
 8010cc6:	f000 f8d1 	bl	8010e6c <_isatty_r>
 8010cca:	b128      	cbz	r0, 8010cd8 <__smakebuf_r+0x74>
 8010ccc:	89a3      	ldrh	r3, [r4, #12]
 8010cce:	f023 0303 	bic.w	r3, r3, #3
 8010cd2:	f043 0301 	orr.w	r3, r3, #1
 8010cd6:	81a3      	strh	r3, [r4, #12]
 8010cd8:	89a0      	ldrh	r0, [r4, #12]
 8010cda:	4305      	orrs	r5, r0
 8010cdc:	81a5      	strh	r5, [r4, #12]
 8010cde:	e7cd      	b.n	8010c7c <__smakebuf_r+0x18>
 8010ce0:	08010a75 	.word	0x08010a75

08010ce4 <_malloc_usable_size_r>:
 8010ce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ce8:	1f18      	subs	r0, r3, #4
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	bfbc      	itt	lt
 8010cee:	580b      	ldrlt	r3, [r1, r0]
 8010cf0:	18c0      	addlt	r0, r0, r3
 8010cf2:	4770      	bx	lr

08010cf4 <_raise_r>:
 8010cf4:	291f      	cmp	r1, #31
 8010cf6:	b538      	push	{r3, r4, r5, lr}
 8010cf8:	4604      	mov	r4, r0
 8010cfa:	460d      	mov	r5, r1
 8010cfc:	d904      	bls.n	8010d08 <_raise_r+0x14>
 8010cfe:	2316      	movs	r3, #22
 8010d00:	6003      	str	r3, [r0, #0]
 8010d02:	f04f 30ff 	mov.w	r0, #4294967295
 8010d06:	bd38      	pop	{r3, r4, r5, pc}
 8010d08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010d0a:	b112      	cbz	r2, 8010d12 <_raise_r+0x1e>
 8010d0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d10:	b94b      	cbnz	r3, 8010d26 <_raise_r+0x32>
 8010d12:	4620      	mov	r0, r4
 8010d14:	f000 f830 	bl	8010d78 <_getpid_r>
 8010d18:	462a      	mov	r2, r5
 8010d1a:	4601      	mov	r1, r0
 8010d1c:	4620      	mov	r0, r4
 8010d1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d22:	f000 b817 	b.w	8010d54 <_kill_r>
 8010d26:	2b01      	cmp	r3, #1
 8010d28:	d00a      	beq.n	8010d40 <_raise_r+0x4c>
 8010d2a:	1c59      	adds	r1, r3, #1
 8010d2c:	d103      	bne.n	8010d36 <_raise_r+0x42>
 8010d2e:	2316      	movs	r3, #22
 8010d30:	6003      	str	r3, [r0, #0]
 8010d32:	2001      	movs	r0, #1
 8010d34:	e7e7      	b.n	8010d06 <_raise_r+0x12>
 8010d36:	2400      	movs	r4, #0
 8010d38:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010d3c:	4628      	mov	r0, r5
 8010d3e:	4798      	blx	r3
 8010d40:	2000      	movs	r0, #0
 8010d42:	e7e0      	b.n	8010d06 <_raise_r+0x12>

08010d44 <raise>:
 8010d44:	4b02      	ldr	r3, [pc, #8]	; (8010d50 <raise+0xc>)
 8010d46:	4601      	mov	r1, r0
 8010d48:	6818      	ldr	r0, [r3, #0]
 8010d4a:	f7ff bfd3 	b.w	8010cf4 <_raise_r>
 8010d4e:	bf00      	nop
 8010d50:	20000180 	.word	0x20000180

08010d54 <_kill_r>:
 8010d54:	b538      	push	{r3, r4, r5, lr}
 8010d56:	4d07      	ldr	r5, [pc, #28]	; (8010d74 <_kill_r+0x20>)
 8010d58:	2300      	movs	r3, #0
 8010d5a:	4604      	mov	r4, r0
 8010d5c:	4608      	mov	r0, r1
 8010d5e:	4611      	mov	r1, r2
 8010d60:	602b      	str	r3, [r5, #0]
 8010d62:	f000 f8d7 	bl	8010f14 <_kill>
 8010d66:	1c43      	adds	r3, r0, #1
 8010d68:	d102      	bne.n	8010d70 <_kill_r+0x1c>
 8010d6a:	682b      	ldr	r3, [r5, #0]
 8010d6c:	b103      	cbz	r3, 8010d70 <_kill_r+0x1c>
 8010d6e:	6023      	str	r3, [r4, #0]
 8010d70:	bd38      	pop	{r3, r4, r5, pc}
 8010d72:	bf00      	nop
 8010d74:	20002600 	.word	0x20002600

08010d78 <_getpid_r>:
 8010d78:	f000 b8bc 	b.w	8010ef4 <_getpid>

08010d7c <__sread>:
 8010d7c:	b510      	push	{r4, lr}
 8010d7e:	460c      	mov	r4, r1
 8010d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d84:	f000 f894 	bl	8010eb0 <_read_r>
 8010d88:	2800      	cmp	r0, #0
 8010d8a:	bfab      	itete	ge
 8010d8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010d8e:	89a3      	ldrhlt	r3, [r4, #12]
 8010d90:	181b      	addge	r3, r3, r0
 8010d92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010d96:	bfac      	ite	ge
 8010d98:	6563      	strge	r3, [r4, #84]	; 0x54
 8010d9a:	81a3      	strhlt	r3, [r4, #12]
 8010d9c:	bd10      	pop	{r4, pc}

08010d9e <__swrite>:
 8010d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010da2:	461f      	mov	r7, r3
 8010da4:	898b      	ldrh	r3, [r1, #12]
 8010da6:	05db      	lsls	r3, r3, #23
 8010da8:	4605      	mov	r5, r0
 8010daa:	460c      	mov	r4, r1
 8010dac:	4616      	mov	r6, r2
 8010dae:	d505      	bpl.n	8010dbc <__swrite+0x1e>
 8010db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010db4:	2302      	movs	r3, #2
 8010db6:	2200      	movs	r2, #0
 8010db8:	f000 f868 	bl	8010e8c <_lseek_r>
 8010dbc:	89a3      	ldrh	r3, [r4, #12]
 8010dbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010dc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010dc6:	81a3      	strh	r3, [r4, #12]
 8010dc8:	4632      	mov	r2, r6
 8010dca:	463b      	mov	r3, r7
 8010dcc:	4628      	mov	r0, r5
 8010dce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010dd2:	f000 b817 	b.w	8010e04 <_write_r>

08010dd6 <__sseek>:
 8010dd6:	b510      	push	{r4, lr}
 8010dd8:	460c      	mov	r4, r1
 8010dda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dde:	f000 f855 	bl	8010e8c <_lseek_r>
 8010de2:	1c43      	adds	r3, r0, #1
 8010de4:	89a3      	ldrh	r3, [r4, #12]
 8010de6:	bf15      	itete	ne
 8010de8:	6560      	strne	r0, [r4, #84]	; 0x54
 8010dea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010dee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010df2:	81a3      	strheq	r3, [r4, #12]
 8010df4:	bf18      	it	ne
 8010df6:	81a3      	strhne	r3, [r4, #12]
 8010df8:	bd10      	pop	{r4, pc}

08010dfa <__sclose>:
 8010dfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dfe:	f000 b813 	b.w	8010e28 <_close_r>
	...

08010e04 <_write_r>:
 8010e04:	b538      	push	{r3, r4, r5, lr}
 8010e06:	4d07      	ldr	r5, [pc, #28]	; (8010e24 <_write_r+0x20>)
 8010e08:	4604      	mov	r4, r0
 8010e0a:	4608      	mov	r0, r1
 8010e0c:	4611      	mov	r1, r2
 8010e0e:	2200      	movs	r2, #0
 8010e10:	602a      	str	r2, [r5, #0]
 8010e12:	461a      	mov	r2, r3
 8010e14:	f000 f8a4 	bl	8010f60 <_write>
 8010e18:	1c43      	adds	r3, r0, #1
 8010e1a:	d102      	bne.n	8010e22 <_write_r+0x1e>
 8010e1c:	682b      	ldr	r3, [r5, #0]
 8010e1e:	b103      	cbz	r3, 8010e22 <_write_r+0x1e>
 8010e20:	6023      	str	r3, [r4, #0]
 8010e22:	bd38      	pop	{r3, r4, r5, pc}
 8010e24:	20002600 	.word	0x20002600

08010e28 <_close_r>:
 8010e28:	b538      	push	{r3, r4, r5, lr}
 8010e2a:	4d06      	ldr	r5, [pc, #24]	; (8010e44 <_close_r+0x1c>)
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	4604      	mov	r4, r0
 8010e30:	4608      	mov	r0, r1
 8010e32:	602b      	str	r3, [r5, #0]
 8010e34:	f000 f84e 	bl	8010ed4 <_close>
 8010e38:	1c43      	adds	r3, r0, #1
 8010e3a:	d102      	bne.n	8010e42 <_close_r+0x1a>
 8010e3c:	682b      	ldr	r3, [r5, #0]
 8010e3e:	b103      	cbz	r3, 8010e42 <_close_r+0x1a>
 8010e40:	6023      	str	r3, [r4, #0]
 8010e42:	bd38      	pop	{r3, r4, r5, pc}
 8010e44:	20002600 	.word	0x20002600

08010e48 <_fstat_r>:
 8010e48:	b538      	push	{r3, r4, r5, lr}
 8010e4a:	4d07      	ldr	r5, [pc, #28]	; (8010e68 <_fstat_r+0x20>)
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	4604      	mov	r4, r0
 8010e50:	4608      	mov	r0, r1
 8010e52:	4611      	mov	r1, r2
 8010e54:	602b      	str	r3, [r5, #0]
 8010e56:	f000 f845 	bl	8010ee4 <_fstat>
 8010e5a:	1c43      	adds	r3, r0, #1
 8010e5c:	d102      	bne.n	8010e64 <_fstat_r+0x1c>
 8010e5e:	682b      	ldr	r3, [r5, #0]
 8010e60:	b103      	cbz	r3, 8010e64 <_fstat_r+0x1c>
 8010e62:	6023      	str	r3, [r4, #0]
 8010e64:	bd38      	pop	{r3, r4, r5, pc}
 8010e66:	bf00      	nop
 8010e68:	20002600 	.word	0x20002600

08010e6c <_isatty_r>:
 8010e6c:	b538      	push	{r3, r4, r5, lr}
 8010e6e:	4d06      	ldr	r5, [pc, #24]	; (8010e88 <_isatty_r+0x1c>)
 8010e70:	2300      	movs	r3, #0
 8010e72:	4604      	mov	r4, r0
 8010e74:	4608      	mov	r0, r1
 8010e76:	602b      	str	r3, [r5, #0]
 8010e78:	f000 f844 	bl	8010f04 <_isatty>
 8010e7c:	1c43      	adds	r3, r0, #1
 8010e7e:	d102      	bne.n	8010e86 <_isatty_r+0x1a>
 8010e80:	682b      	ldr	r3, [r5, #0]
 8010e82:	b103      	cbz	r3, 8010e86 <_isatty_r+0x1a>
 8010e84:	6023      	str	r3, [r4, #0]
 8010e86:	bd38      	pop	{r3, r4, r5, pc}
 8010e88:	20002600 	.word	0x20002600

08010e8c <_lseek_r>:
 8010e8c:	b538      	push	{r3, r4, r5, lr}
 8010e8e:	4d07      	ldr	r5, [pc, #28]	; (8010eac <_lseek_r+0x20>)
 8010e90:	4604      	mov	r4, r0
 8010e92:	4608      	mov	r0, r1
 8010e94:	4611      	mov	r1, r2
 8010e96:	2200      	movs	r2, #0
 8010e98:	602a      	str	r2, [r5, #0]
 8010e9a:	461a      	mov	r2, r3
 8010e9c:	f000 f842 	bl	8010f24 <_lseek>
 8010ea0:	1c43      	adds	r3, r0, #1
 8010ea2:	d102      	bne.n	8010eaa <_lseek_r+0x1e>
 8010ea4:	682b      	ldr	r3, [r5, #0]
 8010ea6:	b103      	cbz	r3, 8010eaa <_lseek_r+0x1e>
 8010ea8:	6023      	str	r3, [r4, #0]
 8010eaa:	bd38      	pop	{r3, r4, r5, pc}
 8010eac:	20002600 	.word	0x20002600

08010eb0 <_read_r>:
 8010eb0:	b538      	push	{r3, r4, r5, lr}
 8010eb2:	4d07      	ldr	r5, [pc, #28]	; (8010ed0 <_read_r+0x20>)
 8010eb4:	4604      	mov	r4, r0
 8010eb6:	4608      	mov	r0, r1
 8010eb8:	4611      	mov	r1, r2
 8010eba:	2200      	movs	r2, #0
 8010ebc:	602a      	str	r2, [r5, #0]
 8010ebe:	461a      	mov	r2, r3
 8010ec0:	f000 f838 	bl	8010f34 <_read>
 8010ec4:	1c43      	adds	r3, r0, #1
 8010ec6:	d102      	bne.n	8010ece <_read_r+0x1e>
 8010ec8:	682b      	ldr	r3, [r5, #0]
 8010eca:	b103      	cbz	r3, 8010ece <_read_r+0x1e>
 8010ecc:	6023      	str	r3, [r4, #0]
 8010ece:	bd38      	pop	{r3, r4, r5, pc}
 8010ed0:	20002600 	.word	0x20002600

08010ed4 <_close>:
 8010ed4:	4b02      	ldr	r3, [pc, #8]	; (8010ee0 <_close+0xc>)
 8010ed6:	2258      	movs	r2, #88	; 0x58
 8010ed8:	601a      	str	r2, [r3, #0]
 8010eda:	f04f 30ff 	mov.w	r0, #4294967295
 8010ede:	4770      	bx	lr
 8010ee0:	20002600 	.word	0x20002600

08010ee4 <_fstat>:
 8010ee4:	4b02      	ldr	r3, [pc, #8]	; (8010ef0 <_fstat+0xc>)
 8010ee6:	2258      	movs	r2, #88	; 0x58
 8010ee8:	601a      	str	r2, [r3, #0]
 8010eea:	f04f 30ff 	mov.w	r0, #4294967295
 8010eee:	4770      	bx	lr
 8010ef0:	20002600 	.word	0x20002600

08010ef4 <_getpid>:
 8010ef4:	4b02      	ldr	r3, [pc, #8]	; (8010f00 <_getpid+0xc>)
 8010ef6:	2258      	movs	r2, #88	; 0x58
 8010ef8:	601a      	str	r2, [r3, #0]
 8010efa:	f04f 30ff 	mov.w	r0, #4294967295
 8010efe:	4770      	bx	lr
 8010f00:	20002600 	.word	0x20002600

08010f04 <_isatty>:
 8010f04:	4b02      	ldr	r3, [pc, #8]	; (8010f10 <_isatty+0xc>)
 8010f06:	2258      	movs	r2, #88	; 0x58
 8010f08:	601a      	str	r2, [r3, #0]
 8010f0a:	2000      	movs	r0, #0
 8010f0c:	4770      	bx	lr
 8010f0e:	bf00      	nop
 8010f10:	20002600 	.word	0x20002600

08010f14 <_kill>:
 8010f14:	4b02      	ldr	r3, [pc, #8]	; (8010f20 <_kill+0xc>)
 8010f16:	2258      	movs	r2, #88	; 0x58
 8010f18:	601a      	str	r2, [r3, #0]
 8010f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8010f1e:	4770      	bx	lr
 8010f20:	20002600 	.word	0x20002600

08010f24 <_lseek>:
 8010f24:	4b02      	ldr	r3, [pc, #8]	; (8010f30 <_lseek+0xc>)
 8010f26:	2258      	movs	r2, #88	; 0x58
 8010f28:	601a      	str	r2, [r3, #0]
 8010f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8010f2e:	4770      	bx	lr
 8010f30:	20002600 	.word	0x20002600

08010f34 <_read>:
 8010f34:	4b02      	ldr	r3, [pc, #8]	; (8010f40 <_read+0xc>)
 8010f36:	2258      	movs	r2, #88	; 0x58
 8010f38:	601a      	str	r2, [r3, #0]
 8010f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8010f3e:	4770      	bx	lr
 8010f40:	20002600 	.word	0x20002600

08010f44 <_sbrk>:
 8010f44:	4b04      	ldr	r3, [pc, #16]	; (8010f58 <_sbrk+0x14>)
 8010f46:	6819      	ldr	r1, [r3, #0]
 8010f48:	4602      	mov	r2, r0
 8010f4a:	b909      	cbnz	r1, 8010f50 <_sbrk+0xc>
 8010f4c:	4903      	ldr	r1, [pc, #12]	; (8010f5c <_sbrk+0x18>)
 8010f4e:	6019      	str	r1, [r3, #0]
 8010f50:	6818      	ldr	r0, [r3, #0]
 8010f52:	4402      	add	r2, r0
 8010f54:	601a      	str	r2, [r3, #0]
 8010f56:	4770      	bx	lr
 8010f58:	20000a28 	.word	0x20000a28
 8010f5c:	20002610 	.word	0x20002610

08010f60 <_write>:
 8010f60:	4b02      	ldr	r3, [pc, #8]	; (8010f6c <_write+0xc>)
 8010f62:	2258      	movs	r2, #88	; 0x58
 8010f64:	601a      	str	r2, [r3, #0]
 8010f66:	f04f 30ff 	mov.w	r0, #4294967295
 8010f6a:	4770      	bx	lr
 8010f6c:	20002600 	.word	0x20002600

08010f70 <_exit>:
 8010f70:	e7fe      	b.n	8010f70 <_exit>
	...

08010f74 <_init>:
 8010f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f76:	bf00      	nop
 8010f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f7a:	bc08      	pop	{r3}
 8010f7c:	469e      	mov	lr, r3
 8010f7e:	4770      	bx	lr

08010f80 <_fini>:
 8010f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f82:	bf00      	nop
 8010f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f86:	bc08      	pop	{r3}
 8010f88:	469e      	mov	lr, r3
 8010f8a:	4770      	bx	lr
