<dec f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCPredicates.h' l='57' type='1024'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp' l='263' c='_ZN4llvm14PPCInstPrinter21printPredicateOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamEPKc'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp' l='301' c='_ZN4llvm14PPCInstPrinter21printPredicateOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamEPKc'/>
<doc f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCPredicates.h' l='55'>// When dealing with individual condition-register bits, we have simple set
    // and unset predicates.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCPredicates.cpp' l='46' c='_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCPredicates.cpp' l='47' u='r' c='_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCPredicates.cpp' l='79' c='_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='11369' u='r' c='_ZNK4llvm17PPCTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1318' u='r' c='_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1381' u='r' c='_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1495' u='r' c='_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1512' u='r' c='_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1623' c='_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_81105979'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2167' u='r' c='_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2190' u='r' c='_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2226' u='r' c='_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE'/>
