Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Aug 16 03:23:20 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                7.33e-02    0.200 1.73e+07    0.291 100.0
  U0_CLK_GATE (CLK_GATE)               3.13e-02 2.07e-03 2.09e+04 3.33e-02  11.5
  U0_ALU (ALU)                         1.90e-03 1.24e-02 6.34e+06 2.06e-02   7.1
    mult_53 (ALU_DW02_mult_0)             0.000    0.000 1.61e+06 1.61e-03   0.6
    add_47 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_50 (ALU_DW01_sub_0)               0.000    0.000 2.39e+05 2.39e-04   0.1
    div_56 (ALU_DW_div_uns_0)             0.000    0.000 3.15e+06 3.15e-03   1.1
  U0_RegFile (RegFile)                 1.42e-02    0.109 3.89e+06    0.127  43.7
  U0_SYS_CTRL (SYS_CTRL)               3.99e-04 2.93e-03 5.06e+05 3.83e-03   1.3
  U0_UART (UART)                       7.37e-03 2.57e-03 2.62e+06 1.26e-02   4.3
    U0_UART_RX (UART_RX)               6.00e-03 2.38e-03 1.82e+06 1.02e-02   3.5
      U0_stp_chk (stp_chk)                0.000 5.61e-05 1.83e+04 7.45e-05   0.0
      U0_par_chk (par_chk_DATA_WIDTH8)    0.000 5.64e-05 1.25e+05 1.81e-04   0.1
      U0_strt_chk (strt_chk)              0.000 5.88e-05 2.61e+04 8.49e-05   0.0
      U0_deserializer (deserializer_DATA_WIDTH8)
                                       4.27e-04 5.07e-04 2.75e+05 1.21e-03   0.4
      U0_data_sampling (data_sampling) 2.71e-04 2.84e-04 4.83e+05 1.04e-03   0.4
      U0_edge_bit_counter (edge_bit_counter)
                                       2.96e-03 9.24e-04 4.37e+05 4.33e-03   1.5
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8)
                                       1.94e-03 4.76e-04 4.51e+05 2.87e-03   1.0
    U0_UART_TX (UART_TX_DATA_WIDTH8)   1.37e-03 1.88e-04 8.01e+05 2.35e-03   0.8
      U0_parity_calc (parity_calc_WIDTH8)
                                       4.39e-04 5.91e-05 3.03e+05 8.01e-04   0.3
      U0_mux (mux)                     3.47e-06 7.41e-06 3.56e+04 4.64e-05   0.0
      U0_Serializer (Serializer_WIDTH8)
                                       5.31e-04 7.34e-05 3.16e+05 9.21e-04   0.3
      U0_fsm (uart_tx_fsm)             1.78e-04 3.31e-05 1.41e+05 3.52e-04   0.1
  U1_ClkDiv (ClkDiv_1)                 4.26e-03 6.93e-04 5.70e+05 5.53e-03   1.9
    add_49 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.47e+04 8.47e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 5.83e+04 5.83e-05   0.0
  U0_ClkDiv (ClkDiv_0)                 9.26e-04 6.79e-04 5.42e+05 2.15e-03   0.7
    add_49 (ClkDiv_0_DW01_inc_0)       4.19e-05 9.78e-06 8.45e+04 1.36e-04   0.0
  U0_PULSE_GEN (PULSE_GEN)                0.000 9.89e-06 2.17e+04 3.16e-05   0.0
  U0_UART_FIFO (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                       1.01e-02 5.87e-02 2.43e+06 7.12e-02  24.5
    u_r2w_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1)
                                       8.95e-04 5.83e-03 9.08e+04 6.82e-03   2.3
    u_fifo_wr (fifo_wr_P_SIZE4)        7.99e-04 5.88e-03 2.54e+05 6.93e-03   2.4
    u_w2r_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0)
                                       4.05e-04 5.85e-05 7.60e+04 5.40e-04   0.2
    u_fifo_rd (fifo_rd_P_SIZE4)        3.61e-04 5.67e-05 2.45e+05 6.63e-04   0.2
    u_fifo_mem (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                       7.00e-03 4.68e-02 1.75e+06 5.56e-02  19.1
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                       1.30e-03 8.74e-03 1.96e+05 1.02e-02   3.5
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 1.83e-04 2.26e-03 2.53e+04 2.47e-03   0.8
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 8.33e-05 2.38e-04 2.48e+04 3.46e-04   0.1
1
