# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:35 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] outs[0] outs[1] outs[2] outs[3] outs_valid index[0] index[1] \
 index[2] index_valid

.latch       n100 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n105 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n110 control.tehb.dataReg[0]  0
.latch       n115 control.tehb.dataReg[1]  0
.latch       n120 control.tehb.dataReg[2]  0
.latch       n125 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n69
01 1
.names control.tehb.control.fullReg new_n69 ins_ready[1]
01 1
.names ins_valid[0] new_n69 new_n71
00 1
.names ins_valid[2] new_n71 new_n72
11 1
.names control.tehb.control.fullReg new_n72 ins_ready[2]
01 1
.names ins_valid[3] new_n71 new_n74
11 1
.names new_n72 new_n74 new_n75
01 1
.names control.tehb.control.fullReg new_n75 ins_ready[3]
01 1
.names new_n72 new_n75 new_n77
00 1
.names new_n71 new_n77 new_n78
11 1
.names ins_valid[4] new_n78 new_n79
11 1
.names control.tehb.control.fullReg new_n79 ins_ready[4]
01 1
.names ins_valid[5] new_n78 new_n81
11 1
.names new_n79 new_n81 new_n82
01 1
.names control.tehb.control.fullReg new_n82 ins_ready[5]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n84
11 1
.names new_n69 new_n75 new_n85
00 1
.names new_n79 new_n85 new_n86
00 1
.names new_n82 new_n86 new_n87
00 1
.names control.tehb.control.fullReg new_n87 new_n88
00 1
.names new_n84 new_n88 index[0]
00 0
.names ins[0] index[0] new_n90
10 1
.names ins[4] index[0] new_n91
11 1
.names new_n90 new_n91 new_n92
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n93
11 1
.names control.tehb.control.fullReg new_n77 new_n94
00 1
.names new_n93 new_n94 index[1]
00 0
.names new_n92 index[1] new_n96
00 1
.names ins[8] index[0] new_n97
10 1
.names ins[12] index[0] new_n98
11 1
.names new_n97 new_n98 new_n99
00 1
.names index[1] new_n99 new_n100_1
10 1
.names new_n96 new_n100_1 new_n101
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg new_n102
11 1
.names new_n79 new_n82 new_n103
00 1
.names control.tehb.control.fullReg new_n103 new_n104
00 1
.names new_n102 new_n104 index[2]
00 0
.names new_n101 index[2] new_n106
00 1
.names ins[16] index[0] new_n107
10 1
.names ins[20] index[0] new_n108
11 1
.names new_n107 new_n108 new_n109
00 1
.names index[1] index[2] new_n110_1
01 1
.names new_n109 new_n110_1 new_n111
01 1
.names new_n106 new_n111 outs[0]
00 0
.names ins[1] index[0] new_n113
10 1
.names ins[5] index[0] new_n114
11 1
.names new_n113 new_n114 new_n115_1
00 1
.names index[1] new_n115_1 new_n116
00 1
.names ins[9] index[0] new_n117
10 1
.names ins[13] index[0] new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names index[1] new_n119 new_n120_1
10 1
.names new_n116 new_n120_1 new_n121
00 1
.names index[2] new_n121 new_n122
00 1
.names ins[17] index[0] new_n123
10 1
.names ins[21] index[0] new_n124
11 1
.names new_n123 new_n124 new_n125_1
00 1
.names new_n110_1 new_n125_1 new_n126
10 1
.names new_n122 new_n126 outs[1]
00 0
.names ins[2] index[0] new_n128
10 1
.names ins[6] index[0] new_n129
11 1
.names new_n128 new_n129 new_n130
00 1
.names index[1] new_n130 new_n131
00 1
.names ins[10] index[0] new_n132
10 1
.names ins[14] index[0] new_n133
11 1
.names new_n132 new_n133 new_n134
00 1
.names index[1] new_n134 new_n135
10 1
.names new_n131 new_n135 new_n136
00 1
.names index[2] new_n136 new_n137
00 1
.names ins[18] index[0] new_n138
10 1
.names ins[22] index[0] new_n139
11 1
.names new_n138 new_n139 new_n140
00 1
.names new_n110_1 new_n140 new_n141
10 1
.names new_n137 new_n141 outs[2]
00 0
.names ins[3] index[0] new_n143
10 1
.names ins[7] index[0] new_n144
11 1
.names new_n143 new_n144 new_n145
00 1
.names index[1] new_n145 new_n146
00 1
.names ins[11] index[0] new_n147
10 1
.names ins[15] index[0] new_n148
11 1
.names new_n147 new_n148 new_n149
00 1
.names index[1] new_n149 new_n150
10 1
.names new_n146 new_n150 new_n151
00 1
.names index[2] new_n151 new_n152
00 1
.names ins[19] index[0] new_n153
10 1
.names ins[23] index[0] new_n154
11 1
.names new_n153 new_n154 new_n155
00 1
.names new_n110_1 new_n155 new_n156
10 1
.names new_n152 new_n156 outs[3]
00 0
.names new_n78 new_n103 new_n158
11 1
.names control.tehb.control.fullReg new_n158 new_n159
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n159 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n159 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n162
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n163
01 1
.names new_n162 new_n163 new_n164
00 1
.names rst new_n164 new_n165
00 1
.names new_n159 new_n165 n125
01 1
.names new_n162 n125 n100
01 0
.names new_n163 n125 n105
01 0
.names control.tehb.control.fullReg new_n164 new_n169
00 1
.names new_n158 new_n169 new_n170
01 1
.names control.tehb.dataReg[0] new_n170 new_n171
10 1
.names new_n87 new_n170 new_n172
01 1
.names new_n171 new_n172 new_n173
00 1
.names rst new_n173 n110
00 1
.names control.tehb.dataReg[1] new_n170 new_n175
10 1
.names new_n77 new_n170 new_n176
01 1
.names new_n175 new_n176 new_n177
00 1
.names rst new_n177 n115
00 1
.names control.tehb.dataReg[2] new_n170 new_n179
10 1
.names new_n103 new_n170 new_n180
01 1
.names new_n179 new_n180 new_n181
00 1
.names rst new_n181 n120
00 1
.end
