// Seed: 3692668618
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  wire  id_4;
  uwire id_5;
  assign id_5 = -1'h0;
  assign module_2.id_15 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd77,
    parameter id_3 = 32'd15
) (
    output tri id_0,
    input tri1 id_1,
    output wand _id_2,
    output supply1 _id_3
);
  logic [id_3 : id_2] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    output tri id_9,
    input wand id_10
    , id_15,
    input uwire id_11,
    input supply0 id_12,
    output logic id_13
);
  wire id_16;
  assign id_15 = 1;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  initial begin : LABEL_0
    id_15 <= 1;
    id_13 <= -1 > 1'h0;
  end
endmodule
