library ieee;
use ieee.std_logic_1164.all;

entity 38decoder is
	port(
	A: in std_logic_vector 2 downto 0;
	B:out std_logic_vector 7 downto 0);
end 38decoder;

architecture arch_38decoder of 38decoder is
begin
	process(A)
		case A is
			when '000' => B <= '00000001';
			when '001' => B <= '00000010';
			when '010' => B <= '00000100';
			when '011' => B <= '00001000';
			when '100' => B <= '00010000';
			when '101' => B <= '00100000';
			when '110' => B <= '01000000';
			when '111' => B <= '10000000';
		end case;
	end process;
end arch_38decoder;
			