{
    "code": "module TopModule (\n    input logic clk,        // Clock signal, positive edge triggered\n    input logic resetn,     // Active-low synchronous reset\n    input logic in,         // Serial input to the shift register\n    output logic out        // Serial output from the shift register\n);\n\nlogic [3:0] shift_reg;\n\nalways @(posedge clk) begin\n    if (!resetn) begin\n        shift_reg <= 4'b0000;\n    end else begin\n        shift_reg <= {shift_reg[2:0], in};\n    end\nend\n\nassign out = shift_reg[0];\n\nendmodule",
    "test_results": {
        "num_mismatch": 138,
        "passfail": "R"
    }
}