; generated by Norcroft RISC OS ARM C vsn 5.06 (Acorn Computers Ltd) [May 25 1995]

        AREA |C$$code|, CODE, READONLY
|x$codeseg|

        DCB     &72,&61,&73,&65
        DCB     &00,&00,&00,&00
        DCD     &ff000008

        IMPORT  __rt_stkovf_split_small
        IMPORT  log10
        IMPORT  __rt_sdiv10
rase
        MOV      ip,sp
        STMDB    sp!,{v1-v6,fp,ip,lr,pc}
        SUB      fp,ip,#4
        CMP      sp,sl
        BLLT     __rt_stkovf_split_small
        MOV      v4,#0
        LDR      v1,[pc, #L0000bc-.-8]
        LDR      ip,[sl,#-0]
        ADD      v1,ip,v1
        LDR      a1,[v1,#8]
        FLTD     f0,a1
        STFD     f0,[sp,#-8]!
        LDMIA    sp!,{a1,a2}
        BL       log10
        MVFS     f0,f0
        STFS     f0,[v1,#&10]
        LDR      a1,[v1,#4]
        LDR      v3,[v1,#0]
        CMP      v3,a1
        LDMGTDB  fp,{v1-v6,fp,sp,pc}^
        MOV      v2,v1
|L000060.J4.rase|
        FLTS     f1,v3
        LDFS     f0,[v2,#&10]
        MUFS     f0,f1,f0
        FIXSZ    a1,f0
        ADD      v5,a1,#1
        MOV      v1,#1
        CMP      v5,#1
        BLT      |L0000a8.J8.rase|
|L000080.J7.rase|
        LDR      v6,[v2,#&c]
        LDRB     a1,[v6,v1]
        LDR      a2,[v2,#8]
        MLA      a1,a2,a1,v4
        BL       __rt_sdiv10
        MOV      v4,a1
        STRB     a2,[v6,v1]
        ADD      v1,v1,#1
        CMP      v1,v5
        BLE      |L000080.J7.rase|
|L0000a8.J8.rase|
        ADD      v3,v3,#1
        LDR      a1,[v2,#4]
        CMP      v3,a1
        BLE      |L000060.J4.rase|
        LDMDB    fp,{v1-v6,fp,sp,pc}^
L0000bc
        DCD     |x$dataseg|

ipower
        MOV      a3,#1
|L0000c4.J4.ipower|
        CMP      a2,#0
        MOVLE    a1,a3
        MOVLES   pc,lr
        TST      a2,#1
        MULNE    a3,a1,a3
        MUL      a4,a1,a1
        MOV      a1,a4
        ADD      a2,a2,a2,LSR #31
        MOV      a2,a2,ASR #1
        B        |L0000c4.J4.ipower|

        DCB     &70,&6f,&77,&65
        DCB     &72,&73,&00,&00
        DCD     &ff000008

        IMPORT  clock
        IMPORT  atoi
        IMPORT  _printf
        IMPORT  malloc
        IMPORT  __rt_sdiv
        EXPORT  powers
powers
        MOV      ip,sp
        STMDB    sp!,{a1,a2,v1-v6,fp,ip,lr,pc}
        SUB      fp,ip,#4
        STFE     f4,[sp,#-&c]!
        CMP      sp,sl
        BLLT     __rt_stkovf_split_small
        MOV      v2,a1
        MOV      v1,a2
        BL       clock
        MOV      v6,a1
        TEQ      v2,#1
        TEQNE    v2,#2
        ADDEQ    a1,pc,#L000184-.-8
        BEQ      |L0001e8.J32.powers|
        LDR      a1,[v1,#4]
        BL       atoi
        LDR      v2,[pc, #L0001a4-.-8]
        LDR      ip,[sl,#-0]
        ADD      v2,ip,v2
        STR      a1,[v2,#0]
        LDR      a1,[v1,#8]!
        BL       atoi
        LDR      v4,[pc, #L0001a8-.-8]
        LDR      ip,[sl,#-0]
        ADD      v4,ip,v4
        STR      a1,[v4,#0]
        MOV      a2,a1
        LDR      a1,[v2,#0]
        CMP      a1,#2
        BLT      |L00017c.J9.powers|
        LDR      ip,[pc, #L0001ac-.-8]
        CMP      a1,ip
        BLE      |L0001dc.J8.powers|
|L00017c.J9.powers|
        ADD      a1,pc,#L0001b0-.-8
        B        |L0001e8.J32.powers|
L000184
        DCB     &55,&73,&61,&67
        DCB     &65,&3a,&20,&50
        DCB     &6f,&77,&65,&72
        DCB     &73,&20,&3c,&6e
        DCB     &75,&6d,&62,&65
        DCB     &72,&3e,&20,&3c
        DCB     &72,&61,&69,&73
        DCB     &65,&3e,&0a,&00
L0001a4
        DCD     numb
L0001a8
        DCD     expon
L0001ac
        DCD     &0be486f3
L0001b0
        DCB     &3c,&6e,&75,&6d
        DCB     &62,&65,&72,&3e
        DCB     &20,&69,&73,&20
        DCB     &62,&65,&74,&77
        DCB     &65,&65,&6e,&20
        DCB     &32,&20,&61,&6e
        DCB     &64,&20,&31,&39
        DCB     &39,&35,&32,&36
        DCB     &31,&33,&31,&20
        DCB     &6f,&6e,&6c,&79
        DCB     &0a,&00,&00,&00
|L0001dc.J8.powers|
        CMP      a2,#2
        BGE      |L00021c.J12.powers|
        ADD      a1,pc,#L0001f0-.-8
|L0001e8.J32.powers|
        BL       _printf
        B        |L0003ec.J31.powers|
L0001f0
        DCB     &3c,&72,&61,&69
        DCB     &73,&65,&3e,&20
        DCB     &69,&73,&20,&62
        DCB     &65,&74,&77,&65
        DCB     &65,&6e,&20,&32
        DCB     &20,&61,&6e,&64
        DCB     &20,&32,&31,&34
        DCB     &37,&34,&38,&33
        DCB     &36,&34,&37,&20
        DCB     &6f,&6e,&6c,&79
        DCB     &0a,&00,&00,&00
|L00021c.J12.powers|
        LDR      v1,[pc, #L0001a4-.-8]
        LDR      ip,[sl,#-0]
        ADD      v1,ip,v1
        FLTD     f0,a1
        STFD     f0,[sp,#-8]!
        LDMIA    sp!,{a1,a2}
        BL       log10
        MVFD     f4,f0
        LDFD     f1,[pc, #L0003f8-.-8]
        ADFD     f0,f0,f1
        LDR      v5,[v1,#0]
        LDR      a1,[v4,#0]
        MOV      v3,a1
        FLTD     f1,a1
        MUFD     f0,f1,f0
        FIXSZ    a1,f0
        ADD      v1,a1,#1
        ADD      a1,v1,#1
        BL       malloc
        LDR      a2,[pc, #L000400-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        MOV      a1,#1
        CMP      v1,#1
        BLT      |L00029c.J15.powers|
        MOV      a3,#0
|L000288.J14.powers|
        LDR      a4,[a2,#0]
        STRB     a3,[a4,a1]
        ADD      a1,a1,#1
        CMP      a1,v1
        BLE      |L000288.J14.powers|
|L00029c.J15.powers|
        MOV      a1,#1
        LDR      a2,[pc, #L000400-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        LDR      a2,[a2,#0]
        STRB     a1,[a2,#1]
        LDR      a2,[pc, #L000404-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        LDFD     f0,[pc, #L000408-.-8]
        DVFD     f0,f0,f4
        FIXSZ    v2,f0
        LDR      a2,[v4,#0]
        CMP      v2,a2
        MOVGT    v2,#1
        MOV      a1,v2
        BL       __rt_sdiv
        MOV      v4,a2
        MOV      a2,v2
        LDR      a1,[pc, #L0001a4-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        LDR      a1,[a1,#0]
        BL       ipower
        LDR      a2,[pc, #L0001a4-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        LDR      a1,[pc, #L0001a8-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        LDR      a2,[a1,#0]
        MOV      a1,v2
        BL       __rt_sdiv
        LDR      a2,[pc, #L0001a8-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        BL       rase
        TEQ      v4,#0
        BEQ      |L000380.J20.powers|
        LDR      a1,[pc, #L0001a4-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        STR      v5,[a1,#0]
        SUB      a1,v3,v4
        ADD      a1,a1,#1
        LDR      a2,[pc, #L000404-.-8]
        LDR      ip,[sl,#-0]
        ADD      a2,ip,a2
        STR      a1,[a2,#0]
        LDR      a1,[pc, #L0001a8-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        STR      v3,[a1,#0]
        BL       rase
|L000380.J20.powers|
        MOV      a3,v3
        MOV      a2,v5
        ADD      a1,pc,#L000410-.-8
        BL       _printf
        MOVS     v2,v1
        LDR      v3,[pc, #L000400-.-8]
        LDR      ip,[sl,#-0]
        ADD      v3,ip,v3
        BEQ      |L0003bc.J23.powers|
|L0003a4.J22.powers|
        LDR      a1,[v3,#0]
        LDRB     a2,[a1,v2]
        ADD      a1,pc,#L000428-.-8
        BL       _printf
        SUBS     v2,v2,#1
        BNE      |L0003a4.J22.powers|
|L0003bc.J23.powers|
        SUB      a3,v1,#1
        LDR      a1,[pc, #L000400-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        LDR      a1,[a1,#0]
        LDRB     a2,[a1,v1]
        ADD      a1,pc,#L00042c-.-8
        BL       _printf
        BL       clock
        SUB      a2,a1,v6
        ADD      a1,pc,#L00044c-.-8
        BL       _printf
|L0003ec.J31.powers|
        MOV      a1,#0
        LDFE     f4,[fp,#-&38]
        LDMDB    fp,{v1-v6,fp,sp,pc}^
L0003f8
        DCFD    0.000000002
L000400
        DCD     fig
L000404
        DCD     begin
L000408
        DCFD    8.3
L000410
        DCB     &25,&64,&20,&5e
        DCB     &20,&25,&64,&20
        DCB     &69,&73,&20,&65
        DCB     &78,&61,&63,&74
        DCB     &6c,&79,&0a,&0a
        DCB     &00,&00,&00,&00
L000428
        DCB     &25,&64,&00,&00
L00042c
        DCB     &0a,&0a,&28,&77
        DCB     &68,&69,&63,&68
        DCB     &20,&69,&73,&20
        DCB     &61,&62,&6f,&75
        DCB     &74,&20,&25,&64
        DCB     &20,&78,&20,&31
        DCB     &30,&5e,&25,&64
        DCB     &29,&0a,&00,&00
L00044c
        DCB     &54,&69,&6d,&65
        DCB     &20,&74,&61,&6b
        DCB     &65,&6e,&3a,&20
        DCB     &25,&64,&20,&63
        DCB     &73,&65,&63,&73
        DCB     &0a,&0a,&00,&00

        AREA |C$$data|,DATA

|x$dataseg|

begin
        DCD     &00000000

expon
        DCD     &00000000

numb
        DCD     &00000000

fig
        DCD     &00000000
        DCFS    4.0

        END
