[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADV212BBCZ-150 production of ANALOG DEVICES from the text: Wavescale Video Codec\n ADV212\n \n  \n \nRev. B \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 www.analog.com  \nFax: 781.461.3113 ©2006–2010 Analog Devices, Inc. All rights reserved. FEATURES \nImplementation of a JPEG2000-compatible video CODEC for \nvideo and still images through the ADV212 Wavescale \nvideo compression/decompression engine \nIdentical pinout and footprint to the ADV202; and support \nfor all the functionality of the ADV202 \nPower reduction of at least 30% compared with ADV202 JTAG/boundary scan support Patented spatial ultraefficient recursive filtering (SURF) \ntechnology for low power, low cost wavelet-based compression \nSupport for both 9/7 and 5/3 wa velet transforms with up to \n5 levels of transform \n9/7 wavelet support for tiles up to 1.048 million samples 5/3 wavelet support for tiles up to 262,144 samples Video interface direct support for ITU-R BT.656, SMPTE 125M \nPAL/NTSC, SMPTE 274M, SMPTE 293M (525p), and ITU-R BT.1358 (625p) or any video format with a maximum input rate of 65 MSPS for irreversible mode or 40 MSPS for reversible mode \nProgrammable tile/image size with widths of up to \n4096 pixels in single-component mode; maximum tile/image height of 4096 pixels \nAbility to combine 2 or more ADV212s to support full-frame \nSMPTE 274M HDTV (1080i) or SMPTE 296M (720p) \nFlexible, asynchronous SRAM-style host interface support \nfor glueless connection to most 16-/32-bit microcontrollers and ASICs \n2.5 V or 3.3 V input/output and 1.5 V core supply 2 package and speed grade options \n12 mm × 12 mm, 121-ball CSP_BGA with a speed grade of \n115 MHz  \n13 mm × 13 mm, 144-ball CSP_BGA with a speed grade of \n150 MHz APPLICATIONS \nNetworked video and image distribution systems Wireless video and image distribution Image archival/retrieval Digital CCTV and surveillance systems Digital cinema systems Professional video editing and recording Digital still cameras Digital camcorders \nGENERAL DESCRIPTION \nThe ADV212 Wavescale® video compression/decompression \n(CODEC) is a single-chip JPEG2000 CODEC targeted for video \nand high bandwidth image compression applications that can benefit from the enhanced quality and features provided by the JPEG2000 (J2K) ISO/IEC15444-1 image compression standard. \nThe part implements the computationally intensive operations \nof the JPEG2000 image compression standard and provides \nfully compliant code stream generation for most applications.  \nThe dedicated video port of the ADV212 provides glueless con-\nnection to common digital video standards such as ITU-R BT.656, SMPTE 125M, SMPTE 293M (525p), ITU-R BT.1358 (625p), SMPTE 274M (1080i), and SMPTE 296M (720p). A \nvariety of other high speed, synchronous pixel and video \nformats can also be supported by using the programmable \nframing and validation signals.  \nThe ADV212 is an upgrade version of the ADV202, which is \nidentical in pinout and footprint. It supports all of the func-tionality of the ADV202 and has the following additional options: JTAG/boundary scan support and power reduction of at least 30% compared with the ADV202. \n \nADV212  \n \nRev. B | Page 2 of 44 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1  \nApplications  ....................................................................................... 1  \nGeneral Description  ......................................................................... 1  \nRevision History  ............................................................................... 2  \nJPEG2000 Feature Support  .............................................................. 3  \nFunctional Block Diagram  .............................................................. 3  \nSpecifications  ..................................................................................... 4  \nSupply Voltages and Current  ...................................................... 4  \nInput/Output Specifications  ........................................................ 4  \nClock and RESET  Specifications  ................................................ 5  \nNormal Host Mo de—Write Operation  ..................................... 6  \nNormal Host Mode —Read Operation ...................................... 7  \nDREQ /DACK  DMA Mode —Single F IFO Write Operation  .. 8 \nDREQ /DACK  DMA Mode —Single FIFO Read Operation  . 10 \nExternal DM A Mode —FIFO Write, Burst Mode  .................. 12 \nExternal DMA Mode —FIFO Read, Burst Mode  ................... 13 \nStreaming Mode (JDATA) —FIFO Read/Write  ...................... 14 \nVDATA Mode Timing  ............................................................... 15 \nRaw Pixel Mode Timing  ............................................................ 17 \nJTAG Timing  ............................................................................... 18 \nAbsolute Maximum Ratings  .......................................................... 19 \nThermal Resistance  .................................................................... 19 \nESD Caution  ................................................................................ 19 \nPin Configurations and Function Descriptions  ......................... 20 \nTheory of Operation  ...................................................................... 25 \nWavel et Engine  ........................................................................... 25 \nEntropy CODECs  ....................................................................... 25 \nEmbedded Processor System  .................................................... 25 Memo ry System  .......................................................................... 25 \nInternal DMA Engine  ................................................................ 25 \nADV212 Interfaces  ......................................................................... 26 \nVideo I nterface (VDATA Bus)  .................................................. 26 \nHost Interface (HDATA Bus)  ................................................... 26 \nDirect and Indirect Registers  .................................................... 26 \nControl Access Registers  ........................................................... 27 \nPin Configuration and Bus Sizes/Modes  ................................ 27 \nStage Register  .............................................................................. 27 \nJDATA Mode  ............................................................................... 27 \nExternal DMA Engine  ............................................................... 27 \nInternal Registers  ............................................................................ 28 \nDirect Registers  ........................................................................... 28 \nIndirect Registers  ........................................................................ 29 \nPLL Registers  .............................................................................. 30 \nHardware Boot Modes and Power Considerations  ............... 31 \nVideo Input Formats  ...................................................................... 32 \nApplications Informat ion .............................................................. 34 \nEncode —Multichip Mode  ......................................................... 34 \nDecode —Multichip Master/Slave  ............................................ 35 \nDigital Still Camera/Camcorder  .............................................. 36 \nEncode/Decode SDTV Video Application  ............................. 37 \n32-Bit Host Application  ............................................................. 38 \nHIPI (Host Interface —Pixel Interface)  ................................... 39 \nJDATA Interface ......................................................................... 40 \nOutline Dimensions  ....................................................................... 41 \nOrdering Guide  .......................................................................... 42 \n \n \nREVISION HISTORY  \n4/10— Rev. A to Rev. B  \nAdded Wavescale Information  .................................... Throughout  \nChanges to Features Section............................................................ 1 \nChanges to Table 16  ........................................................................ 20 \nChanges to Vi deo Interface (VDATA Bus) Section, Changes to  \nTable 17  ............................................................................................ 26 \nChanges to Hardware Boot Modes Section  ................................ 31 \nChanges to Encode —Multichip Mode Section .......................... 34 \n 4/08— Rev. 0 to Rev. A  \nChange to Table 1, Static Current Parameter  ................................. 4 \n \n10/06— Revision 0: Initial Version  \n \n ADV212 \n \nRev. B | Page 3 of 44 The AD V212 can process images at a rate of 40 MSPS in \nreversible mode and at higher rates when used in irreversible \nmode. The ADV212 contains a dedicated wavelet transform \nengine, three entropy CODEC s, an on -board memory system, \nand an embedded reduced instructi on set computer (RISC) \nprocessor t hat can provide a complete JPEG 2000 compression/  \ndecompression solution.  \nThe wavelet processor supports the 9/7 irreversible wavelet transform and the 5/3 wavelet transform in reversible and irreversible modes. The entropy  CODEC s support all features  \nin the JPEG 2000 Part 1 specification except maximum shift \nregion of interest (ROI).  \nThe ADV212 operates on a rectangular array of pixel samples \ncalled a tile. A tile can contain a complete image, up to the \nmaximum supported s ize, or some portion of an image. The \nmaximum horizontal tile size supported depends on the wavelet transform selected and the number of samples in the tile.  \nImages larger than the ADV212  maximum tile size can be \nbroken into individual tiles and then sent sequentially to the chip while maintaining a single, fully compliant JPEG 2000 code \nstream for the entire image.  JPEG 2000 FEATURE SUPPORT  \nThe ADV212 supports a broad set of features that are included \nin Part 1 of the JPEG 2000 standard (ISO/IEC 15444).  \nDepending on the particular application requirements, the \nADV212 can  provide varying levels of JPEG2000 compression \nsupport. It can provide raw code block and attribute data output, which allows the host software to have complete control \nover generation of th e JPEG 2000 code stream and other aspects \nof the compression process such as bit -rate control. \nAddition ally, the ADV212 can create a  complete, fully \ncompliant JPEG2 000 code stream (J2C) and enhanced file \nformats such as JP2.  \n \nFUNCTIONAL BLOCK DIA GRAM \nPIXEL I/F\nEXTERNAL\nDMA CTRLWAVELET\nENGINE\nINTERNAL BUS AND DMA ENGINEPIXEL I/F EC1 EC2 EC3\nEMBEDDED\nRISC\nPROCESSOR\nSYSTEMRAM ROMADV212CODE FIFOPIXEL FIFO\nATTR FIFOHOST I/F\n06389-001 \nFigure 1.  \n \nADV212  \n \nRev. B | Page 4 of 44 SPECIFICATI ONS \nSpecifications apply to IOVDD = 2.5 V or 3.3 V over the operating temperature range, unless otherwise specified.  \nSUPPLY VOLTAGES AND CURRENT  \nTable 1.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nDC Supply Voltage, Core  VDD  1.425  1.5  1.575  V  \nDC Supply Voltage, Input/Output IOVDD  2.375 2.5 2.625 V  \n IOVDD  3.135 3.3  3.465 V  \nInput Range  VIN −0.3   VDDI/O + 0.3  V  \nOperating Ambient Temperature Range in Free Air  T  −40  +25  +85  °C  \nStatic Current1IDD     60  mA  \nDynamic Current, Core (JCLK2 Frequency = 150 MHz)3   380 440 mA  \nDynamic Current, Core (JCLK2 Frequency = 108 MHz)    280 320 mA \nDynamic Current, Core (JCLK2 Frequency = 81 MHz)    210 290 mA \nDynamic Current, Input/Output    40 50 mA \n \n1 No clock or input/output activity.  \n2 For a definition of J CLK, see Figure 32. \n3 ADV212- 150 only.  \n \nINPUT/OUTPUT SPECIFICATIONS  \nTable 2.  \nParameter  Mnemonic  Min  Typ  Max  Unit  Test Conditions  \nHigh Level Input Voltage  VIH (3.3 V)   2.2   V  VDD = maximum  \n VIH (2.5 V)  1.9   V VDD = maximum  \nLow Level Input Voltage  VIL (3.3 V, 2.5 V)     0.6  V  VDD = minimum  \nHigh Level Output Voltage  VOH (3.3 V)  2.4   V VDD = minimum, I OH = −0.5 mA  \n VOH (2.5 V)   2.0   V VDD = minimum, I OH = −0.5 mA  \nLow Level Output Voltage  VOL (3.3 V, 2.5 V)     0.4  V VDD = minimum, I OL = +2 mA  \nHigh Level Input Current  IIH    1.0 µA VDD = maximum, V IN = V DD  \nLow Level Input Current   IIL    1.0 µA  VDD = maximum, V IN = 0 V \nHigh Level Three -State Leakage Current  IOZH    1.0 µA VDD = maximum, V IN = V DD  \nLow Level Three -State Leakage Current  IOZL    1.0 µA  VDD = maximum, V IN = 0 V \nInput Pin Capacitance  CI    8 pF  \nOutput Pin Cap acitance  CO   8 pF  \n \n ADV212 \n \nRev. B | Page 5 of 44 CLOCK AND RESET  SPECIFICATIONS  \nTable 3.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nMCLK Period  tMCLK  13.3  100  ns \nMCLK Frequency  fMCLK 10  75.18 MHz  \nMCLK Width Low  tMCLKL   6   ns \nMCLK Width High  tMCLKH   6   ns \nVCLK Period  tVCLK  13.4   50 ns \nVCLK Frequency  fVCLK 20  74.60 MHz  \nVCLK Width Low  tVCLKL  5   ns \nVCLK Width High  tVCLKH  5    ns \nRESET  Width Low  tRESET 5    MCLK cycles1 \n \n1 For a definition of MC LK, see Figure 32. \n \nMCLK\nVCLKtMCLK\ntMCLKH tMCLKL\ntVCLKH tVCLKLtVCLK\n06389-010 \nFigure 2. Input Clock  \n \nADV212  \n \nRev. B | Page 6 of 44 NORMAL HOST MODE —WRITE OPERATION  \nTable 4.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nWE to ACK , Direct Registers and FIFO Accesses  tACK (direct)  5  1.5 × JCLK + 7.01  ns \nWE to ACK , Indirect Registers  tACK (indirect)  5  2.5 × JCLK + 7.01 ns \nData Setup  tSD  3.0   ns \nData Hold  tHD  1.5    ns \nAddress Setup  tSA  2   ns  \nAddress Hold  tHA  2   ns  \nCS to WE Setup  tSC  0    ns \nCS Hold  tHC  0    ns  \nWrite Inacti ve Pulse Width (Minimum Time Until Next WE Pulse)  tWH  2.5 JCLK1   ns \nWrite Active Pulse Width  tWL  2.5 JCLK1   ns \nWrite Cycle Time  tWCYC  5 JCLK1   ns \n \n1 For a definition of J CLK, see Figure 32. \n \nADDR\nHDATAtSA\ntSC tHC\ntWL\ntACK\ntHD\ntSDtWHtWCYCtHA\nCS\nWE\nACK\nVALID\n06389-012 \nFigure  3. Normal Host Mode —Write Operation  \n \n ADV212 \n \nRev. B | Page 7 of 44 NORMAL HOST MODE —READ OPERATION  \nTable 5.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nRD to ACK , Direct Registers and FIFO Acc esses  tACK (direct)1 5   1.5 × JCLK + 7.02  ns \nRD to ACK , Indirect Registers  tACK (indirect)1 10.5 JCLK2  15.5 × JCLK + 7.02  ns \nRead Access Time, Direct Registers tDRD (direct)  5   1.5 × JCLK + 7.02  ns \nRead Access Time, Indirect Registers  tDRD (indirect)  10.5 JCLK2   15.5 × JCLK + 7.02  ns \nData Hold  tHZRD  2  8.5 ns  \nCS to RD Setup  tSC  0    ns  \nAddress Setup  tSA  2   ns \nCS Hold  tHC  0    ns \nAddress Hold  tHA  2    ns  \nRead Inactive Pulse Width  tRH  2.5 JCLK2   ns \nRead Active Pulse Width  tRL  2.5 JCLK2   ns \nRead Cycle Time, Direct Registers  tRCYC  5.0 JCLK2   ns \n \n1 Timing relationship between ACK  falling transition and HDATA valid is not guaranteed. HDATA val id hold time is guaranteed with respect to RD rising transition.  \nA minimum of three  JCLK cycles is recommended between ACK  assert and RD deassert.  \n2 For a definition of JCLK , see Figure 32. \n \nADDRtSA\ntSCtHA\ntHC\ntRL\ntACK\ntDRD tHZRDtRHtRCYC\nHDATACS\nRD\nACK\nVALID\n06389-011 \nFigure 4. Normal Host Mode —Read Operation  \n \nADV212  \n \nRev. B | Page 8 of 44 DREQ /DACK  DMA MODE—SINGLE FIFO WRITE OPERATION  \nTable 6.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nDREQ  Pulse Width  DREQ PULSE  1 JCLK1  15 JCLK1 ns \nDACK  Assert to Subsequent DREQ  Delay  tDREQ 2.5 JCLK1  3.5 × JCLK + 8.51 ns \nWE to DACK  Setup  tWESU  0    ns  \nData to DACK  Deassert Setup  tSU  2   ns  \nData to DACK  Deassert Hold  tHD  2   ns  \nDACK  Assert Pulse Width  DACK LOW 2 JCLK1   ns \nDACK  Deassert Pulse Width  DACK HIGH 2 JCLK1   ns  \nWE Hold After DACK  Deassert  tWEHD  0    ns  \nWE Assert to FSRQ  Dea ssert (FIFO Full)  WFSRQ   1.5 JCLK1  2.5 × JCLK + 7.51 ns \nDACK  to DREQ  Deassert (DR × PULS = 0)  tDRE QRTN  2.5 JCLK1   3.5 × JCLK + 9.01 ns \n \n1 For a definition of JCLK, see Figure 32. \n \nWEDACKDREQ\nHDATA 3 2 1 0DREQ PULSE\ntDREQ\nDACK HIGH\nDACK LOW\ntWESU\ntSUtHDtWEHD\n06389-013 \nFigure 5. Single Write for DREQ /DACK  DMA Mode for Assign ed DMA Channel  \n(EDMOD0/EDMOD1[ 14:1] Not Programmed to a Value of 0000)  \n \nWEDACKDREQ\nHDATA 0 1 2tDREQ RTN\nDACK HIGH\nDACK LOW\ntWESU\ntSUtHDtWEHD\n06389-014 \nFigure 6. Single Write for DREQ /DACK  DMA Mode for Assigned DMA Channel  \n(EDMOD0/EDMOD1[ 14:11 ] Programmed to a Value of 0000)  \n \n ADV212 \n \nRev. B | Page 9 of 44 WEFBDACKDREQ\nHDATA 0 1 2DREQ PULSE\ntDREQ\nDACK HIGH\nDACK LOW\ntWESU\ntSUtHDtWEHD\n06389-015 \nFigure 7. Single Write Cycle for Fly -By DMA Mode  \n(DREQ  Pulse Width Is Programmable)  \n \nRDFCS0\nHDATA 1 2FIFO NOT FULLWFSRQ\nFIFO FULL\nNOT WRITTEN TO FIFOFSRQ0\n0\ntSU tHD\n06389-021 \nFigure 8. Single Write Access for DCS DMA Mode  \n \nADV212  \n \nRev. B | Page 10 of 44 DREQ /DACK  DMA MODE—SINGLE FIFO READ OPERATION  \nTable 7.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nDREQ  Pulse Width  DREQ PULSE   1 JCLK 1  15 JCLK1 ns \nDACK  Assert to Subsequent DREQ  Delay  tDREQ 2.5 JCLK1   3.5 × JCLK + 9.01 ns  \nRD to DACK  Setup  tRDSU  0    ns  \nDACK  to Data Valid  tRD  2.5   11 ns  \nData Hold  tHD  1.5    ns \nDACK  Assert Pulse Width  DACK LOW 2 JCLK1   ns \nDACK  Deassert Pulse Width  DACK HIGH 2 JCLK1   ns \nRD Hold after DACK  Deassert  tRDHD  0    ns  \nRD Assert to FSRQ  Deassert (FIFO Empty)  RDFSRQ   1.5 JCLK1  2.5 × JCLK + 9.01 ns  \nDACK  to DREQ  Deassert (DR × PULS = 0)  tDREQ RTN 2.5 JCLK1  3.5 × JCLK + 9.01  ns \n \n1 For a definition of JC LK, see Figure 32. \n \nRDDACKDREQ\nHDATA 0 1 2tRD tHDDREQ PULSE\ntDREQ\ntRDSUtRDHDDACK HIGH\nDACK LOW\n06389-018 \nFigure 9. Single Read for DREQ /DACK  DMA Mode for Assign ed DMA Channel  \n(EDMOD0/EDMOD1[ 14:11 ] Not Programmed to a Value of 0000)  \n \nRDDACKDREQ\nHDATA 0 1 2tRD tHDtDREQ RTN\ntRDSUtRDHDDACK HIGH\nDACK LOW\n06389-019 \nFigure 10. Single Read for DREQ /DACK  DMA Mode for Assign ed DMA Channel  \n(EDMOD0/EDMOD1[ 14:11 ] Programmed to a Value of 0000)  \n \n ADV212 \n \nRev. B | Page 11 of 44 RDFBDACKDREQ\n0 1 2tRD tHDtDREQDREQ PULSE\ntRDSUtRDHDDACK HIGH\nDACK LOW\nHDATA\n06389-020 \nFigure 11. Single Read Cycle for Fly -By DMA Mode  \n(DREQ  Pulse Width Is Programmable)  \n \nRD\nFSRQ0FCS0\nHDATA 0 1RDFSRQ\nFIFO NOT EMPTY\nFIFO EMPTY\ntHD tRD\n06389-090 \nFigure 12. Single Read Access for DCS DMA Mode  \n \nADV212  \n \nRev. B | Page 12 of 44 EXTERNAL DMA MODE —FIFO WRITE, BURST MODE  \nTable 8.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nDREQ  Pulse Width1 DREQ PULSE   1 JCLK 2  15 JCLK2 ns \nWE to DREQ  Deassert (DR × PULS = 0)  tDREQ RTN  2.5 JCLK2  3.5 × JCLK + 7.52  ns \nDACK  to WE Setup  tDACK SU  0    ns \nData Setup  tSU  2.5    ns  \nData Hold  tHD  2   ns  \nWE Assert Pulse Width  WE LOW 1.5 JCLK2   ns \nWE Deassert Pulse Width  WE HIGH 1.5 JCLK2   ns  \nWE Deassert to Next DREQ  tDREQ WAIT 2.5 JCLK2  4.5 × JCLK + 9.02 ns \nWE Deassert to DACK  Deassert  tWE_DACK  0   ns \n \n1 Applies to assigned DMA channel, i f EDMOD0/EDMOD1[ 14:11] is programmed to a nonzer o value.  \n2 For a definition of JCLK , see Figure 32. \nDREQ\nDACK\nWE\nHDATAWEHIGH WELOW tDACK SU\ntHD\ntSU\n0 1 13 14 15tDREQ WAITDREQ PULSE\ntWE_DACK\n06389-022 \nFigure 13. Burst Write Cycle for DREQ /DMA Mode for Assign ed DMA Channel  \n(EDMOD0/EDMOD1[14:1]  Not Programmed to a Value of 0000)  \nDREQ\nDACK\nWEWEHIGHWELOWtDACK SU\ntHD\ntSU\n0 1 13 14 15tDREQ WAITtDREQ RTN\nHDATAtWE_DACK\n06389-023 \nFigure 14. Burst Write Cycle for DREQ /DMA  Mode for Assign ed DMA Channel  \n(EDMOD0/EDMOD1[ 14:11 ] Programmed to a Value of 0000)  \nDREQ\nDACK\nWEFB\nHDATAWELOWtDACK SU\ntHD\ntSU\n0 1 13 14 15tDREQ WAIT\nWEHIGHtWE_DACK\n06389-024tDREQ RTN\n \nFigure 15. Burst Write Cycle for Fly -By DMA Mode  \n \n ADV212 \n \nRev. B | Page 13 of 44 EXTERNAL DMA MODE —FIFO READ, BURST MOD E \nTable 9.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nDREQ  Pulse Width1 DREQ PULSE   1 JCLK 2  15 JCLK2 ns \nRD to DREQ  Deassert (DR × PULS = 0)  tDREQ RTN  2.5 JCLK2  3.5 × JCLK + 7.52 ns  \nDACK  to RD Setup  tDACK SU  0    ns  \nRD to Data Valid   tRD  2.5   9.7 ns  \nData Hold  tHD  2.5   ns  \nRD Assert Pulse Width  RD LOW 1.5 JCLK2   ns \nRD Deassert Pulse Width  RD HIGH 1.5 JCLK2   ns  \nRD Deassert to Next DREQ  tDREQ WAIT 2.5 JCLK2  3.5 × JCLK + 7.52 ns \nRD Deassert to DACK  Deassert  tRD_DACK  0    ns  \n \n1 Applies to assigned DMA channel if EDMOD0 or EDMOD1  <14:11>  is programmed to a nonzero value. \n2 For a definition of JCLK , see Figure 32. \nDREQ\nDACK\nHDATA 0 1 13 14 15tDACK SUtDREQ WAITtDREQ PULSE\ntRDtHDtRD_DACK\nRDRDLOW RDHIGH\n06389-025 \nFigure 16. Burst Read Cycle for DREQ /DACK  DMA Mode  for Assigned DM A Channel  \n(EMOD0/EDMOD1[14:11] Not Programmed to a Value of 0 \nDREQ\nDACK\nHDATA 0 1 13 14 15tDACK SUtDREQ WAIT\ntDREQ RTN\ntRDtHDtRD_DACK\nRDRDLOWRDHIGH\n06389-026 \nFigure 17. Burst Read Cycle for DREQ /DACK  DMA Mode for Assigned DMA Channel  \n(EMOD0/EDMOD1 [14:1 1] Programm ed to a Value of 0000)  \nDREQ\nDACK\nRDFBtDACK SU\ntHDtDREQ WAIT\nHDATA 0 1 13 14 15\ntRDtDREQ RTN\ntRD_DACK\n06389-027 \nFigure 18. Burst Read Cycle for Fly -By DMA Mode  \n \nADV212  \n \nRev. B | Page 14 of 44 STREAMING  MODE (JDATA) —FIFO READ/WRITE  \nTable 10.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nMCLK to JDATA Valid  JDATA TD  1.5 JCLK1  2.5 × JCLK + 9.51 ns  \nMCLK to VALID Assert/Deassert  VALID TD 1.5 JCLK1  2.5 × JCLK + 8.01  ns  \nHOLD Setup to Rising MCLK  HOLD SU  3   ns  \nHOLD Hold from Rising MCLK  HOLD HD  3   ns  \nJDATA Setup to Rising MCLK  JDATA SU  3   ns  \nJDATA Hold from Rising MCLK  JDATA HD  3   ns  \n \n1 For a defin ition of JCLK, see Figure 32. \n \nMCLK\nJDATA\nVALID\nHOLDHOLD HD HOLD SUVALID TDJDATA SUJDATA TDJDATA HD\n06389-028 \nFigure 19. Streaming Mode Timing —Encode Mode JDATA Output  \n \nMCLK\nJDATA\nVALID\nHOLDHOLD HD\nHOLD SUVALID TDJDATA SUJDATA HD\n06389-029 \nFigure 20. Streaming  Mode Timing —Decode Mode JDATA Input  \n \n ADV212 \n \nRev. B | Page 15 of 44 VDATA MODE TIMING  \nTable 11.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nVCLK to VDATA Valid Delay (VDATA Output)  VDATA TD    12 ns \nVDATA Setup to Rising VCLK (VDATA Input)  VDATA SU  4   ns \nVDATA  Hold from Rising VCLK (VDATA Input)  VDATA HD  4   ns \nHSYNC Setup to Rising VCLK  HSYNC SU  3   ns \nHSYNC Hold from Rising VCLK  HSYNC HD  4   ns \nVCLK to HSYNC Valid Delay  HSYNC TD   12 ns \nVSYNC Setup to Rising VCLK  VSYNC SU  3   ns \nVSYNC Hold from Rising  VCLK  VSYNC HD  4   ns \nVCLK to VSYNC Valid Delay  VSYNC TD    12 ns \nFIELD Setup to Rising VCLK  FIELD SU  4   ns \nFIELD Hold from Rising VCLK  FIELD HD  3   ns \nVCLK to FIELD Valid  FIELD TD   12  \nDecode Slave Data Sync Delay  \n(HSYNC Low to First 0xFF of EAV/SA V Code)  SYNC DELAY   81  VCLK cycles  \nDecode Slave Data Sync Delay  \n(HSYNC Low to First Data for HVF Mode)    101  VCLK cycles  \n \n1 The sync delay value varies according to the application.  \n \nCr Y Cb Y FF EAV FF SAV Cb Y CrVCLK\nVDATA (IN) 00 00 00 00VDATA SU\nVDATA HD\n06389-091 \nFigure 21. Encode Video Mode Timing —CCIR 656 Mode  \n \nHSYNCHSYNC HD HSYNC SUVCLK\nCb Y Cb Y Cr Y VDATA (IN) Cr Y\n06389-092 \nFigure 22. Encode Video Mode Timing —HVF Mode (HSYNC Timing)  \n(HSYNC Programmed for Negative Polarity)  \n \nVSYNCVSYNC SUVCLK\nFIELDFIELD SU FIELD HDVSYNC HD\n06389-093 \nFigure 23. Encode Video Mode Timing —HVF Mode (VSYNC and FIELD Timing)  \n(VSYNC and FIELD Programmed for Negative Polarity)  \n \nADV212  \n \nRev. B | Page 16 of 44 FIELD SUVCLK\nVDATA (OUT)\nHSYNC (IN)00 00\nVSYNC (IN)\nFIELD (IN)Y Cb EAV FFVDATA TD\nVSYNC HDHSYNC SUHSYNC HD\nSYNC DELAYVSYNC SU\n06389-094 \nFigure 24. Decode Video Mode Timing —CCIR 656 Mode, Decode Slave  \n(HSYNC, VSYNC, and FIELD Programmed to Negative Polarity)  \nFIELD SUVDATA TD\nVSYNC HDHSYNC SU\nVSYNC SUVCLK\nY Cr Y Cb Y Cb\nHSYNC (IN)\nVSYNC (IN)VDATA (OUT)\nFIELD (IN)SYNC DELAYHSYNC HD\n06389-095 \nFigure 25. Decode Video Mode Timing —HVF Mode, Decode Slave  \n(HSYNC, VSYNC,  and FIELD Programmed to Negative Polarity)  \nVCLK\nCb Y Cr VDATA (OUT) FF 00 00 SAV\nHSYNC (OUT)\nVSYNC (OUT)\nFIELD (OUT)Cb\nHSYNC TDVDATA TD\nVSYNC TD\nFIELD TD\n06389-096 \nFigure 26. Decode Video Mode Timing —CCIR 656 Mode, Decode Master  \n(HSYNC, VSYNC, and FIELD Programmed to Negative Polarity)  \nVCLK\nCb Y Cr VDATA (OUT) Cb Y\nHSYNC (OUT)\nVSYNC (OUT)\nFIELD (OUT)Cr Y Cb YVDATA TD\nVSYNC TD\nFIELD TD\n06389-097 \nFigure 27. Decode Video Mode Timing —HVF Mode, Decode Master  \n(HSYNC, VSYNC, and FIELD Programmed to Negative Polarity)  \n \n ADV212 \n \nRev. B | Page 17 of 44 RAW PIXEL MODE TIMING \nTable 12.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nVCLK to PIXELDATA Valid Delay (PIXELDATA Output)1  VDATA TD    12 ns \nPIXELD ATA Setup to Rising VCLK (PIXELDATA Input)  VDATA SU  4   ns  \nPIXELDATA Hold from Rising VCLK (PIXELDATA Input)  VDATA HD  4   ns \nVCLK to VRDY Valid Delay  VRDY TD    12 ns  \nVFRM Setup to Rising VCLK (VFRAME Input)  VFRM SU  3   ns \nVFRM Hold from Rising VC LK (VFRAME Input)  VFRM HD  4   ns  \nVCLK to VFRM Valid Delay (VFRAME Output)  VFRM TD    12 ns  \nVSTRB Setup to Rising VCLK  VSTRB SU  4   ns \nVSTRB Hold from Rising VCLK  VSTRB HD  3   ns \n \n1 PIXELDATA is the actual data on the VDATA bus; pins and bus width depend on it but timing does not.  \n \nRAW PIXEL MODE—ENCODEVCLK\nPIXEL 1 PIXEL 2 PIXEL 3\nVSTRB HDVFRM SU VFRM HD\nVRDY TD\nVSTRB SUVDATA HD VDATA SU\nVFRM (IN)\nVSTRB (IN)VRDY (OUT)PIXELDATA (IN)\nRAW PIXEL MODE—DECODEVCLK\nPIXEL 1 PIXEL 2 PIXEL 3\nVSTRB SUVSTRB HDVFRM TDVDATA TD\nVRDY TDVFRM (OUT)\nVSTRB (IN)VRDY (OUT)PIXELDATA (OUT)\n06389-031 \nFigure 28. Raw Pixel Modes  \n \nADV212  \n \nRev. B | Page 18 of 44 JTAG TIMING  \nTable 13.  \nParameter  Mnemonic  Min  Typ  Max  Unit  \nTCK Period  TCK  134   ns  \nTDI or TMS Setup Time  TDI SU 4.0   ns  \nTDI or TMS Hold Time  TDI HD 4.0   ns \nTDO Hold Time  TDO HD  0.0   ns  \nTDO Valid  TDO VALID   10.0 ns \nTRS Hold Time  TRS HD  4.0   ns  \nTRS Setup Time  TRS SU 4.0   ns  \nTRS Pulse Width Low TRS LOW 4   TCK cycles  \n \nTDO VALID\nTDO HD\nTDISU TDIHD\nTRS SUTRS HDTCK\nTDO\nTDI\nTMS\nTRS\n06389-032 \nFigure 29. JTAG Timing  \n \n ADV212 \n \nRev. B | Page 19 of 44 ABSOLUTE MAXIMUM RAT INGS  \nTable 14. \nParameter  Rating  \nVDD − Supply Voltage, Core  −0.3 V  to +1.65 V  \nIOVDD − Supply Voltage,  \nInput/Output  −0.3 V to +3.63 V  \nStorage Temperature ( TS) −65°C to +150°C \nReflow Soldering   \nRoHS -Compliant , 121-Ball  260°C (20 sec to 40 sec) \nRoHS -Compliant,  144-Ball  260°C (20 sec to 40 sec) \nStresses above those l isted under Absolute Maximum Ratings \nmay cause permanent damage to the device. This is a stress \nrating only; functional operation of the device at these or any other conditions above those indicated in the operational \nsection of this specification is not implied. Exposure to absolute \nmaximum rating conditions for extended periods may affect \ndevice reliability.  THERMAL RESISTANCE  \nθJA is specified for the worst -case conditions, that is, a device \nsoldered in a circuit board for surface -mount packages.  \nTable 15. Thermal Resistance  \nPackage Type  θJA θJC Unit  \n144-Ball ADV212BBCZ  22.5 3.8 °C/W  \n121-Ball ADV212BBCZ  32.8 7.92 °C/W  \n \nESD CAUTION  \n \n \n \n \nADV212  \n \nRev. B | Page 20 of 44 PIN CONFIGURATIONS AND FUNCTION DESCRIPT IONS  \nA\nB\nC\nD\nE\nF\nG\nJH\nK\nL10 8 7 6 3 2 19 5 4 11\nBOTTOM VIEW\n(Not to Scale)\n06389-035 \nFigure 30.121 -Ball Pin Configuration  A\nB\nC\nD\nE\nF\nG\nJH\nK\nL\nM121110 876321 9 54\nBOTTOM VIEW\n(Not to Scale)\n06389-036 \nFigure 31. 144- Ball Pin Configuration  \n \nTable 16. Pin  Function Descriptions \n121- Ball Package  144- Ball Package      \nPin No.  Location  Pin No.  Location  Mnemonic  Pins  \nUsed  Type  Description  \n119 L9 132 L12 MCLK 1 I System Input Clock. See the PLL Registers  \nsection.  \n117 L7 131 L11 RESET  1 I Reset. Causes the ADV212 to immediately reset. \nCS, RD, WE, DACK0 , DACK1 , DREQ0 , and DREQ1  \nmust be held high when a RESET  is applied.  \n37 to 34,  \n27 to 25,  \n16, 15, 24,  \n14 to 12,  \n2, 6, 5 D4 to D1,  \nC5 to C3,  \nB5, B4, C2,  \nB3 to B1,  \nA2, A6, A5  64, 49 to \n51, 37 to \n39, 25 to \n27, 13 to \n15, 2 to 4  F4, E1 to E3,  \nD1 to D3,  \nC1 to C3,  \nB1 to B3,  \nA2 to A4  HDATA [15:0] 16 I/O Host Data Bus. With HDATA [23:16], \nHDATA[27:24], and HDATA[31:28], these pins make up the 32 -bit wide host data bus. The \nasync host interface is interfaced together \nwith ADDR[3:0], CS\n, WE, RD, and ACK .  \nUnused HDATA pins should be pulled down \nvia a 10 k Ω resistor.  \n88, 107,  \n87, 97 H11, K8,  H10, J9 108 to 106, 96 J12 to J10, \nH12 \nADDR [3:0] 4 I Address Bus for the Host Interface.  \n96 J8 95 H11 CS 1 I Chip Select. This signal is used to qualify \naddressed read and write access to the \nADV212 using the host interface.  \n95 J7 94  H10 WE1 1 I Write Enable Used with the Host Interface.   \n    RDFB2   Read Enable When Fly -By DMA Is Enabled. \nSimultaneous assertion of WE  and DACK  low \nactivates the HDATA bus, even if the DMA channels are disabled.  \n86 H9 84 G12 RD1 1 I Read Enable Used with the Host Interface.   \n    WEFB3   Write Enable When Fly-By DMA Is Enabled. \nSimultaneous assertion of RD  and DACK  low \nactivates the HDATA bus, even if the DMA \nchannels are disabled.  \n ADV212 \n \nRev. B | Page 21 of 44 121- Ball Package  144- Ball Package      \nPin No.  Location  Pin No.  Location  Mnemonic  Pins  \nUsed  Type  Description  \n85  H8  83 G11 ACK   1  O Acknowledge . Used for direct register accesses. \nThis signal indicates that the last register access \nwas successful. Due to synchronization issues, \ncontrol a nd status register accesses may  incur an \nadditional delay; therefore, the host software \nshould wait for acknowl edgment from the \nADV212 before attempting another register access.  \nAccesses to the FIFOs (external DMA modes), on the other hand, are guaranteed to occur \nimmediately, provided that space is available; \ntherefore, the host software does not need to \nwait for  ACK\n before attempting another register \naccess, provided that the timing constraints \nare observed.  \nIf ACK  is shared with more than one device, ACK  \nshould be connected to a pull -up resistor (10 k Ω) \nand the PLL_HI register, Bit 4, must be set to 1.  \n76  G10 82 G10  IRQ  1  O Interrupt. This pin indicates that the ADV212 requires the attention of the host processor. \nThis pin can be programmed to indicate the \nstatus of  the internal interrupt conditions \nwithin the ADV212. The interrupt sources are \nenabled via the bits in the EIRQIE register .  \n63  F8 72 F12 DREQ0   1 O Data Request for External DMA Interface. Indicates that the ADV212 is  ready to \nsend/receive data to/from the FIFO assigned \nto DMA Channel 0.  \n    FSRQ0    O  FIFO Se rvice Request. Used in DCS -DMA \nmode. Service request from the FIFO assigned \nto Channel 0 (asynchronous mode).  \n    VALID   O  Valid Indication for JD ATA Input/Output Stream. \nPolarity of this pin is programmable in the \nEDMOD0 register. VALID is always an output.  \n    CFG1  I  Boot Mode Configuration. This pin is read on \nreset to determine the boot configuration of \nthe on-board processor. The pin should  be \ntied to IOVDD through a 10 k Ω resistor.  \n64  F9 71 F11 DACK0   1  I  Data Acknowledge for External DMA Interface. \nSignal from the host CPU, which indicates that \nthe data transfer request ( DREQ0 ) has been \nacknowledged and that the data transfer can \nproceed. This pin must be held high at all \ntimes if the DMA interface is not used, even if \nthe DMA channels are disabled.  \n    HOLD  I External Hold Indication for JDATA Input/Output \nStream. Polarity is programmable  in the \nEDMOD0 register. This pin is always an input.  \n    FCS0    I  FIFO Chip Select. Used in DCS -DMA m ode. \nChip select for the FIFO assigned to Channel  0 \n(asynchronous mode).  \nADV212  \n \nRev. B | Page 22 of 44 121- Ball Package  144- Ball Package      \nPin No.  Location  Pin No.  Location  Mnemonic  Pins  \nUsed  Type  Description  \n65  F10  70 F10  DREQ1  1  O  Data Request for External DMA Interface. \nIndicates that the ADV212 is  ready to \nsend/receive data to/from the FIFO assigned \nto DMA Channel 1.  \n    FSRQ1    O  FIFO Se rvice Request. Used in DCS -DMA \nmode. Service request from the FIFO as signed \nto Channel 1 (asynchronous mode).  \n    CFG2   I  Boot Mode Configuration. This pin is read on reset to determine the boot configuration of \nthe on-board processor. The pin should be \ntied to DGND through a 10 k Ω resistor.  \n75 G9  69 F9  DACK1   1  I  Data Acknowledge for External DMA Interface. Signal from the host CPU, which indicates that \nthe data transfer request ( DREQ1\n) has been \nacknowledged and data transfer can proceed. \nThis pin must be held high at all times unless  \na DMA or JDATA access is occurring. This pin \nmust be held high at all times if the DMA interface is not used, even if the DMA \nchannels are disabled.  \n    FCS1    I  FIFO Chip Select. Used in DCS -DMA m ode. \nChip select for the FIFO assigned to Channel  1 \n(asynchronous mode).  \n90 to 92, 78  J2 to J4, H1  111,  97 to \n99 K3, J1 to J3  HDATA[ 31:28] 4  I/O  Host Expansion Bus.  \n    JDATA[7:4]   I/O  JDATA B us (JDATA Mode).  \n79 to 81, 70  H2 to H4, G4  100, 85 to \n87 J4, H1 to H3  HDATA [27:24] 4  I/O  Host Expansion Bus.  \n    JDATA[3:0]  I/O  JDATA Bus (JDATA Mode).  \n69, 68,  \n59, 58 G3, G2,  \nF4, F3 88, 73 to 75  H4, G1 to G3  HDATA [23:20] 4 I/O  Host Expansion Bus.  \n57, 46 to 48  F2, E2, E3, \nE4 76, 61 to 63  G4, F1 to F3  HDATA [19:16] 4 I/O Host Expansion Bus.  \n    VDATA[15:12]  I/O Video Data. U sed only for raw pixel video \nmode. Unused pins should be pulled down via a 10 k Ω resistor.  \n112 L2  134 M2  SCOMM7  8  I/O  Serial Communication. F or internal use only. \nThis pin should be tied low via a 10 k Ω \nresistor.  \n113 L3  135 M3  SCOMM6   I/O  Serial Communi cation. For internal use only. \nThis pin should be tied low via a 10 k Ω \nresistor.  \n114 L4  136 M4  SCOMM5   I/O  Serial Communication. This pin must be used \nin multiple chip mode to align the outputs of \ntwo or more ADV212s. For details, see the \nApplications  Information section . When not \nused, this pin should be tied low via a 10 k Ω \nresistor.  \n100 K1  121 L1  SCOMM4   O  LCODE Output in Encode Mode. When LCODE is enabled, the output on this pin indicates on \na high transition that the last data -word for a \nfield has been read from the FIFO. For an 8 -bit \ninterface, such as JDATA, LCODE is asserted for four consecutive bytes and is enabled \nby default.  \n ADV212 \n \nRev. B | Page 23 of 44 121- Ball Package  144- Ball Package      \nPin No.  Location  Pin No.  Location  Mnemonic  Pins  \nUsed  Type  Description  \n101 K2  122 L2  SCOMM3   I Serial Communication. F or internal use only. \nThis pin shou ld be tied low via a 10 k Ω \nresistor.  \n115 L5  123 L3  SCOMM2   O Serial Communication. F or internal use only. \nThis pin should be tied low via a 10 k Ω \nresistor.  \n103 K4  109 K1  SCOMM1   I Serial Communication. F or internal use only. \nThis pin should be tied low via a  10 k Ω \nresistor.  \n102 K3  110 K2  SCOMM0   O  Serial Communication. This pin should be tied \nlow via a10 kΩ resistor.  \n53 E9  60 E12  VCLK  1  I  Video Data Clock. This pin must be supplied if \nvideo data is input/output on the VDATA bus.  \n44, 43, 29, 31, 32, 18 \nto 20, 22, \n21, 7, 10  D11, D10, C7, C9, C10, \nB7, B8, B9, \nB11, B10, \nA7, A10  46 to 48,  \n34 to 36,  \n22 to 24,  \n9 to 11 D10 to D12, \nC10 to C12, \nB10 to B12, \nA9 to A11  VDATA[ 11:0]  12  I/O  Video Data. Unused pins should be pulled down via a 10 k Ω resisto r.  \n41 D8  58 E10  VSYNC  1  I/O  Vertical Sync for Video Mode.  \n    VFRM    Raw Pixel Mode Framing Signal. When this pin \nis asserted high, it indicates the first sample of \na tile.  \n42 D9  59 E11  HSYNC  1  I/O  Horizontal Sync for Video Mode. \n    VRDY   O  Raw Pixel Mode Ready Signal.  \n54 E10  57 E9  FIELD  1  I/O  Field Sync for Video Mode. \n    VSTRB   I  Raw Pixel Mode Transfer Strobe.  \n94 J6  120 K12  TCK  1  I  JTAG Clock. If not used, this pin should be \nconnected to ground via a pull -down resisto r. \n108 K9  119 K11  TRS  1  I  JTAG Reset. If the JTAG is used, this pin must \nbe toggled low to high. If JTAG is not used, \nthis pin must be held low.  \n98 J10  118 K10  TMS  1  I  JTAG Mode Select. If JTAG is used, connect a 10 k Ω pull -up resistor to this pin. If not used, \nthis pin should be connected to ground via  a pull- down resistor.  \n116 L6  141 M9  TDI  1  I  JTAG Serial Data Input. If JTAG is used, connect a 10 k Ω pull -up resistor to this pin. If JTAG is \nnot used, this pin should be connected to grou nd via a pull -down resistor.  \n109 K10  130 L10  TDO  1  O  JTAG Serial Data Output. If this pin is not used, do not connect it.  \n3, 8, 40, 84, \n120 A3, A8, D7, H7, L10  18, 19, 30, 31, 42, 43, \n102, 103, 114, 115, \n126, 127, \n142 B6, B7, C6, \nC7, D6, D7, \nJ6, J7, K6, K7, L6, L7, \nM10 VDD  5/13 V Positive Supply for Core.  \nADV212  \n \nRev. B | Page 24 of 44 121- Ball Package  144- Ball Package      \nPin No.  Location  Pin No.  Location  Mnemonic  Pins  \nUsed  Type  Description  \n1, 4, 9,11, \n23, 33, 39, \n45, 49 to \n51, 55, 56, \n60 to 62, 66, 67, 71 \nto 73, 77, \n83, 89, 99, \n110, 111, \n118, 121 A1, A4, A9, \nA11, C1, \nC11, D6, E1, \nE5 to E7, \nE11, F1, F5 to F7, F11, \nG1, G5 to \nG7, G11, \nH6, J1, J11, \nK11, L1, L8, L11  1, 5 to 8, 12, \n17, 20, 29, \n32, 41, 44, \n52 to 56, 65 \nto 68, 77 to 81, 89 to \n93, 101, \n104, 105, \n113, 116, \n125, 128, 133, 137 to \n140, 143, \n144 A1, A5 to \nA8, A12, B5, \nB8, C5, C8, \nD5, D8, E4 \nto E8, F5 to F8, G5 to \nG9, H5 to \nH9, J5, J8, \nJ9, K5, K8, \nL5, L8, M1, M5 to M8, \nM11, M12  DGND  29/45 GND  Ground.  \n17, 28, 30, \n38, 52, 74, \n82, 93, 104 \nto 106 B6, C6, C8, D5, E8, G8, \nH5, J5, K5 \nto K7  16, 21, 28, 33, 40, 45, \n112, 117, \n124, 129 B4, B9, C4, C9, D4, D9, \nK4, K9, L4, \nL9  IOVDD  11/10 V  Positive Supply for Input/Output.  \n \n1 In fly -by mode DMA, the functions of the RD and WE signals (for DMA only) are reversed. This allows a host to move data between an external device and the ADV212 \nwith the use of a single strobe.  \n2 In encode mode with fly -by DMA, the host can use the RDFB  signal ( WE pin) to simultaneously read from the ADV212 and write to an external device such as memory.  \n3 In decode mode with fly -by DMA, the host can use the WEFB  signal ( RD pin) to simultaneously read from the external device and write to the ADV212.  \n \n ADV212 \n \nRev. B | Page 25 of 44 THEORY OF OPERATION  \nThe input video or pixel data is passed to the ADV212  pixel \ninterface, and samples  are deinterleaved and passed  to the \nwavelet engine, which decomposes each tile or frame into \nsubbands using t he 5/3 or 9/7 filters. The resultant wavelet \ncoefficients are then written to the internal memory. The entropy CODEC s code the image data so that it conforms  \nto the JPEG 2000 standard. An internal DMA provides high \nbandwidth memory -to-memory transfers, as well as high \nperformance transfers between functional blocks and memory.  \nWAVELET ENGINE  \nThe ADV212 provides a dedicated wavelet transform processor \nbased on the Analog Devices , Inc., proven and patented SURF ® \ntechnology. This processor can perform up to s ix wavelet \ndecomposition levels on a tile. In encode mode, the wavelet \ntransform processor takes in uncompressed samples, performs the wavelet transform and quantization, and writes the wavelet coefficients in all frequency subbands to the internal memory.  \nEach of these subbands is further broken down into code \nblocks. The code -block dimensions can be user defined and are \nused by the wavelet transform processor to organize the wavelet \ncoefficients into code blocks when writing to the internal memory. Each c ompleted code block is then entropy coded by \none of the entropy CODEC s.  \nIn decode mode, wavelet coefficients are read from internal \nmemory and recomposed into uncompressed samples.  ENTROPY CODEC S \nThe entropy CODEC  block performs context modeling and \narithmetic coding on a code block of the wavelet coefficients. \nAdditionally, this block also performs the distortion metric \ncalculations during compression that are required for optimal \nrate and distortion performance. Because the entropy coding \nprocess is the  most computationally intensive operation in the \nJPEG 2000 compression process, three dedicated hardware \nentropy CODEC s are provided on the ADV212.  \nEMBEDDED PROCESSOR SYSTEM  \nThe ADV212 incorporates an embedded 32 -bit RISC processor. \nThis processor is used for configuration, control, and manage -\nment of the dedicated hardware functions, as well as for parsing and generat ing the JPEG 2000 code stream. The processor \nsystem includes memory for both the program and data memory, the interrupt controller, the standar d bus interfaces, \nand other hardware functions such as timers and counters.  \nMEMORY SYSTEM \nThe main function of the memory system is to manage wavelet \ncoefficient data, interim code -block attribute data, and \ntemporary  workspace for creating, parsing, and st oring  the \nJPEG 2000 code stream. The memory system can also be used \nfor the program and data memory for the embedded processor.  \nINTERNAL DMA ENGINE  \nThe internal DMA engine provides high bandwidth memory -\nto-memory transfers, as well as high performance trans fers \nbetween memory and functional blocks. This function is critical \nfor high speed generation and parsing of the code stream.  \n \n \nADV212  \n \nRev. B | Page 26 of 44 ADV212 INTERFACES \nThere are several possible ways to interface to the ADV212 \nusing the VDATA bus and the HDATA bus or the HD ATA bus \nalone.  \nVIDEO INTERFACE (VDA TA BUS)  \nThe video interface can be used in applications in which \nuncompressed pixel data is on a separate bus from compressed \ndata. For example, it is possible to use the VDATA bus to input \nuncompressed video while using the HDATA bus to output the \ncompressed data. This interface is ideal for applications \nrequiring very high throughput, such as live video capture.  \nOptionally, the ADV212 interlaces ITU -R BT.656 resolution \nvideo on the fly prior to wavelet processing, which yields \nsignificantly better compression performance for temporally coherent frame- based video sources. Additionally, high \ndefinition digital video such as SMPTE 274M (1080i) is \nsupported using two or more ADV212 devices.  \nThe video interface can support vi deo data or still image data \ninput/output in 8 -/10-/12-bit formats, in YCbCr format, or in \nsingle input mode. YCbCr data must be in 4:2:2 format. When \noperating in raw p ixel mode, only one component can be \nprocessed by a single ADV212.  \nVideo data can be input/output in several different modes on \nthe VDATA bus, as described in Table 17. In all these modes, \nthe pixel clock must be input on the VCLK pin. \nTable 17. Video Input/Output Modes  \nMode  Description  \nEAV/SAV  Accepts video with embedded EAV/SAV codes, where \nthe YCbCr data is interleaved onto a single bus.  \nHVF  Accepts video data accompanied by  separate H, V, \nand F signals, where YCbCr data is interleaved onto  \na single bus.  \nRaw Video  Used for still pi cture data and nonstandard video. \nVFRM, VSTRB, and VRDY are used to program the \ndimensions of the image.  When operating in raw \npixel mode, only one component can be processed \nby a single ADV212. \nHOST INTERFACE (HDAT A BUS)  \nThe ADV212 can connect directly t o a wide variety of host \nprocessors and ASICs using an asynchronous SRAM -style \ninterface, DMA accesses, or streaming mode (JDATA) interface.  \nThe ADV212 supports 16- and 32 -bit buses for control and  \n8-/16-/32-bit buses for data transfer.  The control and data channel bus widths can be specified \nindependently, which allows the ADV212 to support applica-\ntions that require control and data buses of different widths.  \nThe host interface is used for configuration, control, and status \nfunctions, as well as for t ransferring compressed data streams.  \nIt can be used for uncompressed data transfers in certain \nmodes. The host interface can be shared by as many as three \nconcurrent data streams in addition to control and status \ncommunications. The data streams are  \n• Uncom pressed tile data (for example, still image data)  \n• Fully encoded JPEG 2000 code stream (or unpackaged code \nblocks) \n• Code -block attributes  \nThe ADV212 uses big endian byte alignment for 16 - and 32 -bit \ntransfers. All data is left -justified (MSB). \nPixel Input on the Host Interface  \nPixel input on the host interface supports 8 -/10-/12-/14-/16-bit \nraw pixel data formats. It can be used for pixel (still image) \ninput/output or compressed video output. Because there are no \ntiming codes or sync signals associated with th e input data on \nthe host interface, dimension registers and internal counters are \nused and must be programmed to indicate the start and end of \nthe frame.  \nHost Bus Configuration  \nFor maximum flexibility, the host interface provides several \nconfigurations to  meet particular system requirements. The \ndefault bus mode uses the same pins to transfer control, status, \nand data to and from the ADV212. In this mode, the ADV212 can support 16- and 32 -bit control transfers and 8 -/16-/32-bit \ndata transfers. The size of these buses can be selected independ -\nently, allowing, for example, a 16 -bit micro controller to \nconfigure and control the ADV212 while still providing 32 -bit \ndata transfers to an ASIC or external memory system.  \nDIRECT AND INDIRECT REGISTERS  \nTo minimize pin  count and cost, the number of address pins  \nis limited to four, which yields a total direct address space of  16 locations. These locations are most commonly used by the external controller and are, therefore, accessible directly. All \nother registers in t he ADV212 can be accessed indirectly \nthrough the IADDR and IDATA registers.  \n \n ADV212 \n \nRev. B | Page 27 of 44 CONTROL ACCESS REGISTERS  \nWith the exception of the indirect address and data registers \n(IADDR and IDATA), all control/status registers in the \nADV212 are 16 bits wide and are half -word (16 -bit) addressable \nonly. When 32 -bit host mode is enabled, the upper 16 bits of the \nHDATA bus are ignored on writes and return all zeros on reads \nof 16 -bit registers.  \nPIN CONFIGURATION AND BUS SIZES/MODES  \nThe ADV212 provides a wide variety of contr ol and data \nconfigurations, which allows it to be used in many applications \nwith little or no glue logic. The modes described in this section are configured using the BUSMODE register. In this section, \nhost refers to normal addressed accesses ( CS\n/RD/WE/ADDR)  \nand data  refers to external DMA accesses ( DREQ /DACK ). \n32- Bit Host/32 -Bit Data  \nIn this mode, the HDATA [31:0] pins provide full 32 -bit wide \ndata access to the pixel channel , code channel , and ATTR \nchannel FIFOs.  \n16- Bit Host/32 -Bit Data  \nThis mode allows a 16 -bit host to configure and communicate \nwith the ADV212 while allowing 32 -bit accesses to the pixel, \nxode , and ATTR FIFOs using the external DMA capability.  \nAll addressed host accesses are 16 bits and, therefore, use only \nthe HDATA [15:0] pins. The HDATA [31:16] pins provide the \nadditional 16 bits necessary to support the 32 -bit external DMA \ntransfers to and from the FIFOs only.  \n16- Bit Host/16 -Bit Data  \nThis mode uses 16 -bit transfers if used for host or external \nDMA data transfers.  \n16- Bit Host/8- Bit Data (JDATA Bus Mode)  \nThis mode provides separate data input/output and host  \ncontrol interface pins. Host control accesses are 16 bits and use \nHDATA [15:0] , whereas the dedicated data bus uses JDATA [7:0] .  \nJDATA uses a valid/hold synchronous transfer protocol. The \ndirection of the JDATA bus is determined by the mode of the ADV212. If the ADV212 is encoding (compression), JDATA [7:0] \nis an output. If the  ADV212 is decoding (decompression), \nJDATA [7:0] is an input. Host control accesses remain asynchro -\nnous. See also the JDATA Mode  section . \nSTAGE REGISTER  \nBecause the ADV212 contains both 16- bit and 32 -bit registers \nand its internal  memory is mapped as 32 -bit data, a mechanism has been provided to allow 16 -bit hosts to access these registers \nand memory locations using the stage register , which is accessed  \nas a 16 -bit register usin g HDATA [15:0]. Before  writing to the \ndesired register,  the stage register must be written with the \nupper (most significant) half -word.  \nWhen the host subsequently writes the lower half -word to the \ndesired control register, HDATA is combined with the prev -\niously  staged value to create the required 32 -bit value that is \nwritten. When a register is read, the upper (most significant) half-word is returned immediately on HDATA , and the lower \nhalf-word can be retrieved by reading the stage register on a  \nsubsequent access.  \nNote that the stage register does not apply to the three data \nchannels (pixel , code , and ATTR). These channels are always \naccessed at the specified data width and do not require the use \nof the stage register.  \nJDATA MODE  \nJDATA mode is typically used only when the dedicated video \ninterface (VDATA) is also enabled. This mode allows code \nstream data (compressed  data compliant with JPEG 2000) to be \ninput or output on a single dedicated 8 -bit bus (JDATA [7:0]). \nThe bus is always an outpu t during compression operations  and \nan input during decompression.  \nA 2-pin handshake is used to transfer data over this synchron-\nous interface. VALID is used to indicate that the ADV212 is ready to provide or accept data and is always an output. HOLD is always an input and is asserted by the host if it cannot accept/  \nprovide d ata. For example, JDATA mode allows real- time appli -\ncations, in which pixel data is input over the VDATA bus while \nthe compressed data stream is output over the JDATA bus.  \nEXTERNAL DMA ENGINE  \nThe external DMA interface is provided to enable high \nbandwidth data input/output between an external DMA \ncontroller and the ADV212 data FIFOs. Two independent DMA \nchannels can each be assigned to any one of the three data \nstream FIFOs ( pixel , code , and ATTR).  \nThe controller support s asynchronous DMA using a data -\nreque st/data -acknowledge ( DREQ /DACK ) protocol in either \nsingle or burst access mode. Additional functionality is \nprovided for single address compatibility (fly -by) mode  and \ndedicated chip select (DCS) mode . \n \nADV212  \n \nRev. B | Page 28 of 44 INTERN AL REGISTERS \nThis section describes the internal registers of the ADV212.  \nDIRECT REGISTERS  \nThe ADV212 has 16 direct registers, as listed in Table 18.  The direct registers  are accessed over the ADDR[3:0], \nHDATA [31:0], CS, RD, WE, and ACK  pins.  \nThe host must first initialize the direct registers before  \nany application -specific operation can be implemented.  \n \nTable 18. Di rect Registers  \nAddress  Name  Description  \n0x00  Pixel  Pixel FIFO access register  \n0x01  Code   Compressed code stream access register  \n0x02  AT TR  Attribute FIFO access register  \n0x03  Reserved  Reserved  \n0x04  CMDSTA  Command stack  \n0x05  EIRQIE  External interrupt enabled  \n0x06  EIRQFLG  External interrupt flags  \n0x07  SWFLAG  Software flag register  \n0x08  BUSMODE  Bus mode configuration register  \n0x09  MMODE  Miscellaneous mode register  \n0x0A  Stage   Staging register  \n0x0B  IADDR  Indirect address register \n0x0C  IDATA  Indirect data register  \n0x0D  Boot  Boot mode register  \n0x0E  PLL_HI  PLL control register, high byte  \n0x0F  PLL_LO  PLL control register, low byte  \n \n ADV212 \n \nRev. B | Page 29 of 44 INDIRECT REGISTERS  \nIn certain modes, such as custom-specific input format or HIPI \nmode, i ndirect registers must be accesse d by the user through  \nthe IADDR and IDATA registers. The indirect register address space starts at Internal Address 0xFFFF0000.  Both 32 -bit and 16 -bit hosts can  access the indirect registers: \n32-bit hosts use the IADDR and  IDATA registers, and  16-bit \nhosts use the IADDR, IDATA, and  stage  register s. \nTable 19. Indirect Registers  \nAddress  Name  Description  \n0xFFFF0400  PMODE1  Pixel/video format  \n0xFFFF0404  COMP_CNT_STATUS  Horizontal count  \n0xFFFF0408  LINE_CNT_STATUS  Vertical count  \n0xFFFF040C  XTOT  Total samples per line  \n0xFFFF0410  YTOT  Total lines per frame  \n0xFFFF0414  F0_START  Start line of Field 0 [F0]  \n0xFFFF0418  F1_START  Start line of Field 1 [F1]  \n0xFFFF041C  V0_START  Start of activ e video Field 0 [F0]  \n0xFFFF0420  V1_START  Start of active video Field 1 [F1]  \n0xFFFF0424  V0_END  End of active video Field 0 [F0] \n0xFFFF0428  V1_END  End of active video Field 1 [F1] \n0xFFFF042C  PIXEL_START  Horizontal start of active video  \n0xFFFF0430  PIXEL_END  Horizontal end of active video  \n0xFFFF0440  MS_CNT_DEL  Master/slave delay  \n0xFFFF0444  Reserved  Reserved  \n0xFFFF0448  PMODE2  Pixel Mode 2  \n0xFFFF044C  VMODE  Video mode  \n0xFFFF1408  EDMOD0  External DMA Mode Register 0  \n0xFFFF140C  EDMOD1  External DMA Mode Register 1  \n0xFFFF1410 FFTHRP FIFO threshold for pixel FIFO  \n0xFFFF1414 Reserved  Reserved  \n0xFFFF1418  Reserved  Reserved  \n0xFFFF141C  FFTHRC  FIFO threshold for code FIFO  \n0xFFFF1420  FFTHRA  FIFO threshold for ATTR FIFO  \n0xFFFF1424 to 0xFFFF14FC  Reserved  Reserved  \n \n \nADV212  \n \nRev. B | Page 30 of 44 PLL  REGISTERS  \nThe ADV212 uses the PLL_HI and PLL_LO direct registers to \nconfigure the PLL. Any time the PLL_LO register is modified, the host must wait at least 20 µs before reading from or writing \nto another register. If this delay is not imp lemented, erratic \nbehavior may  result.  \nMCLK is the input clock to the ADV212 PLL and is used to \ngenerate the internal JCLK (JPEG2000 processor clock) and \nHCLK (embedded CPU clock).  \nThe PLL can be programmed to have any possible final  \nmultiplier value as long as \n• JCLK > 50 MHz and < 150 MHz (144- pin version).  \n• JCLK > 50 MHz and < 115 MHz (121- pin version).  \n• HCLK < 81 MHz (121- pin version)  or HCLK < 108 MHz \n(144- pin version).  \n• JCLK ≥ 2 × VCLK for single -component input.  \n• JCLK ≥ 2 × VCLK for YCbCr [4:2:2] input.  \n• In JDATA mode (JDATA), JCLK must be 4 × MCLK  \nor higher.  \n• The maximum burst frequency for external DMA modes is \n≤ 0.36 JCLK.  • For MCLK frequencies greater than 50 MHz, the input \nclock divider must be enabled; that is, IPD must be set  \nto 1.  IPD cannot be enabled for MCLK frequencies  \nbelow 20 MHz.  \n• Deinterlace modes require JCLK ≥ 4 × MCLK.  \n• It is not recommended to use an LLC output from a video decoder as a clock source for M CLK.  \nTo achieve the lowest power consumption, an MCLK frequency \nof 27 MHz is recommended for a standard definition CCIR 656 \ninput. The PLL circuit is recommended to have a multiplier of \n3. This sets JCLK and HCLK to 81 MHz.  \nLPFPHASE\nDETECTVCO JCLK\nHCLK ÷2\nHCLKD÷PLLMULT ÷2\nLFB÷2÷2 ÷2IPDBYPASS\nMCLK\n06389-009 \nFigure 32. PLL Architecture and Control Functions  \n \nTable 20. Recommended PLL Register Settings  \nIPD  LFB PLLMUL T  HCLKD  HCLK  JCLK  \n0 0 N 0 N × MCLK  N × MCLK  \n0 0 N 1 N × MCLK/2  N × MCLK  \n0 1 N 0 2 × N × MCLK  2 × N × MCLK  \n0 1 N 1 N × MCL K  2 × N × MCLK  \n1 0 N 0 N × MCLK/2  N × MCLK/2  \n1 0 N 1 N × MCLK/4  N × MCLK/2  \n1 1 N 0 N × MCLK  N × MCLK  \n1 1 N 1 N × MCLK/2  N × MCLK  \n \nTable 21. Recommended Values for PLL_HI and PLL_LO Registers  \nVideo Standard  CLKIN Frequency on M CLK  PLL_HI PLL_LO  \nSMPTE 125M or ITU-R BT.656 (NTSC or PAL)  27 MHz  0x0008 0x0004 \nSMPTE 293M (525p)  27 MHz  0x0008 0x0004 \nITU-R BT.1358 (625p)  27 MHz  0x0008 0x0004 \nSMPTE 274M (1080i)  74.25 MHz  0x0008 0x0084 \n \n \n ADV212 \n \nRev. B | Page 31 of 44 HARDWARE BOOT  MODES  AND  POWER \nCONSIDERATIONS  \nThe boot mode can be configured via hardware using the CFG \npins or via software. The first boot mode after power -up is set \nby the CFG pins and should always be as described in the pin listing . CFG1 is tied to IOVDD through a 10  k resisto r and \nCFG2 is tied to GND through a 10  k resistor.  There is no special power sequencing requirement for VDD and \nIOVDD.  \nIt is strongly recommended that the user place a small decoup-\nling cap close to every power pin and at least one bulk cap on \neach supply.  \n \nADV212  \n \nRev. B | Page 32 of 44 VIDEO INPUT FORMATS \nThe ADV212 supports a wide variety of formats for uncom -\npressed video and still image data. The actual interface and bus \nmodes selected for transferring uncompressed data dictates the allowed size of the input data and the number of samples transf erred with each access.  \nThe host interface can support 8 -/10-/12-/14-/16-bit data \nformats. The video interface can support video data or still image data input/output. Supported formats are 8 -/10-/12-bit YCbCr formats or single component format. All forma ts can \nsupport less precision than provided by specifying the actual \ndata width/precision in the PMODE register.  \nThe maximum allowable data input rate is limited by using \nirreversible or reversible compression modes and the data width (or precision) of th e inp ut samples.  See Table  22 and Table  24 to \ndetermine the maximum data input rate.  \nTable  22. Maximum Pixel Data Input Rates (144 -Ball Package) \nInterface  Compression Mode Inpu t Format  Input Rate Limit  \nActive Resolution  \n(MSPS)1 Approx imate  Min imum  \nOutput Rate, Compressed \nData2 (Mbps)  Approx imate  Max imum  \nOutput Rate, Compressed Data\n3 (Mbps)  \nHDATA  Irreversible  8-bit data  45  130  200  \n Irreversible  10-bit data  45  130  200  \n Irreversible  12-bit data  45  130  200  \n Irreversible  16-bit data  45  130  200  \n Reversible  8-bit data  40  130  200  \n Reversible  10-bit data  32  130  200  \n Reversible  12-bit data  27  130  200  \n Reversible  14-bit data  23  130  200  \nVDA TA  Irreversible  8-bit data  65  130  200  \n Irreversible  10-bit data  65  130  200  \n Irreversible  12-bit data  65  130  200  \n Reversible  8-bit data  40  130  200  \n Reversible  10-bit data  32  130  200  \n Reversible  12-bit data  27  130  200  \n \n1 Input rate limits for HDATA may be less for certain applications depending on input picture size and content, host interface settings, and DMA transfer s ettings.  \n2 Min imum guaranteed sustained output rate or minimum sustainable compression rate (input rate/minimum peak output rate).  \n3 Maximum peak output rate; an output rate above this value is not possible.   \n \nTable  23. Maximum Pixel Data Input Rates (121 -Ball Package) \nInterface  Compression Mode Input Format  Input Rate Limit  \nActive Resolution  \n(MSPS)1 Approx Min Output Rate,  \nCompressed Data2 \n(Mbps) Approx Max Output Rate,  \nCompressed Da ta3  \n(Mbps) \nHDATA  Irreversible  8-bit data  34  98  150  \n Irreversible  10-bit data  34  98  150 \n Irreversible  12-bit data  34  98  150 \n Irreversible  16-bit data  34  98  150 \n Reversible  8-bit data  30  98  150 \n Reversible  10-bit data  24  98  150 \n Reversible  12-bit data  20  98  150 \n Reversible  14-bit data  17  98  150 \nVDATA  Irreversible  8-bit data  48  98  150  \n Irreversible  10-bit data  48  98  150 \n Irreversible  12-bit data  48  98  150 \n Reversible  8-bit data  30  98  150 \n Revers ible 10-bit data  24  98  150 \n Reversible  12-bit data  20  98  150 \n \n1 Input rate limits for HDATA may be less for certain applications depending on input picture size and content, host interface settings, and DMA transfer settings.  \n2 Min imum guaranteed sustained output rate or minimum sustainable compression rate (input rate/minimum peak output rate).  \n3 Maximum peak output rate; an output rate above this value is not possible.  \n \n ADV212 \n \nRev. B | Page 33 of 44 Table  24. Maximum Supported Tile Width for Data Input on HDATA and VDATA Buses  \nCompression Mode Input Format Tile/Precinct Maximum Width  \n9/7i  Single -component  2048  \n9/7i  Two -component  1024 each  \n9/7i  Three -component  1024 (Y)  \n5/3i  Single -component  4096  \n5/3i  Two -component  2048 (each)  \n5/3i  Three -component  2048 (Y)  \n5/3r Single -component  4096 \n5/3r Two -component  2048 \n5/3r Three -component  1024 \n \nADV212  \n \nRev. B | Page 34 of 44 APPLICATIONS  INFORMATION  \nThis section describes typical video a pplications for the \nADV212 JPEG2000 video processor.  \nENCODE —MULTICHIP MODE  \nDue to the data input rate limitation (see Table  22), an 1080i \napplication requires at least two  ADV212s to encode or decode \nfull-resolution 1080i video. In encode mode, the ADV212 \naccepts Y and CbCr data on separate buses. An encode example \nis shown in Figure  33. In decode mode, a master/slave configuration (as shown in \nFigure 34) or a slave/slave configuration can be used to \nsynchronize the outputs of the two ADV212s .  \nApplications that have two separate VDATA outputs sent to an \nFPGA or buffer before they are sent to an encoder do not \nrequire syn chronization at the ADV212 outputs.  \nDATA[31:0] HDATA[31:0]\nADDR[3:0] ADDR[3:0]\nCS CS\nRD RD\nWR WEACK ACK\nIRQ\nCS\nRD\nWR\nACK\nIRQ\nDREQ\nDACKIRQ\nDREQ DREQ FIELD\nVSYNC\nHSYNCDACK DACK\nGPIO SCOMM[5]VCLK 1080i\nVIDEO IN\nMCLK\nVDATA[11:2]32-BIT HOST CPU10-BIT SD/HD\nVIDEO\nDECODERADV212_1_SLAVE\nSCOMM[5]HDATA[31:0]\nADDR[3:0]\nCS\nRD\nWE\nACK\nIRQFIELDVSYNCHSYNC\nDREQ\nDACKVCLK\nMCLK\nVDATA[11:2]ADV212_2_SLAVELLC\nY[9:0]\nC[9:0]CbCr\nCbCrY74.25MHz\nOSC\n06389-002 \nFigure  33. Encode —Multichip Application  \n \n \n ADV212 \n \nRev. B | Page 35 of 44 DECODE —MULTICHIP MASTER/SLA VE \nIn a master/slave configuration, it is expected that the master \nHVF outputs are connected to the slave HVF inputs and t hat \neach SCOMM 5 pin is connected to the same GPIO on the host.  In a slave/slave configuration, the common HVF for both \nADV212s is generated by an external house sync , and each \nSCOMM5 is connected to the same GPIO output on the host.  \nSWIRQ1, Software Interrupt 1 in the EIRQIE register, must be \nunmasked on both devices to enable multichip mode.  \nDATA[31:0] HDATA[31:0]\nADDR[3:0] ADDR[3:0]\nCS CS\nRD RD\nWR WE\nACK ACK\nIRQ\nCS\nRD\nWR\nACK\nIRQ\nDREQ\nDACKIRQ\nDREQ DREQ FIELD\nVSYNC\nHSYNCDACK DACK\nGPIO SCOMM[5]VCLK 1080i\nVIDEO OUT\nMCLK\nVDATA[11:2]32-BIT HOST CPU 10-BIT SD/HD\nVIDEO\nENCODERADV212_1_MASTER\nSCOMM[5]HDATA[31:0]\nADDR[3:0]\nCS\nRD\nWE\nACK\nIRQFIELDVSYNCHSYNC\nDREQ\nDACKVCLK\nMCLK\nV\nDATA[11:2]ADV212_2_SLAVECLKIN\nY[9:0]\nC[9:0]CbCr\nCbCrY Y74.25MHz\nOSC\n06389-003 \nFigure 34. Decode —Multichip Master/Slave Application  \n \nADV212  \n \nRev. B | Page 36 of 44 DIGITAL STILL CAMERA/CAMCORDER  \nFigure 35 is a typical configuration for a digital camera or camcorder.  \nD[9:0]10DATA INPUTS[9:0]MCLK\nVCLK\nVFRM\nVRDY\nVSTRB\nVDATA[15:6] PIXEL OUT[9:0]SDATA SERIAL DATA\nSCK SERIAL CLK\nSL SERIAL ENAD9843A FPGA\n16-BIT\nHOST CPUADV212\nDATA[15:0] HDATA[15:0]\nADDR[3:0] ADDR[3:0]\nCS CS\nRD RD\nWE WE\nACK ACK\nIRQ IRQ\n06389-004 \nFigure 35. Digital Still Camera/Camcorder Encode Application for 10- Bit Pixel Data Using Raw Pixel Mode  \n \n ADV212 \n \nRev. B | Page 37 of 44 ENCODE/DECODE SDTV VIDEO APPLICATION  \nFigure 36 show s two ADV212 chips using a 10 -bit CCIR 656 in normal host mode.  \nENCODE MODE\n32-BIT\nHOST CPUADV212\nHDATA[31:0] DATA[31:0]10-BIT\nVIDEO\nDECODER\nIRQ INTR\nADDR[3:0] ADDR[3:0]P[19:10] VDATA[11:2]VIDEO IN\nLLC1\nMCLK27MHz\nOSCVCLK\nCS CS\nRD RD\nWE WE\nACK ACK\n27MHz\nOSCDECODE MODE\n32-BIT\nHOST CPUADV212\nHDATA[31:0] DATA[31:0]10-BIT\nVIDEO\nENCODER\nIRQ INTR\nADDR[3:0] ADDR[3:0]P[9:0] VDATA[11:2]VIDEO OUT\nCLKIN VCLK\nMCLK\nCS CS\nRD RD\nWE WE\nACK ACK\n06389-005 \nFigure 36. Encode/Decode —SDTV Video Application  \n \nADV212  \n \nRev. B | Page 38 of 44 32-B IT HOST  APPLICATION  \nFigure 37 shows two ADV212 chips using a 10 -bit CCIR 656 in normal host mode.  \nENCODE MODE32-BIT\nHOST CPUADV212\nDATA[31:0]\nIRQ IRQ\nADDR[3:0] ADDR[3:0]\nCS CS\nRD RD\nWE WE\nACK ACKFPGA ADV7189\n10-BIT\nVIDEO\nDECODER\nP[19:10]\nLLC1V\nDATA[11:2]VIDEO IN\nVCLK\nMCLKDREQ0 DREQ0\nDACK0 DACK0\nHDATA[31:0] DATA[31:0]\n27MHz\nOSC27MHz\nOSC\nDECODE MODE31-BIT\nHOST CPUADV212\nDATA[31:0]\nIRQ IRQ\nADDR[3:0] ADDR[3:0]\nCS CS\nRD RD\nWE WE\nACK ACKFPGA 10-BIT\nVIDEO\nENCODER\nP[9:0] VDATA[11:2]VIDEO OUT\nCLKIN VCLK\nMCLKDREQ0 DREQ0\nDACK0 DACK0\nHDATA[31:0] DATA[31:0]\n06389-006 \nFigure 37. Encode/Decode 32- Bit Host Application  \n \n \n ADV212 \n \nRev. B | Page 39 of 44 HIPI (HOST INTERFACE —PIXEL INTERFACE)  \nFigure 38 is a typical configuration using H IPI mode.  \nHDATA<31> Y0/G0<MSB>\nHDATA<30> Y0/G0<6>\nHDATA<29> Y0/G0<5>\nHDATA<28> Y0/G0<4>\nHDATA<27> Y0/G0<3>\nHDATA<26> Y0/G0<2>\nHDATA<25> Y0/G0<1>\nHDATA<24> Y0/G0<0>\nHDATA<23> Cb0/G1<MSB>\nHDATA<22> Cb0/G1<6>\nHDATA<21> Cb0/G1<5>\nHDATA<20> Cb0/G1<4>\nHDATA<19> Cb0/G1<3>\nHDATA<18> Cb0/G1<2>\nHDATA<17> Cb0/G1<1>\nHDATA<16> Cb0/G1<0>\nHDATA<15> Y1/G2<MSB>\nHDATA<14> Y1/G2<6>\nHDATA<13> Y1/G2<5>\nHDATA<12> Y1/G2<4>\nHDATA<11> Y1/G2<3>\nHDATA<10> Y1/G2<2>\nHDATA<9> Y1/G2<1>\nHDATA<8> Y1/G2<0>\nHDATA<7> Cr0/G3<MSB>\nHDATA<6> Cr0/G3<6>\nHDATA<5> Cr0/G3<5>\nHDATA<4> Cr0/G3<4>\nHDATA<3> Cr0/G3<3>\nHDATA<2> Cr0/G3<2>\nHDATA<1> Cr0/G3<1>\nHDATA<0> Cr0/G3<0>\nCSDATA<31:0>\nCS\nRD RD\nWR WE\nACK ACK\nIRQ IRQ\nDREQ DREQ0\nDACK DACK0\nMCLK 74.25MHzDREQ DREQ1\nDACK DACK1ADV212\n32-BIT HOST\nCOMPRESSED\nDATA PATH\nRAW PIXEL\nDATA PATH\n06389-007 \nFigure 38. Host Interface —Pixel Interface Mode  \n \nADV212  \n \nRev. B | Page 40 of 44 JDATA INTERFACE  \nFigure 39 shows a typical configuration using JDATA with a dedicated JDATA output, 16 -bit host, and 10 -bit CCIR 656.  \n16-BIT\nHOST CPUFPGA ADV212\nHDATA[15:0] DATA[15:0]ADV7189\nIRQ IRQ\nADDR[3:0] ADDR[3:0]P[19:10] VDATA[11:2]\nFIELD FIELD\nVS VSYNC\nHS\nLLC1HSYNC\nMCLK27MHz\nOSCVCLKVIDEO INYCrCb\nCS CSJDATA[7:0]\nHOLD\nVALID\nRD RD\nWE WE\nACK ACK\n06389-008 \nFigure 39. JDATA Application  \n \n ADV212 \n \nRev. B | Page 41 of 44 OUTLINE DIMENSIONS \n*COMPLIANT WITH JEDEC S TANDARDS MO-192-ABD-1 WITH\nEXCEPTION TO PACKAGE HEIGHT AND THICKNESS.DETAIL A\n0.70\n0.600.50\nBALL DIAMETER0.20\nCOPLANARITY1.00\nBSC10.00\nBSC SQA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL10 876 321 9 54 11\n*1.31\n1.211.11A1 CORNER\nINDEX AREA\nTOP VIEWBALL A1\nCORNER\nDETAIL ABOTTOM  VIEW\n0.50 NOM\n0.30 MIN*1.851.711.4012.2012.00 SQ11.80\n082406-ASEATING\nPLANE\n \nFigure 40. 121- Ball Chip Scale Package Ball Grid Array [CSP_BGA]  \n(BC- 121- 1) \nDimensions shown in millimeters  \n \nSEATING\nPLANEDETAIL A\n0.70\n0.600.50\nBALL DIAMETERCOPLANARITY\n0.20 MAX1.00 BSC11.00\nBCS SQA\nB\nC\nD\nE\nF\nG\nJH\nK\nL\nM121110 876321 9 54\n0.53\n0.43A1 CORNER\nINDEX AREA\nTOP VIEW13 .00\nBSC SQ\nBALL A1\nINDICATOR\nDETAIL ABOTTOM  VIEW\n*1.85\nMAX*1.32\n  1.21\n  1.11\n*COMPLIANT WITH JEDEC STANDARDS MO-192-AAD-1 WITH\n  EXCEPTION TO PACKAGE HEIGHT AND THICKNESS.\n021506- A\n \nFigure 41. 144- Ball Chip Scale Package Ball Grid Array [CSP_BGA]  \n(BC- 144- 3) \nDimensions shown in millimeters  \n \nADV212  \n \nRev. B | Page 42 of 44 ORDERING GUIDE  \nModel1 Temperature  \nRange  Speed  \nGrade  Operating Voltage Package Description  Package  \nOption  \nADV212BBCZ-115 −40°C to +85°C  115 MHz  1.5 V Internal,  \n2.5 V or 3.3 V I/O  121- Ball Chip Scale Package Ball Grid Array [CSP_BGA] BC-121-1 \nADV212BBCZRL -115 −40°C to +85°C  115 MHz  1.5 V Internal,  \n2.5 V or 3.3 V I/O  121- Ball Chip Scale Package Ball Grid Array [CSP_BGA] BC-121-1 \nADV212BBCZ-150 −40°C to +85°C  150 MHz  1.5 V Internal,  \n2.5 V or 3.3 V I/O  144- Ball Chip Scale Package Ball Grid Array [CSP_BGA] BC-144-3 \nADV212BBCZRL -150 −40°C to +85°C  150 MHz  1.5 V Internal,  \n2.5 V or 3.3 V I/O  144- Ball Chip Scale Package Ball Gr id Array [CSP_BGA]  BC-144-3 \n \n1Z = RoHS Compliant Part.  \n \n ADV212 \n \nRev. B | Page 43 of 44 NOTES  \n \n \nADV212  \n \nRev. B | Page 44 of 44 NOTES  \n \n \n©2006–2010  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D06389-0- 4/10(B)  \n \n'}]
!==============================================================================!
### Component Summary: ADV212BBCZ-150

#### Key Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage (VDD): 1.5 V (typical)
  - Input/Output Voltage (IOVDD): 2.5 V or 3.3 V (typical)
  
- **Current Ratings:**
  - Static Current (IDD): 60 mA
  - Dynamic Current (Core at 150 MHz): 440 mA (typical)
  - Dynamic Current (I/O): 50 mA (typical)

- **Power Consumption:**
  - Power reduction of at least 30% compared to ADV202.

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 144-ball Chip Scale Package Ball Grid Array (CSP_BGA)

- **Special Features:**
  - JPEG2000-compatible video CODEC for video and still images.
  - Patented spatial ultra-efficient recursive filtering (SURF) technology.
  - JTAG/boundary scan support.
  - Supports both 9/7 and 5/3 wavelet transforms with up to 5 levels of transform.
  - Ability to combine multiple ADV212s for full-frame HDTV support.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E).

#### Description:
The **ADV212** is a Wavescale® video compression/decompression (CODEC) device designed for high-bandwidth image compression applications. It implements the JPEG2000 (J2K) image compression standard, providing enhanced quality and features for video and still images. The ADV212 is capable of performing computationally intensive operations required for JPEG2000 image compression and generates fully compliant code streams for various applications.

#### Typical Applications:
- **Networked Video and Image Distribution Systems:** Ideal for streaming high-quality video over networks.
- **Wireless Video and Image Distribution:** Suitable for applications requiring wireless transmission of video data.
- **Digital CCTV and Surveillance Systems:** Used in security systems for efficient video storage and transmission.
- **Digital Cinema Systems:** Supports high-definition video processing for cinema applications.
- **Professional Video Editing and Recording:** Facilitates high-quality video editing and recording processes.
- **Digital Still Cameras and Camcorders:** Enhances image quality and compression in consumer electronics.

The ADV212 is particularly beneficial in scenarios where high-quality video compression is essential, such as in broadcasting, digital cinema, and advanced surveillance systems. Its ability to handle various video formats and resolutions makes it a versatile choice for modern video processing needs.