TimeQuest Timing Analyzer report for NES_FPGA
Sun Sep 14 12:45:24 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. MTBF Summary
 39. Synchronizer Summary
 40. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 60. Slow 1200mV 0C Model Fmax Summary
 61. Slow 1200mV 0C Model Setup Summary
 62. Slow 1200mV 0C Model Hold Summary
 63. Slow 1200mV 0C Model Recovery Summary
 64. Slow 1200mV 0C Model Removal Summary
 65. Slow 1200mV 0C Model Minimum Pulse Width Summary
 66. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 68. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 69. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 74. Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 76. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. MTBF Summary
 93. Synchronizer Summary
 94. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
114. Fast 1200mV 0C Model Setup Summary
115. Fast 1200mV 0C Model Hold Summary
116. Fast 1200mV 0C Model Recovery Summary
117. Fast 1200mV 0C Model Removal Summary
118. Fast 1200mV 0C Model Minimum Pulse Width Summary
119. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Setup: 'CLOCK_50'
121. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
122. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
123. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
124. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
125. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
126. Fast 1200mV 0C Model Hold: 'CLOCK_50'
127. Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
128. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
129. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
137. Setup Times
138. Hold Times
139. Clock to Output Times
140. Minimum Clock to Output Times
141. Output Enable Times
142. Minimum Output Enable Times
143. Output Disable Times
144. Minimum Output Disable Times
145. MTBF Summary
146. Synchronizer Summary
147. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
167. Multicorner Timing Analysis Summary
168. Setup Times
169. Hold Times
170. Clock to Output Times
171. Minimum Clock to Output Times
172. Board Trace Model Assignments
173. Input Transition Times
174. Signal Integrity Metrics (Slow 1200mv 0c Model)
175. Signal Integrity Metrics (Slow 1200mv 85c Model)
176. Signal Integrity Metrics (Fast 1200mv 0c Model)
177. Setup Transfers
178. Hold Transfers
179. Recovery Transfers
180. Removal Transfers
181. Report TCCS
182. Report RSKM
183. Unconstrained Paths
184. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; NES_FPGA                                         ;
; Device Family      ; Cyclone IV GX                                    ;
; Device Name        ; EP4CGX150DF31C7                                  ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.76        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  18.2%      ;
;     3 processors           ;   9.1%      ;
;     4 processors           ;   4.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun Sep 14 12:45:05 2014 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Sun Sep 14 12:45:05 2014 ;
; NES_FPGA.SDC                                                 ; OK     ; Sun Sep 14 12:45:05 2014 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; altera_reserved_tck                                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { altera_reserved_tck }                                                   ;
; CLOCK2_50                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK2_50 }                                                             ;
; CLOCK3_50                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK3_50 }                                                             ;
; CLOCK_50                                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK_50 }                                                              ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 79.32 MHz  ; 79.32 MHz       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 147.36 MHz ; 147.36 MHz      ; altera_reserved_tck                                                   ;      ;
; 155.13 MHz ; 155.13 MHz      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
; 245.4 MHz  ; 245.4 MHz       ; CLOCK_50                                                              ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.393  ; 0.000         ;
; CLOCK_50                                                              ; 15.925 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.554 ; 0.000         ;
; altera_reserved_tck                                                   ; 46.607 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.319 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.391 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.393 ; 0.000         ;
; CLOCK_50                                                              ; 0.413 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 11.867 ; 0.000         ;
; altera_reserved_tck                                                   ; 47.480 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.983 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.383 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.617  ; 0.000         ;
; CLOCK_50                                                              ; 9.629  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.621 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.753 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 7.393 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 12.477     ;
; 7.420 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 12.475     ;
; 7.608 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 12.262     ;
; 7.629 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 12.264     ;
; 7.643 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 12.250     ;
; 7.800 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 12.095     ;
; 7.815 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 12.080     ;
; 7.824 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 12.046     ;
; 7.827 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.093     ;
; 7.851 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 12.044     ;
; 7.892 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 11.999     ;
; 7.922 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 11.969     ;
; 7.980 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 11.877     ;
; 7.985 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 11.886     ;
; 7.986 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 11.876     ;
; 7.994 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.901     ;
; 7.999 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.896     ;
; 8.002 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 11.868     ;
; 8.003 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 11.859     ;
; 8.007 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 11.875     ;
; 8.013 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 11.874     ;
; 8.020 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 11.873     ;
; 8.029 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 11.855     ;
; 8.030 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 11.857     ;
; 8.036 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 11.882     ;
; 8.050 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 11.821     ;
; 8.050 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 11.868     ;
; 8.056 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 11.853     ;
; 8.060 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 11.833     ;
; 8.074 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 11.819     ;
; 8.122 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 11.740     ;
; 8.132 ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 11.744     ;
; 8.149 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 11.738     ;
; 8.156 ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 11.720     ;
; 8.172 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 11.713     ;
; 8.173 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 11.697     ;
; 8.191 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.704     ;
; 8.195 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 11.662     ;
; 8.200 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.695     ;
; 8.201 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 11.661     ;
; 8.202 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 11.660     ;
; 8.213 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 11.672     ;
; 8.216 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 11.664     ;
; 8.218 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 11.653     ;
; 8.218 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 11.702     ;
; 8.222 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 11.698     ;
; 8.222 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 11.663     ;
; 8.230 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 11.650     ;
; 8.236 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 11.649     ;
; 8.238 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 11.647     ;
; 8.245 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.650     ;
; 8.245 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 11.639     ;
; 8.246 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.649     ;
; 8.252 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 11.633     ;
; 8.259 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 11.611     ;
; 8.265 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 11.642     ;
; 8.271 ; nios_system:u0|nios_system_CPU:cpu|F_pc[15]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 11.605     ;
; 8.272 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 11.648     ;
; 8.279 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 11.628     ;
; 8.286 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.609     ;
; 8.299 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 11.617     ;
; 8.323 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 11.568     ;
; 8.325 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 11.537     ;
; 8.329 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 11.587     ;
; 8.353 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 11.538     ;
; 8.354 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 11.552     ;
; 8.356 ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 11.520     ;
; 8.358 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 11.527     ;
; 8.367 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 11.504     ;
; 8.372 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 11.513     ;
; 8.381 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 11.550     ;
; 8.382 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 11.488     ;
; 8.382 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 11.514     ;
; 8.385 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 11.486     ;
; 8.388 ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 11.485     ;
; 8.389 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 11.481     ;
; 8.401 ; nios_system:u0|nios_system_CPU:cpu|F_pc[8]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 11.470     ;
; 8.401 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 11.519     ;
; 8.402 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 11.480     ;
; 8.407 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.488     ;
; 8.408 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 11.479     ;
; 8.409 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 11.484     ;
; 8.420 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 11.450     ;
; 8.423 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 11.470     ;
; 8.425 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.470     ;
; 8.425 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 11.462     ;
; 8.425 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.470     ;
; 8.426 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 11.444     ;
; 8.427 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 11.491     ;
; 8.427 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 11.491     ;
; 8.441 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 11.455     ;
; 8.441 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 11.477     ;
; 8.444 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 11.427     ;
; 8.447 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 11.448     ;
; 8.451 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 11.458     ;
; 8.451 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 11.442     ;
; 8.475 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 11.395     ;
; 8.479 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 11.399     ;
; 8.481 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 11.437     ;
; 8.485 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 11.398     ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.925 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.399     ; 2.674      ;
; 16.058 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.397     ; 2.543      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.139 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.767      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.140 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.766      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.150 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.754      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.298 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.608      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.305 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.601      ;
; 16.349 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.399     ; 2.250      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.363 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.543      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.399     ; 2.167      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.432 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.474      ;
; 16.438 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.397     ; 2.163      ;
; 16.447 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.397     ; 2.154      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.471 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.437      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.472 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.436      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.480 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.426      ;
; 16.482 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.424      ;
; 16.482 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.424      ;
; 16.482 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.424      ;
; 16.482 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.424      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 33.554 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.067      ;
; 33.556 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.065      ;
; 33.560 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.061      ;
; 33.998 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.623      ;
; 34.001 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.620      ;
; 34.035 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.586      ;
; 34.055 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.566      ;
; 34.055 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.566      ;
; 34.055 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.566      ;
; 34.055 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.566      ;
; 34.089 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.532      ;
; 34.089 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.532      ;
; 34.089 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.532      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.179      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.179      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.179      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.179      ;
; 34.442 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.179      ;
; 34.557 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.064      ;
; 34.595 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 5.026      ;
; 34.659 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 5.293      ;
; 34.775 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.846      ;
; 34.808 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 4.802      ;
; 34.814 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 4.796      ;
; 34.857 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 4.753      ;
; 35.030 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 4.580      ;
; 35.040 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 4.570      ;
; 35.065 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 4.545      ;
; 35.066 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 4.544      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.099 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.807      ;
; 35.164 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 4.452      ;
; 35.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.385     ; 4.438      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.196 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.710      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.650      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.263 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.643      ;
; 35.355 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 4.262      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.386 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.520      ;
; 35.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 4.229      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.412 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.494      ;
; 35.461 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 4.156      ;
; 35.467 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 4.150      ;
; 35.482 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 4.134      ;
; 35.490 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 4.127      ;
; 35.494 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 4.122      ;
; 35.498 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 4.119      ;
; 35.507 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 4.113      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 3.301      ;
; 46.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.980      ;
; 46.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.978      ;
; 47.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.902      ;
; 47.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.815      ;
; 47.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.760      ;
; 47.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.714      ;
; 47.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.620      ;
; 47.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.528      ;
; 47.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.457      ;
; 47.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.352      ;
; 47.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 2.230      ;
; 47.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.090      ;
; 47.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 2.014      ;
; 47.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.100     ; 1.981      ;
; 48.010 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 1.902      ;
; 48.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 1.776      ;
; 48.703 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 1.228      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.915      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.915      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.915      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.915      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.915      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.915      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.915      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.915      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.866      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.738      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.738      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.738      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.738      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.738      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.738      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.738      ;
; 95.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.738      ;
; 95.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.762      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.677      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.646      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.646      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.646      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.646      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.646      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.637      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.637      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.637      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.637      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.637      ;
; 95.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.630      ;
; 95.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.630      ;
; 95.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.630      ;
; 95.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.630      ;
; 95.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.630      ;
; 95.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.619      ;
; 95.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.619      ;
; 95.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.619      ;
; 95.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.619      ;
; 95.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.619      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.612      ;
; 95.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.609      ;
; 95.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.609      ;
; 95.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.609      ;
; 95.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.609      ;
; 95.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.609      ;
; 95.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.517      ;
; 95.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.503      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.417      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.417      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.417      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.417      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.417      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.417      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.417      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.417      ;
; 95.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.399      ;
; 95.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.399      ;
; 95.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.399      ;
; 95.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.399      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.319 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[2]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.015      ;
; 0.320 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.991      ;
; 0.330 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.030      ;
; 0.333 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.003      ;
; 0.337 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.005      ;
; 0.337 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.004      ;
; 0.338 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.038      ;
; 0.339 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.007      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.042      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.038      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.015      ;
; 0.349 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[16]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.059      ;
; 0.349 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.028      ;
; 0.351 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.054      ;
; 0.352 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[12]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.048      ;
; 0.352 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.023      ;
; 0.358 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.068      ;
; 0.358 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[24]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.061      ;
; 0.358 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.028      ;
; 0.358 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.037      ;
; 0.364 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[2]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.060      ;
; 0.364 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.034      ;
; 0.365 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.035      ;
; 0.366 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[1]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.037      ;
; 0.367 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.034      ;
; 0.368 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[8]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.064      ;
; 0.369 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.048      ;
; 0.371 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.039      ;
; 0.371 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.041      ;
; 0.373 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.073      ;
; 0.373 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[1]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.052      ;
; 0.375 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.042      ;
; 0.377 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.047      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                           ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                   ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|wr_address                                                                          ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                          ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                   ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[0]                                                                          ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[1]                                                                          ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                      ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_RELEASE                                                                                              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_RELEASE                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                      ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|av_ld_align_cycle[1]                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|av_ld_aligning_data                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.407 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.684      ;
; 0.410 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.688      ;
; 0.413 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.691      ;
; 0.414 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 1.013      ;
; 0.414 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.694      ;
; 0.416 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.695      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.695      ;
; 0.418 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.694      ;
; 0.419 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.695      ;
; 0.429 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.707      ;
; 0.431 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.709      ;
; 0.451 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.728      ;
; 0.467 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 1.066      ;
; 0.472 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.749      ;
; 0.535 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.812      ;
; 0.544 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.822      ;
; 0.546 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.824      ;
; 0.564 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.841      ;
; 0.575 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.852      ;
; 0.591 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.869      ;
; 0.591 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.869      ;
; 0.591 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.868      ;
; 0.591 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.868      ;
; 0.592 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.869      ;
; 0.592 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.869      ;
; 0.593 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.870      ;
; 0.613 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.891      ;
; 0.631 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.909      ;
; 0.632 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.910      ;
; 0.636 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.914      ;
; 0.637 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.915      ;
; 0.639 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.917      ;
; 0.643 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.921      ;
; 0.645 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.923      ;
; 0.649 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.927      ;
; 0.650 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.928      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.929      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.929      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.929      ;
; 0.652 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.930      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.931      ;
; 0.654 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.932      ;
; 0.654 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.932      ;
; 0.656 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.934      ;
; 0.657 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.935      ;
; 0.657 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.935      ;
; 0.664 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.941      ;
; 0.665 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.942      ;
; 0.666 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.944      ;
; 0.668 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.946      ;
; 0.670 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.948      ;
; 0.675 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.953      ;
; 0.687 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.964      ;
; 0.688 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.965      ;
; 0.698 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.700 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.978      ;
; 0.713 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.991      ;
; 0.727 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 1.326      ;
; 0.735 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.012      ;
; 0.742 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.019      ;
; 0.756 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.033      ;
; 0.760 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 1.359      ;
; 0.797 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.074      ;
; 0.820 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.097      ;
; 0.824 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.101      ;
; 0.827 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.104      ;
; 0.836 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.113      ;
; 0.852 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.129      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.682      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.695      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.697      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.424 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.425 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.702      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.701      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.702      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.703      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.703      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.705      ;
; 0.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.710      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.439 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.715      ;
; 0.440 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.716      ;
; 0.451 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.725      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.744      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.749      ;
; 0.496 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.770      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.555 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.829      ;
; 0.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.841      ;
; 0.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.841      ;
; 0.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.842      ;
; 0.568 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.842      ;
; 0.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.844      ;
; 0.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.843      ;
; 0.569 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.843      ;
; 0.569 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.843      ;
; 0.569 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.844      ;
; 0.570 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.844      ;
; 0.570 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.846      ;
; 0.570 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.845      ;
; 0.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.845      ;
; 0.570 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.844      ;
; 0.571 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.845      ;
; 0.582 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.859      ;
; 0.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.863      ;
; 0.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.863      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.868      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.868      ;
; 0.594 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.870      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.874      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.875      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.878      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.881      ;
; 0.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.890      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.691      ;
; 0.440 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.634 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.912      ;
; 0.635 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.913      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.650 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.651 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.929      ;
; 0.651 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.929      ;
; 0.652 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.930      ;
; 0.654 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.932      ;
; 0.656 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.934      ;
; 0.659 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.937      ;
; 0.661 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.939      ;
; 0.951 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.229      ;
; 0.952 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.230      ;
; 0.954 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.232      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.965 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.243      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.970 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.248      ;
; 0.971 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.249      ;
; 0.971 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.249      ;
; 0.973 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.251      ;
; 0.975 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.255      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.256      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.256      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.257      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.260      ;
; 0.983 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.261      ;
; 0.983 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.261      ;
; 0.984 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.262      ;
; 0.986 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.264      ;
; 0.986 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.264      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.269      ;
; 1.072 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.350      ;
; 1.073 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.351      ;
; 1.075 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.353      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.355      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.356      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.370      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.369      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.095 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.375      ;
; 1.096 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.374      ;
; 1.099 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.377      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.381      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.382      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.382      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.383      ;
; 1.106 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.386      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.387      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.387      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.390      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.388      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.395      ;
; 1.198 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.476      ;
; 1.199 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.477      ;
; 1.203 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.481      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.216 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.496      ;
; 1.217 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.495      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.498      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.220 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.498      ;
; 1.221 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.501      ;
; 1.222 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.500      ;
; 1.223 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.503      ;
; 1.227 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.507      ;
; 1.228 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.508      ;
; 1.230 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.508      ;
; 1.231 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.509      ;
; 1.232 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.512      ;
; 1.233 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.513      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.516      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.514      ;
; 1.241 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.521      ;
; 1.303 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.581      ;
; 1.324 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.602      ;
; 1.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.617      ;
; 1.339 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.617      ;
; 1.341 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.619      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[7]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[10]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[8]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[15]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[13]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[3]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[14]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[12]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[1]                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.867 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[11]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.058      ;
; 11.890 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 8.013      ;
; 11.890 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 8.013      ;
; 11.890 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 8.013      ;
; 11.897 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.002      ;
; 11.897 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.002      ;
; 11.897 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.002      ;
; 11.897 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.002      ;
; 11.897 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.002      ;
; 11.897 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.002      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.073 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.171      ; 8.020      ;
; 12.120 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 8.043      ;
; 12.120 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 8.043      ;
; 12.120 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 8.043      ;
; 12.120 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 8.043      ;
; 12.120 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 8.043      ;
; 12.120 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 8.043      ;
; 12.120 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 8.043      ;
; 12.120 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 8.043      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[7]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.274 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.600      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[0]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[1]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[2]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[3]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[5]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[6]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[7]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.592      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[1]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[2]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[3]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[4]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[5]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[6]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[7]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[8]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.592      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker|shift_register[5] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker|shift_register[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker|shift_register[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker|shift_register[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker|shift_register[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker|shift_register[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker|shift_register[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.593      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.599      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY_END                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.599      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.592      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[4]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.591      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.592      ;
; 12.275 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN_DEASSERT                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.592      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[36]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.585      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[37]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.585      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[38]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.585      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.585      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.585      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.585      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[42]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.585      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.584      ;
; 12.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.584      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.112     ; 2.406      ;
; 47.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.112     ; 2.406      ;
; 48.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.433      ;
; 97.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.865      ;
; 97.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.865      ;
; 97.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.865      ;
; 97.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.865      ;
; 97.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.865      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.582      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.430      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.406      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.406      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.406      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.180      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.179      ;
; 97.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.073      ;
; 97.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.073      ;
; 97.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.902      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.916      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.886      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.886      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.886      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.655      ;
; 98.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.591      ;
; 98.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.591      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 1.177  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.452      ;
; 1.177  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.452      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.222  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.497      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.750      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.750      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.750      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.765      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.948      ;
; 1.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.948      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.034      ;
; 2.032  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.270      ;
; 2.032  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.270      ;
; 2.032  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.270      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.304      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.236  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.467      ;
; 2.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.722      ;
; 2.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.722      ;
; 2.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.722      ;
; 2.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.722      ;
; 2.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.722      ;
; 50.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.097      ; 1.274      ;
; 52.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.062      ; 2.270      ;
; 52.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.062      ; 2.270      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.383 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 5.716      ;
; 5.383 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 5.716      ;
; 5.383 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 5.716      ;
; 5.383 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 5.716      ;
; 5.383 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 5.716      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[9]                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[8]                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[4]                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[19]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[28]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[27]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[26]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[25]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[24]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[20]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[18]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[17]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[16]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.694      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.711      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[3]                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[12]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[11]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[16]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[14]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 5.716      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[17]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[15]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.711      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[18]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.711      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[19]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.711      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[20]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[21]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 5.716      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[22]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[23]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[24]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[25]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 5.716      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[26]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 5.716      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[27]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 5.716      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[30]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.713      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[29]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.713      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[28]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.713      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[27]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.713      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[26]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.713      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[25]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.713      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.702      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[10]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.694      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[2]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.702      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.694      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_force_src2_zero                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[7]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.713      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_align_cycle[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_aligning_data                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.703      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[28]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[29]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[30]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.700      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_compare_op[0]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.707      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[31]                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.699      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_compare_op[1]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.707      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_cmp_result                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.707      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.711      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[8]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 5.716      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 5.716      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.711      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[10]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.711      ;
; 5.384 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.714      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[1]                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.706      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[4]                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 5.724      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 5.721      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.705      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_shift_rot_right                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.683      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_alu_sub                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.690      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[6]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.704      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[7]                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.698      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[5]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.704      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[6]                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.698      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[4]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.704      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.704      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[1]                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.706      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[2]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.690      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[3]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.690      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[0]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.690      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[1]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.690      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_logic_op[0]                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.688      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_logic_op[1]                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.688      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_logic                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.690      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[6]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.709      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[8]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.703      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[7]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.709      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 5.724      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 5.721      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[31]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.698      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[30]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.698      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[29]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.698      ;
; 5.385 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[23]                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.698      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_0[10]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_0[11]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_0[12]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_0[13]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_0[14]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_0[15]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_0[8]                                                                          ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_0[9]                                                                          ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_1[10]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_1[11]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_1[12]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_1[13]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_1[14]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_1[15]                                                                         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_1[8]                                                                          ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entry_1[9]                                                                          ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[17]                                                                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[18]                                                                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[19]                                                                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[20]                                                                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[21]                                                                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[22]                                                                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|control_reg[23]                                                                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[17]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[18]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[19]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[20]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[21]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[22]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[23]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[26]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|ctrl_readdata[27]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|back_buf_start_address[8]                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[8]                                                                                                                                   ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                   ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_addr[10]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_addr[22]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_addr[23]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[10]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[11]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[27]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[28]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[29]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[30]                                                                                                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[3]                                                                                                                                                        ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[4]                                                                                                                                                        ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[6]                                                                                                                                                        ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[8]                                                                                                                                                        ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_data[9]                                                                                                                                                        ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|active_rnw                                                                                                                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[28]~_Duplicate_1                                                                                                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[30]~_Duplicate_1                                                                                                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000010                                                                                                                                                     ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000001000                                                                                                                                                     ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000010000                                                                                                                                                     ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.010000000                                                                                                                                                     ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                       ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[115] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[116] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[117] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[118] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[119] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[120] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[121] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[122] ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[36]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[37]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[38]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[42]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[64]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[65]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[66]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[67]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[68]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[69]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[70]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[71]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[72]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[73]  ;
; 9.619 ; 9.839        ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.629  ; 9.817        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.782  ; 9.782        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.960  ; 10.180       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.216 ; 10.216       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                    ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                    ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                 ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                 ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                 ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                 ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                     ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.500 ; 2.575  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.311 ; 5.404  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373 ; 1.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390 ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406 ; 1.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394 ; 1.573  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409 ; 1.588  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413 ; 1.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401 ; 1.580  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357 ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377 ; 1.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444 ; 1.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416 ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447 ; 1.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448 ; 1.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.366 ; 6.935  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.303 ; 6.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.331 ; 6.911  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.366 ; 6.935  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.010 ; 6.560  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.313 ; 6.877  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.841 ; 6.353  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.060 ; 6.625  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.189 ; 5.688  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.442 ; 5.928  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.913 ; 6.458  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.784 ; 6.348  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.865 ; 6.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.103 ; 6.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.900 ; 6.414  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.874 ; 6.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.328 ; 6.898  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.122 ; 5.589  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.454 ; 5.951  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.423 ; 5.897  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.522 ; 6.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.562 ; 6.062  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.229 ; 5.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.340 ; 5.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.188 ; 5.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.574 ; 6.111  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.390 ; 5.886  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.498 ; 5.999  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.499 ; 5.993  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.353 ; 5.839  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.052 ; 5.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.943 ; 5.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.860 ; 5.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.718 ; 10.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.506 ; 7.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.506 ; 7.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.040  ; 0.956  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.223  ; 0.134  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.670 ; -0.849 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.679 ; -0.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.689 ; -0.868 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.699 ; -0.878 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.680 ; -0.859 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.707 ; -0.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.724 ; -0.903 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.712 ; -0.891 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.697 ; -0.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.700 ; -0.879 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.673 ; -0.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.693 ; -0.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.761 ; -0.940 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.734 ; -0.913 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.763 ; -0.942 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.765 ; -0.944 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.770 ; -0.949 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -3.996 ; -4.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -5.383 ; -5.914 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -5.409 ; -5.972 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -5.443 ; -5.995 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -5.102 ; -5.637 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -5.393 ; -5.941 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -4.937 ; -5.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -5.151 ; -5.698 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -4.312 ; -4.797 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -4.555 ; -5.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -5.009 ; -5.539 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -4.883 ; -5.431 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -4.959 ; -5.489 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -5.191 ; -5.771 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -4.997 ; -5.496 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -4.971 ; -5.477 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -5.409 ; -5.962 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -4.251 ; -4.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -4.567 ; -5.050 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -4.538 ; -4.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -4.633 ; -5.127 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -4.671 ; -5.157 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -4.351 ; -4.842 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -4.457 ; -4.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -4.311 ; -4.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.683 ; -5.204 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -4.504 ; -4.986 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.610 ; -5.097 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -4.612 ; -5.092 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -4.469 ; -4.942 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -4.179 ; -4.631 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -4.076 ; -4.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -3.996 ; -4.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.651 ; -5.130 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -5.551 ; -6.124 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -5.551 ; -6.124 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.188 ; 14.941 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 9.915  ; 9.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.982  ; 8.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 6.016  ; 6.057  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.742  ; 5.667  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 6.628  ; 6.554  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 8.250  ; 8.265  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 7.491  ; 7.255  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 6.518  ; 6.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 6.529  ; 6.498  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 8.139  ; 7.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 6.130  ; 6.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 8.166  ; 7.879  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.805  ; 6.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.713  ; 5.728  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 6.318  ; 6.315  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 6.293  ; 6.307  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 9.915  ; 9.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.833  ; 5.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 6.494  ; 6.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 6.924  ; 6.781  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 7.770  ; 7.307  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.288  ; 6.290  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.980  ; 5.963  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.168  ; 6.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.751  ; 5.718  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.081  ; 6.066  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.411  ; 6.282  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 7.140  ; 6.931  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.417  ; 5.278  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.770  ; 7.307  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 6.366  ; 6.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.925  ; 5.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.430  ; 5.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.959  ; 6.749  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.645  ; 6.474  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.958  ; 5.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.529  ; 6.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.962  ; 4.855  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.548  ; 5.406  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.657  ; 4.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.680  ; 4.596  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.062  ; 4.912  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.562  ; 5.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.704  ; 6.305  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.998  ; 4.896  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.061  ; 5.014  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.517  ; 5.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.708  ; 5.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.182  ; 5.061  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.921  ; 4.817  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.615  ; 4.517  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.909  ; 4.795  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.876  ; 4.771  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.667  ; 6.702  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.538  ; 5.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.282  ; 6.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.282  ; 6.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 8.142  ; 7.838  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 8.974  ; 8.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 6.361  ; 6.324  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.400  ; 6.175  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.154  ; 4.045  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 6.400  ; 6.175  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.738  ; 5.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.044  ; 6.064  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 9.522  ; 9.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 6.265  ; 6.262  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.437 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.537 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 30.147 ; 29.884 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.258 ; 26.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 28.558 ; 28.429 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 29.756 ; 29.448 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 29.453 ; 29.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 30.147 ; 29.884 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 29.074 ; 28.809 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 27.528 ; 27.535 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 27.655 ; 27.601 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 27.678 ; 27.545 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.619 ; 28.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.759 ; 27.687 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 28.384 ; 28.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.088 ; 26.002 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.713 ; 27.575 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.785 ; 25.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.629 ; 26.541 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 28.481 ; 28.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 28.619 ; 28.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 28.613 ; 28.456 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 28.454 ; 28.219 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 27.776 ; 27.617 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.616 ; 27.456 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.621 ; 25.578 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.686 ; 27.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 28.360 ; 28.139 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 27.779 ; 27.761 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 28.454 ; 28.219 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 28.157 ; 27.941 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 29.184 ; 29.039 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.214 ; 12.967 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.047  ; 2.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.981  ; 2.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.021  ; 2.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.070  ; 4.640  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.043  ; 2.925  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.013  ; 2.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.995  ; 2.877  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.971  ; 2.853  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.985  ; 2.867  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.976  ; 2.858  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.078  ; 4.648  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.984  ; 2.866  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.974  ; 2.856  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.988  ; 2.870  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.061  ; 2.943  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.057  ; 2.939  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.033  ; 2.915  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.006  ; 2.888  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 5.031  ; 4.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.169  ; 8.061  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.322  ; 5.357  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.060  ; 4.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.910  ; 5.835  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 7.468  ; 7.478  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 6.738  ; 6.507  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 5.805  ; 5.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.815  ; 5.781  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 7.361  ; 7.222  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.431  ; 5.380  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 7.470  ; 7.178  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.080  ; 5.935  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.031  ; 5.042  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 5.612  ; 5.605  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.587  ; 5.596  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 9.148  ; 8.748  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.146  ; 5.078  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 5.781  ; 5.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 6.194  ; 6.052  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.977  ; 3.879  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.585  ; 5.583  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.285  ; 5.265  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.467  ; 5.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.067  ; 5.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.383  ; 5.365  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.700  ; 5.571  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.400  ; 6.195  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.747  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.088  ; 6.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.657  ; 5.447  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.234  ; 5.185  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 4.759  ; 4.742  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.226  ; 6.020  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.926  ; 5.758  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.266  ; 5.209  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.815  ; 5.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.311  ; 4.204  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 4.873  ; 4.732  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.018  ; 3.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.039  ; 3.954  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.406  ; 4.258  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.886  ; 4.716  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.065  ; 5.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.344  ; 4.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.405  ; 4.355  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.841  ; 4.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.026  ; 4.851  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.522  ; 4.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.271  ; 4.167  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 3.977  ; 3.879  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.260  ; 4.146  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.228  ; 4.124  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.789  ; 5.768  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.859  ; 4.987  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.574  ; 5.572  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.574  ; 5.572  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 7.362  ; 7.067  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 8.162  ; 7.819  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.654  ; 5.614  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.534  ; 3.425  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 3.534  ; 3.425  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.691  ; 5.470  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.056  ; 5.035  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.348  ; 5.363  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.518  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 8.687  ; 8.297  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.562  ; 5.554  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.292  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.904 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.004 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.553 ; 25.613 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.553 ; 25.613 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.762 ; 27.634 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.913 ; 28.613 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 28.621 ; 28.420 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 29.286 ; 29.029 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 28.258 ; 28.000 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.773 ; 26.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.895 ; 26.840 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 26.916 ; 26.784 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.101 ; 25.117 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.994 ; 26.921 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 27.594 ; 27.379 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.392 ; 25.305 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.951 ; 26.815 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.101 ; 25.117 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.910 ; 25.821 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 27.690 ; 27.430 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 27.822 ; 27.577 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 27.816 ; 27.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.942 ; 24.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 27.013 ; 26.855 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.858 ; 26.700 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.942 ; 24.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 26.925 ; 26.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.572 ; 27.356 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 27.014 ; 26.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.662 ; 27.432 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 27.377 ; 27.165 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 28.365 ; 28.221 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.303 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.380  ; 3.227  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.486  ; 5.010  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.400  ; 3.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.396  ; 3.243  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 12.305 ; 12.152 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 13.392 ; 13.239 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 13.099 ; 12.946 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 13.086 ; 12.933 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 13.378 ; 13.225 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 13.374 ; 13.221 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 13.001 ; 12.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 13.001 ; 12.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 12.771 ; 12.618 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 17.560 ; 17.084 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 14.834 ; 14.681 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 15.406 ; 15.253 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 15.406 ; 15.253 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 15.536 ; 15.383 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 15.430 ; 15.277 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 15.443 ; 15.290 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 15.464 ; 15.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 12.957 ; 12.804 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 13.380 ; 13.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 12.769 ; 12.616 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 12.305 ; 12.152 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 12.810 ; 12.657 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 13.574 ; 13.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 14.872 ; 14.396 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 12.810 ; 12.657 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 12.695 ; 12.542 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 12.691 ; 12.538 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 12.691 ; 12.538 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 12.813 ; 12.660 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 12.530 ; 12.377 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 12.530 ; 12.377 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 12.551 ; 12.398 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 12.551 ; 12.398 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 7.188  ; 7.035  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 8.918  ; 8.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 8.918  ; 8.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                      ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.857  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.874  ; 2.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.874  ; 2.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.873  ; 2.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.857  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.859  ; 2.706  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.859  ; 2.706  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.873  ; 2.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.864  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.864  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.880  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.860  ; 2.707  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965  ; 4.489  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.862  ; 2.709  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.862  ; 2.709  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.864  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.864  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.876  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.876  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.859  ; 2.706  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.879  ; 2.726  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.857  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.876  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.875  ; 2.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.861  ; 2.708  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.861  ; 2.708  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.861  ; 2.708  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.133  ; 5.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.560  ; 7.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.279  ; 7.126  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.266  ; 7.113  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.546  ; 7.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.543  ; 7.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 7.184  ; 7.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 7.184  ; 7.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.963  ; 6.810  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 11.653 ; 11.177 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 8.952  ; 8.799  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 9.502  ; 9.349  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 9.502  ; 9.349  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 9.626  ; 9.473  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 9.524  ; 9.371  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 9.536  ; 9.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 9.557  ; 9.404  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.759  ; 6.606  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 7.166  ; 7.013  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.579  ; 6.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.133  ; 5.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.619  ; 6.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.352  ; 7.199  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.682  ; 8.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.619  ; 6.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.917  ; 6.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.912  ; 6.759  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.912  ; 6.759  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.029  ; 6.876  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.758  ; 6.605  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.758  ; 6.605  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 6.778  ; 6.625  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 6.778  ; 6.625  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.225  ; 6.072  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.971  ; 6.818  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.971  ; 6.818  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.253     ; 3.406     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.036     ; 5.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.273     ; 3.426     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.269     ; 3.422     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 12.175    ; 12.328    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 13.402    ; 13.555    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 13.116    ; 13.269    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 13.103    ; 13.256    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 13.386    ; 13.539    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 13.374    ; 13.527    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 12.959    ; 13.112    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 12.959    ; 13.112    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 12.688    ; 12.841    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 17.082    ; 17.558    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 14.680    ; 14.833    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 15.221    ; 15.374    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 15.221    ; 15.374    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 15.367    ; 15.520    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 15.280    ; 15.433    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 15.294    ; 15.447    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 15.311    ; 15.464    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 12.775    ; 12.928    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 13.216    ; 13.369    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 12.596    ; 12.749    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 12.175    ; 12.328    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 12.641    ; 12.794    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 13.333    ; 13.486    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 14.376    ; 14.852    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 12.641    ; 12.794    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 12.613    ; 12.766    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 12.605    ; 12.758    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 12.605    ; 12.758    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 12.663    ; 12.816    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 12.393    ; 12.546    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 12.393    ; 12.546    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 12.416    ; 12.569    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 12.416    ; 12.569    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 7.109     ; 7.262     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 8.665     ; 8.818     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 8.665     ; 8.818     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.731     ; 2.884     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.513     ; 4.989     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.750     ; 2.903     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.746     ; 2.899     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.892     ; 6.045     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.484     ; 7.637     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.210     ; 7.363     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.197     ; 7.350     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.469     ; 7.622     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.457     ; 7.610     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 7.059     ; 7.212     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 7.059     ; 7.212     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.799     ; 6.952     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 11.094    ; 11.570    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 8.717     ; 8.870     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 9.236     ; 9.389     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 9.236     ; 9.389     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 9.377     ; 9.530     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 9.293     ; 9.446     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 9.306     ; 9.459     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 9.323     ; 9.476     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.468     ; 6.621     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.891     ; 7.044     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.296     ; 6.449     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 5.892     ; 6.045     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.339     ; 6.492     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 7.003     ; 7.156     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.076     ; 8.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.339     ; 6.492     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.726     ; 6.879     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.718     ; 6.871     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.718     ; 6.871     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.774     ; 6.927     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.514     ; 6.667     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.514     ; 6.667     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 6.537     ; 6.690     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 6.537     ; 6.690     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.128     ; 6.281     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.755     ; 6.908     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.755     ; 6.908     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.079 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.079                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.963       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.116       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.239                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.115       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.577                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.961       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.899       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.717       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.696                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.121       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.875       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.700       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.127       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.755       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.867       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.109                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 18.960       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.025       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.369                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 18.961       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.659       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.749       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.539                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.126       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 18.981       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.432       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.606                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.896       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.586       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.090                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 18.840       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 112.870                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.999       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.062       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.809       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.151                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.984       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.358       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.809       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.449                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.516       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.809       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.456                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.408       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.573                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.121       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.527       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.727                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.825       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.093       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.809       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.042                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.825       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.292       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.127                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.078       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.199                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.126       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.073       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.227                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.944       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.283       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 86.52 MHz  ; 86.52 MHz       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 161.08 MHz ; 161.08 MHz      ; altera_reserved_tck                                                   ;                                                               ;
; 170.59 MHz ; 170.59 MHz      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 271.59 MHz ; 250.0 MHz       ; CLOCK_50                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.442  ; 0.000         ;
; CLOCK_50                                                              ; 16.318 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 34.138 ; 0.000         ;
; altera_reserved_tck                                                   ; 46.896 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.320 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.343 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.346 ; 0.000         ;
; CLOCK_50                                                              ; 0.372 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 12.522 ; 0.000         ;
; altera_reserved_tck                                                   ; 47.707 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.888 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.798 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.624  ; 0.000         ;
; CLOCK_50                                                              ; 9.625  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.625 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.749 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 8.442 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 11.438     ;
; 8.470 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 11.434     ;
; 8.629 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 11.251     ;
; 8.662 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 11.241     ;
; 8.674 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 11.229     ;
; 8.730 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 11.179     ;
; 8.758 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.175     ;
; 8.827 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 11.053     ;
; 8.830 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 11.074     ;
; 8.855 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 11.049     ;
; 8.899 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 11.000     ;
; 8.917 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 10.992     ;
; 8.930 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 10.969     ;
; 8.943 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 10.932     ;
; 8.950 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 10.982     ;
; 8.959 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 10.916     ;
; 8.962 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 10.970     ;
; 8.971 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 10.928     ;
; 8.987 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 10.912     ;
; 8.993 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 10.877     ;
; 8.993 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 10.888     ;
; 8.998 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 10.882     ;
; 9.000 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 10.904     ;
; 9.017 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 10.876     ;
; 9.021 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 10.873     ;
; 9.023 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 10.880     ;
; 9.045 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 10.872     ;
; 9.047 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 10.856     ;
; 9.059 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 10.844     ;
; 9.065 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 10.815     ;
; 9.078 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 10.803     ;
; 9.083 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 10.792     ;
; 9.093 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 10.811     ;
; 9.111 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 10.788     ;
; 9.118 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 10.815     ;
; 9.125 ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 10.761     ;
; 9.130 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 10.745     ;
; 9.140 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 10.756     ;
; 9.146 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 10.729     ;
; 9.149 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 10.760     ;
; 9.149 ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 10.737     ;
; 9.163 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 10.735     ;
; 9.175 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 10.723     ;
; 9.177 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 10.756     ;
; 9.179 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 10.719     ;
; 9.180 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 10.690     ;
; 9.187 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 10.741     ;
; 9.190 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 10.719     ;
; 9.191 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 10.707     ;
; 9.204 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 10.689     ;
; 9.211 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 10.669     ;
; 9.213 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 10.680     ;
; 9.215 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 10.689     ;
; 9.218 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 10.710     ;
; 9.218 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 10.715     ;
; 9.225 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 10.668     ;
; 9.237 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 10.679     ;
; 9.239 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 10.665     ;
; 9.246 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 10.649     ;
; 9.248 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 10.633     ;
; 9.249 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 10.667     ;
; 9.252 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 10.628     ;
; 9.257 ; nios_system:u0|nios_system_CPU:cpu|F_pc[15]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 10.629     ;
; 9.265 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 10.650     ;
; 9.270 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 10.605     ;
; 9.284 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 10.615     ;
; 9.285 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 10.618     ;
; 9.288 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 10.645     ;
; 9.293 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 10.646     ;
; 9.297 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 10.606     ;
; 9.303 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 10.595     ;
; 9.311 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 10.621     ;
; 9.315 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 10.584     ;
; 9.315 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 10.583     ;
; 9.318 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 10.563     ;
; 9.322 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 10.588     ;
; 9.331 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 10.568     ;
; 9.334 ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 10.552     ;
; 9.347 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 10.552     ;
; 9.348 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 10.532     ;
; 9.358 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 10.523     ;
; 9.373 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 10.536     ;
; 9.377 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 10.532     ;
; 9.378 ; nios_system:u0|nios_system_CPU:cpu|F_pc[8]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 10.503     ;
; 9.381 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 10.513     ;
; 9.385 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 10.519     ;
; 9.385 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 10.495     ;
; 9.387 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 10.493     ;
; 9.392 ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 10.491     ;
; 9.398 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 10.482     ;
; 9.400 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 10.494     ;
; 9.403 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 10.478     ;
; 9.405 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 10.512     ;
; 9.407 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 10.503     ;
; 9.408 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 10.495     ;
; 9.410 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 10.522     ;
; 9.413 ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                    ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 10.502     ;
; 9.415 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 10.489     ;
; 9.416 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                            ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 10.478     ;
; 9.422 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                     ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 10.510     ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.318 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.242     ; 2.439      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.440 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.476      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.441 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.475      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.446 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.467      ;
; 16.461 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.239     ; 2.299      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.586 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.330      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.324      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.650 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.266      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.705 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.211      ;
; 16.721 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.242     ; 2.036      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.755 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.164      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.756 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.163      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.757 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.159      ;
; 16.761 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.155      ;
; 16.761 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.155      ;
; 16.761 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.155      ;
; 16.761 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.155      ;
; 16.761 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.155      ;
; 16.761 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.155      ;
; 16.761 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.155      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 34.138 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.527      ;
; 34.141 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.524      ;
; 34.143 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.522      ;
; 34.542 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.123      ;
; 34.545 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.120      ;
; 34.573 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.092      ;
; 34.601 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 5.065      ;
; 34.601 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 5.065      ;
; 34.601 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 5.065      ;
; 34.601 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 5.065      ;
; 34.633 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.032      ;
; 34.633 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.032      ;
; 34.633 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.032      ;
; 34.940 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.725      ;
; 34.940 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.725      ;
; 34.940 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.725      ;
; 34.940 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.725      ;
; 34.940 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.725      ;
; 35.063 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.602      ;
; 35.098 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.567      ;
; 35.153 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 4.799      ;
; 35.256 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.409      ;
; 35.310 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.345      ;
; 35.316 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.339      ;
; 35.362 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.293      ;
; 35.479 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.176      ;
; 35.481 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.174      ;
; 35.498 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.157      ;
; 35.502 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.153      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.532 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.384      ;
; 35.597 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.341     ; 4.061      ;
; 35.635 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.339     ; 4.025      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.647 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.269      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.697 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.219      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.705 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.211      ;
; 35.775 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.337     ; 3.887      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.803 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.113      ;
; 35.813 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 3.852      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.814 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.102      ;
; 35.866 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.337     ; 3.796      ;
; 35.878 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.337     ; 3.784      ;
; 35.891 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.339     ; 3.769      ;
; 35.895 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.337     ; 3.767      ;
; 35.896 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.339     ; 3.764      ;
; 35.909 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.337     ; 3.753      ;
; 35.910 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 3.755      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 3.012      ;
; 47.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.745      ;
; 47.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 2.695      ;
; 47.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 2.617      ;
; 47.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.597      ;
; 47.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.558      ;
; 47.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 2.449      ;
; 47.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.410      ;
; 47.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.303      ;
; 47.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.224      ;
; 47.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.122      ;
; 47.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.107     ; 2.053      ;
; 47.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.925      ;
; 48.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 1.842      ;
; 48.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.100     ; 1.817      ;
; 48.157 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 1.755      ;
; 48.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 1.634      ;
; 48.807 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 1.124      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.505      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.505      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.505      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.505      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.505      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.505      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.505      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.505      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.451      ;
; 95.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.348      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.315      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.315      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.315      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.315      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.315      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.315      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.315      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.315      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.299      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.299      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.299      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.299      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.299      ;
; 95.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.299      ;
; 95.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.299      ;
; 95.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.299      ;
; 95.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.299      ;
; 95.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.299      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.261      ;
; 95.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.263      ;
; 95.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.263      ;
; 95.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.263      ;
; 95.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.263      ;
; 95.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.263      ;
; 95.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.254      ;
; 95.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.254      ;
; 95.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.254      ;
; 95.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.254      ;
; 95.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.254      ;
; 95.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.247      ;
; 95.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.247      ;
; 95.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.247      ;
; 95.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.247      ;
; 95.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.247      ;
; 95.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.199      ;
; 95.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.135      ;
; 95.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.126      ;
; 95.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.030      ;
; 95.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.030      ;
; 95.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.030      ;
; 95.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.030      ;
; 95.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.030      ;
; 95.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.030      ;
; 95.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.030      ;
; 95.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.030      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.017      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.017      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.017      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.017      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.320 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.922      ;
; 0.321 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[2]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.947      ;
; 0.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.963      ;
; 0.330 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.933      ;
; 0.337 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.938      ;
; 0.337 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.971      ;
; 0.338 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.939      ;
; 0.338 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.937      ;
; 0.341 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.943      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.976      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.968      ;
; 0.343 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                     ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                     ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                     ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                     ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                     ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                     ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                     ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                     ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                            ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                  ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                         ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                  ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                     ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                     ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                     ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|wr_address                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[0]                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[1]                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_CPU:cpu|i_read                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|i_read                                                                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|av_ld_waiting_for_data                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                       ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_RELEASE                                                                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_RELEASE                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                              ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                               ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                           ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                            ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                       ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                          ; nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                          ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                          ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                       ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|av_ld_align_cycle[1]                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|av_ld_aligning_data                                                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                     ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                     ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                     ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                     ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                                                                                                     ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|W_ienable_reg[0]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|W_ienable_reg[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                    ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|hbreak_pending                                                                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.343 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.365 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.619      ;
; 0.368 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.622      ;
; 0.379 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.633      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.636      ;
; 0.382 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.637      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.637      ;
; 0.384 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.637      ;
; 0.386 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.640      ;
; 0.388 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.642      ;
; 0.408 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 0.943      ;
; 0.409 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.662      ;
; 0.435 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.688      ;
; 0.460 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 0.995      ;
; 0.483 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.737      ;
; 0.499 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.752      ;
; 0.501 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.754      ;
; 0.513 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.766      ;
; 0.525 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.779      ;
; 0.539 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.793      ;
; 0.539 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.793      ;
; 0.540 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.540 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.541 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.571 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.825      ;
; 0.577 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.831      ;
; 0.578 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.832      ;
; 0.581 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.835      ;
; 0.583 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.837      ;
; 0.585 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.839      ;
; 0.588 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.842      ;
; 0.589 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.843      ;
; 0.593 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.847      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.848      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.849      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.849      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.849      ;
; 0.597 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.851      ;
; 0.598 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.852      ;
; 0.599 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.853      ;
; 0.599 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.853      ;
; 0.600 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.854      ;
; 0.600 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.854      ;
; 0.602 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.856      ;
; 0.605 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.858      ;
; 0.606 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.859      ;
; 0.608 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.862      ;
; 0.610 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.864      ;
; 0.612 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.866      ;
; 0.616 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.869      ;
; 0.627 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.880      ;
; 0.627 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.880      ;
; 0.635 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.888      ;
; 0.643 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.896      ;
; 0.650 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.903      ;
; 0.676 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 1.211      ;
; 0.684 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.937      ;
; 0.687 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.941      ;
; 0.690 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.943      ;
; 0.704 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 1.239      ;
; 0.717 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.970      ;
; 0.732 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.986      ;
; 0.742 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.996      ;
; 0.745 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.999      ;
; 0.746 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.000      ;
; 0.760 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.014      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.351 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.359 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.617      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.628      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.633      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.633      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.385 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.638      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.637      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.638      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.640      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.391 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.643      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.643      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.644      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.644      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.645      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.645      ;
; 0.403 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.653      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.656      ;
; 0.414 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.664      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.680      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.681      ;
; 0.454 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.703      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.744      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.753      ;
; 0.510 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.760      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.769      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.770      ;
; 0.521 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.771      ;
; 0.521 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.771      ;
; 0.521 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.771      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.772      ;
; 0.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.773      ;
; 0.523 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.773      ;
; 0.523 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.772      ;
; 0.523 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.773      ;
; 0.523 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.772      ;
; 0.524 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.774      ;
; 0.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.775      ;
; 0.525 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.775      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.776      ;
; 0.540 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.792      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.544 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.805      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.812      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.372 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.626      ;
; 0.387 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.580 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.834      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.835      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.840      ;
; 0.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.846      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.594 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.848      ;
; 0.595 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.849      ;
; 0.596 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.850      ;
; 0.599 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.853      ;
; 0.600 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.854      ;
; 0.601 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.855      ;
; 0.605 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.859      ;
; 0.866 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.120      ;
; 0.868 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.122      ;
; 0.869 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.123      ;
; 0.870 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.124      ;
; 0.870 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.124      ;
; 0.872 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.126      ;
; 0.874 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.128      ;
; 0.877 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.134      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.882 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.136      ;
; 0.883 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.137      ;
; 0.884 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.138      ;
; 0.885 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.139      ;
; 0.886 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.140      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.145      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.892 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.146      ;
; 0.892 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.146      ;
; 0.895 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.149      ;
; 0.899 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.153      ;
; 0.965 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.219      ;
; 0.967 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.221      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.222      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.232      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.233      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.981 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.235      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.239      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.236      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.244      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.241      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.992 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.246      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.250      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.247      ;
; 0.994 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.248      ;
; 0.995 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.252      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.255      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.252      ;
; 1.002 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.256      ;
; 1.002 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.256      ;
; 1.005 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.259      ;
; 1.006 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.263      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.331      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.332      ;
; 1.088 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.342      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.345      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.349      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.346      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.351      ;
; 1.097 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.354      ;
; 1.098 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.102 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.356      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.360      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.357      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.358      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.108 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.365      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.366      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.369      ;
; 1.116 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.373      ;
; 1.187 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.441      ;
; 1.197 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.454      ;
; 1.200 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.454      ;
; 1.201 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.455      ;
; 1.202 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.459      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                          ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[7]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[10]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[8]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[15]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[13]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[3]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[14]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[12]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[1]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.522 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[11]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.412      ;
; 12.547 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 7.367      ;
; 12.547 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 7.367      ;
; 12.547 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 7.367      ;
; 12.552 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.355      ;
; 12.552 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.355      ;
; 12.552 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.355      ;
; 12.552 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.355      ;
; 12.552 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.355      ;
; 12.552 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.355      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.722 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.147      ; 7.356      ;
; 12.759 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.379      ;
; 12.759 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.379      ;
; 12.759 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.379      ;
; 12.759 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.379      ;
; 12.759 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.379      ;
; 12.759 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.379      ;
; 12.759 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.379      ;
; 12.759 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.207      ; 7.379      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[7]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[36]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[37]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[38]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[42]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[64]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[65]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[66]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[67]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[68]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[69]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[70]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[71]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[72]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[73]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[115] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[116] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[117] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[118] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[119] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[120] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[121] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[122] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.976      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.983      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DATA_START               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.983      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.983      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.977      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.983      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.983      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.983      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.983      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.983      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
; 12.894 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.991      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.113     ; 2.179      ;
; 47.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.113     ; 2.179      ;
; 48.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.293      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.648      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.648      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.648      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.648      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.648      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.375      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.209      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.179      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.179      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.179      ;
; 97.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.989      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 97.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.954      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.868      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.868      ;
; 98.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.714      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.721      ;
; 98.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.698      ;
; 98.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.698      ;
; 98.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.698      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.476      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.430      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.430      ;
; 98.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.263      ;
; 98.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.263      ;
; 98.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.263      ;
; 98.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.263      ;
; 98.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.263      ;
; 98.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.263      ;
; 98.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.263      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.888  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 0.888  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 0.888  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 0.888  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 0.888  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 0.888  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 0.888  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.335      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.335      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.127  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.378      ;
; 1.361  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.605      ;
; 1.361  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.605      ;
; 1.361  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.605      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.627      ;
; 1.389  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.620      ;
; 1.564  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.788      ;
; 1.564  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.788      ;
; 1.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.842      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.869      ;
; 1.859  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.075      ;
; 1.859  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.075      ;
; 1.859  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.075      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 1.891  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.097      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.227      ;
; 2.239  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.445      ;
; 2.239  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.445      ;
; 2.239  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.445      ;
; 2.239  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.445      ;
; 2.239  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.445      ;
; 50.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.078      ; 1.156      ;
; 51.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.042      ; 2.075      ;
; 51.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.042      ; 2.075      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.109      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.109      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.100      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[13]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[3]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[5]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[6]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[7]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[8]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[9]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[10]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[11]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[12]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[15]                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.100      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.100      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.100      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[25]                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.079      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[1]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[0]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[31]                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.044      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.044      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.044      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.044      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[2]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.109      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[0]                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.100      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.109      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[1]                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.100      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[10]                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.100      ;
; 4.798 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[4]                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.096      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[1]                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.095      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[1]                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.095      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_logic_op[0]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 5.077      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_logic_op[1]                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 5.077      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[3]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.100      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[0]                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.095      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 5.077      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.100      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.100      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.051      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.051      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.042      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|locked[1]                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.048      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|prev_request[1]                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.048      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[7]                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.103      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[7]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[6]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_br_cmp                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 5.077      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[5]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[4]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[3]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[2]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[1]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[0]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[6]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[5]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[4]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.072      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[3]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.072      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[2]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[1]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.072      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte2_data[0]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.072      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[4]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.072      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[3]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.072      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[1]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.072      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte1_data[0]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.072      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|av_ld_byte3_data[7]                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.073      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[0]                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.095      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.104      ;
; 4.799 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[4]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.100      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[4]                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.115      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_alu_sub                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.080      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[6]                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.094      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[5]                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.094      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[4]                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.094      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.094      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[2]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.080      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[3]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.080      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[0]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.080      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[1]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.080      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_logic                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.080      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[6]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.099      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[8]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.092      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[7]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.099      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.115      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[9]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.092      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 5.085      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[13]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.099      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[12]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.099      ;
; 4.800 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 5.074      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[0]                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[1]                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[2]                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[3]                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[4]                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[5]                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[6]                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[7]                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[123] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[124] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[125] ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[60]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[61]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[77]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[78]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[79]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[80]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[81]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[82]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[92]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[93]  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[111]                                           ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[118]                                           ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[121]                                           ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[22]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[25]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[54]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[57]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[66]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[79]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[86]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[89]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[98]                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[118]                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[121]                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[122]                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[123]                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[124]                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[22]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[25]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[27]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[54]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[57]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[59]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[60]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[86]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[89]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[91]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[92]                                                    ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[26]                                                                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[28]                                                                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                               ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                              ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28]                                                                            ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer:pixel_buffer|readdata[1]                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer:pixel_buffer|readdata[3]                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer:pixel_buffer|readdata[4]                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer:pixel_buffer|readdata[6]                                                                                                                                                 ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|buffer_start_address[2]                                                                                                                             ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[10]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[11]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[12]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[13]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[14]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[15]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[25]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[26]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[28]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[29]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[2]                                                                                                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[31]                                                                                                                                  ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[3]                                                                                                                                   ;
; 9.624 ; 9.842        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|slave_readdata[4]                                                                                                                                   ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[0]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[1]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[2]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[3]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[4]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[5]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[6]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[7]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[8]                               ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[10]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[11]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[126] ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[127] ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[12]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[13]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[14]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[15]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[20]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[21]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[22]  ;
; 9.625 ; 9.843        ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[47]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.625  ; 9.811        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.971  ; 10.189       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.227 ; 10.227       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.625 ; 19.843       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.626 ; 19.844       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.626 ; 19.844       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.627 ; 19.845       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.628 ; 19.846       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.628 ; 19.846       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.628 ; 19.846       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.628 ; 19.846       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                              ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                           ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.607 ; 2.591 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.276 ; 5.261 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.174 ; 1.347 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.208 ; 1.381 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.196 ; 1.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.182 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.209 ; 1.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.214 ; 1.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.202 ; 1.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.158 ; 1.331 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.178 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.246 ; 1.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.218 ; 1.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.248 ; 1.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.250 ; 1.423 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 5.633 ; 6.040 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.575 ; 5.976 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.602 ; 6.016 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.633 ; 6.040 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.306 ; 5.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.581 ; 5.988 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.139 ; 5.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.352 ; 5.771 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.531 ; 4.932 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.768 ; 5.132 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.208 ; 5.608 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.088 ; 5.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.166 ; 5.581 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.388 ; 5.839 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.200 ; 5.575 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.183 ; 5.561 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.604 ; 6.007 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.473 ; 4.831 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 4.785 ; 5.155 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.757 ; 5.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.839 ; 5.224 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.882 ; 5.264 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.568 ; 4.976 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.677 ; 5.019 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.527 ; 4.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.890 ; 5.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.726 ; 5.090 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.822 ; 5.202 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.826 ; 5.190 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.691 ; 5.049 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.410 ; 4.762 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.311 ; 4.650 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.219 ; 4.607 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 8.610 ; 9.267 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.766 ; 6.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.766 ; 6.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.778  ; 0.724  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.016 ; -0.090 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.560 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.582 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.567 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.575 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.588 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.544 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.564 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.631 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.605 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.634 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.636 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.640 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -3.449 ; -3.828 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -4.752 ; -5.145 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -4.777 ; -5.182 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -4.808 ; -5.206 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -4.494 ; -4.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -4.758 ; -5.157 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -4.330 ; -4.698 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -4.539 ; -4.948 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -3.748 ; -4.140 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -3.975 ; -4.331 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -4.401 ; -4.791 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -4.284 ; -4.718 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -4.356 ; -4.761 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -4.573 ; -5.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -4.393 ; -4.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -4.375 ; -4.745 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -4.782 ; -5.175 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -3.696 ; -4.047 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -3.993 ; -4.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -3.968 ; -4.314 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -4.046 ; -4.422 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -4.087 ; -4.460 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -3.785 ; -4.183 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -3.889 ; -4.225 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -3.743 ; -4.145 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.093 ; -4.497 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -3.933 ; -4.290 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.029 ; -4.401 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -4.034 ; -4.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -3.901 ; -4.252 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -3.631 ; -3.976 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -3.537 ; -3.870 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -3.449 ; -3.828 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.064 ; -4.429 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -4.910 ; -5.308 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -4.910 ; -5.308 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.160 ; 13.584 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.302  ; 3.194  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.276  ; 3.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.298  ; 3.190  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.241  ; 3.133  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.253  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.247  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.240  ; 3.132  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.230  ; 3.122  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.224  ; 3.116  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.244  ; 3.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.317  ; 3.209  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.312  ; 3.204  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.288  ; 3.180  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.262  ; 3.154  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 9.107  ; 8.522  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.370  ; 8.050  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 5.601  ; 5.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.344  ; 5.185  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 6.168  ; 5.971  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 7.682  ; 7.496  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 6.953  ; 6.619  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 6.060  ; 5.818  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 6.076  ; 5.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 7.585  ; 7.276  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.704  ; 5.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 7.472  ; 7.053  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.326  ; 6.069  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.319  ; 5.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 5.882  ; 5.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.860  ; 5.752  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 9.107  ; 8.522  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.423  ; 5.274  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 6.042  ; 5.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 6.447  ; 6.180  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 7.105  ; 6.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.865  ; 5.743  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.566  ; 5.446  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.746  ; 5.558  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.346  ; 5.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.657  ; 5.553  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.958  ; 5.743  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.635  ; 6.324  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.039  ; 4.851  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.105  ; 6.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.920  ; 5.633  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.521  ; 5.386  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.056  ; 4.964  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.477  ; 6.154  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.181  ; 5.922  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.540  ; 5.409  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.072  ; 5.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.617  ; 4.469  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.177  ; 4.945  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.328  ; 4.212  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.345  ; 4.235  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.713  ; 4.510  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.170  ; 4.936  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.107  ; 5.652  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.644  ; 4.505  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.699  ; 4.608  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.120  ; 4.967  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.309  ; 5.070  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.816  ; 4.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.570  ; 4.432  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.291  ; 4.153  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.567  ; 4.413  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.535  ; 4.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.198  ; 6.105  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.074  ; 5.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.730  ; 5.846  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.730  ; 5.846  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 7.575  ; 7.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 8.350  ; 7.846  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.914  ; 5.777  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 5.956  ; 5.654  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 3.859  ; 3.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.956  ; 5.654  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.337  ; 5.240  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.619  ; 5.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.880  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 8.858  ; 8.290  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.828  ; 5.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.645  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 29.443 ; 28.992 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.828 ; 25.782 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.956 ; 27.697 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 29.080 ; 28.602 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 28.793 ; 28.427 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 29.443 ; 28.992 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 28.450 ; 28.030 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 27.023 ; 26.856 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 27.140 ; 26.917 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 27.156 ; 26.863 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.026 ; 27.629 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.228 ; 26.984 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 27.806 ; 27.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.681 ; 25.486 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.182 ; 26.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.391 ; 25.306 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.180 ; 25.957 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 27.903 ; 27.481 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 28.026 ; 27.629 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 28.013 ; 27.714 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 27.874 ; 27.497 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 27.236 ; 26.964 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.086 ; 26.815 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.236 ; 25.106 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.152 ; 26.889 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.786 ; 27.428 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 27.247 ; 27.058 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.874 ; 27.497 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 27.599 ; 27.251 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 28.565 ; 28.235 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.655 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.224 ; 11.654 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.834  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.808  ; 2.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.592  ; 4.142  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.810  ; 2.703  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.830  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.782  ; 2.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.785  ; 2.678  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.765  ; 2.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.601  ; 4.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.762  ; 2.655  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.848  ; 2.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.844  ; 2.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.821  ; 2.714  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.794  ; 2.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.697  ; 4.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 7.626  ; 7.315  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 4.968  ; 4.892  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 4.722  ; 4.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.513  ; 5.320  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 6.967  ; 6.784  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 6.266  ; 5.942  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 5.410  ; 5.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.425  ; 5.280  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.874  ; 6.574  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.067  ; 4.910  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 6.837  ; 6.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 5.664  ; 5.414  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 4.697  ; 4.610  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 5.238  ; 5.121  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.216  ; 5.108  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.406  ; 7.827  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 4.796  ; 4.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 5.390  ; 5.216  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.780  ; 5.520  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.711  ; 3.575  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.222  ; 5.102  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 4.933  ; 4.815  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.108  ; 4.923  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 4.724  ; 4.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.022  ; 4.918  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.310  ; 5.100  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.961  ; 5.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.429  ; 4.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 6.484  ; 5.941  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.275  ; 4.996  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 4.892  ; 4.758  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 4.445  ; 4.353  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.809  ; 5.495  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.526  ; 5.274  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 4.910  ; 4.781  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.422  ; 5.225  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.025  ; 3.879  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 4.562  ; 4.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 3.748  ; 3.632  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 3.764  ; 3.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.117  ; 3.917  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.555  ; 4.327  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.527  ; 5.072  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.050  ; 3.913  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.103  ; 4.011  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.505  ; 4.355  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 4.688  ; 4.455  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.215  ; 4.053  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 3.979  ; 3.843  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 3.711  ; 3.575  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 3.977  ; 3.826  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 3.946  ; 3.806  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.398  ; 5.286  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.456  ; 4.654  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.090  ; 5.204  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.090  ; 5.204  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.862  ; 6.444  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 7.607  ; 7.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.270  ; 5.134  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.296  ; 3.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 3.296  ; 3.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 5.310  ; 5.016  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 4.715  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 4.983  ; 4.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.363  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 8.095  ; 7.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 5.187  ; 5.075  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.133  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.798 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.890 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.186 ; 25.138 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.186 ; 25.138 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.230 ; 26.977 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.310 ; 27.847 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 28.033 ; 27.678 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 28.656 ; 28.219 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 27.704 ; 27.296 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.332 ; 26.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.446 ; 26.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 26.460 ; 26.175 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.370 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.767 ; 24.682 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.529 ; 26.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 27.085 ; 26.734 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.046 ; 24.854 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.487 ; 26.233 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.767 ; 24.682 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.524 ; 25.306 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 27.180 ; 26.770 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 27.297 ; 26.912 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 27.284 ; 26.994 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.618 ; 24.489 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.539 ; 26.274 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.394 ; 26.130 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.618 ; 24.489 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 26.456 ; 26.200 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.066 ; 26.719 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.549 ; 26.363 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.151 ; 26.785 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.886 ; 26.548 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 27.815 ; 27.494 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.144 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.122  ; 2.977  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965  ; 4.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.142  ; 2.997  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.137  ; 2.992  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 11.239 ; 11.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 12.273 ; 12.128 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 12.003 ; 11.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 11.990 ; 11.845 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 12.258 ; 12.113 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 12.255 ; 12.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 11.899 ; 11.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 11.899 ; 11.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 11.695 ; 11.550 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 16.032 ; 15.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 13.604 ; 13.459 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 14.136 ; 13.991 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 14.136 ; 13.991 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 14.256 ; 14.111 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 14.163 ; 14.018 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 14.176 ; 14.031 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 14.198 ; 14.053 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 11.854 ; 11.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 12.254 ; 12.109 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 11.680 ; 11.535 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 11.239 ; 11.094 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 11.709 ; 11.564 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 12.420 ; 12.275 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 13.520 ; 13.021 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 11.709 ; 11.564 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 11.613 ; 11.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 11.620 ; 11.475 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 11.620 ; 11.475 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 11.722 ; 11.577 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 11.458 ; 11.313 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 11.458 ; 11.313 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 11.484 ; 11.339 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 11.484 ; 11.339 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.666  ; 6.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 8.290  ; 8.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 8.290  ; 8.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                      ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.654  ; 2.509  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.671  ; 2.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.671  ; 2.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.678  ; 2.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.678  ; 2.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.678  ; 2.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.678  ; 2.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.678  ; 2.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.678  ; 2.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.670  ; 2.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.654  ; 2.509  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.656  ; 2.511  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.656  ; 2.511  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.670  ; 2.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.663  ; 2.518  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663  ; 2.518  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.678  ; 2.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.658  ; 2.513  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.500  ; 4.001  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.660  ; 2.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.660  ; 2.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.663  ; 2.518  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.663  ; 2.518  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.674  ; 2.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.674  ; 2.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.656  ; 2.511  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.676  ; 2.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.654  ; 2.509  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.674  ; 2.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.672  ; 2.527  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.659  ; 2.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.659  ; 2.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.659  ; 2.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.710  ; 5.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.979  ; 6.834  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.720  ; 6.575  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.707  ; 6.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.964  ; 6.819  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.961  ; 6.816  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.620  ; 6.475  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.620  ; 6.475  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.424  ; 6.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 10.662 ; 10.163 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 8.257  ; 8.112  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 8.768  ; 8.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 8.768  ; 8.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 8.884  ; 8.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 8.794  ; 8.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 8.807  ; 8.662  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 8.828  ; 8.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.300  ; 6.155  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.685  ; 6.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.134  ; 5.989  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 5.710  ; 5.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.161  ; 6.016  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.843  ; 6.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.973  ; 7.474  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.161  ; 6.016  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.434  ; 6.289  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.440  ; 6.295  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.440  ; 6.295  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.539  ; 6.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.285  ; 6.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.285  ; 6.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 6.310  ; 6.165  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 6.310  ; 6.165  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.786  ; 5.641  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.491  ; 6.346  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.491  ; 6.346  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.995     ; 3.140     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.484     ; 4.983     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.015     ; 3.160     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.010     ; 3.155     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 11.199    ; 11.344    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 12.297    ; 12.442    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 12.031    ; 12.176    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 12.017    ; 12.162    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 12.282    ; 12.427    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 12.266    ; 12.411    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 11.893    ; 12.038    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 11.893    ; 12.038    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 11.645    ; 11.790    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 15.481    ; 15.980    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 13.435    ; 13.580    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 13.919    ; 14.064    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 13.919    ; 14.064    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 14.057    ; 14.202    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 13.973    ; 14.118    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 13.983    ; 14.128    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 14.001    ; 14.146    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 11.732    ; 11.877    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 12.138    ; 12.283    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 11.572    ; 11.717    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 11.199    ; 11.344    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 11.615    ; 11.760    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 12.231    ; 12.376    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 13.058    ; 13.557    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 11.615    ; 11.760    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 11.595    ; 11.740    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 11.585    ; 11.730    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 11.585    ; 11.730    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 11.641    ; 11.786    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 11.396    ; 11.541    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 11.396    ; 11.541    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 11.414    ; 11.559    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 11.414    ; 11.559    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.451     ; 6.596     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 7.849     ; 7.994     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 7.849     ; 7.994     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.530     ; 2.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.018     ; 4.517     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.548     ; 2.693     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.544     ; 2.689     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.357     ; 5.502     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.800     ; 6.945     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.545     ; 6.690     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.531     ; 6.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.785     ; 6.930     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.770     ; 6.915     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.412     ; 6.557     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.412     ; 6.557     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.174     ; 6.319     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 9.941     ; 10.440    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.918     ; 8.063     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 8.381     ; 8.526     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 8.381     ; 8.526     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 8.514     ; 8.659     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 8.434     ; 8.579     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 8.444     ; 8.589     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 8.461     ; 8.606     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 5.869     ; 6.014     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.258     ; 6.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 5.357     ; 5.502     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 5.756     ; 5.901     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.348     ; 6.493     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.201     ; 7.700     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 5.756     ; 5.901     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.102     ; 6.247     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.092     ; 6.237     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.092     ; 6.237     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.146     ; 6.291     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 5.910     ; 6.055     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 5.910     ; 6.055     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 5.928     ; 6.073     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 5.928     ; 6.073     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.569     ; 5.714     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.137     ; 6.282     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.137     ; 6.282     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.275 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.275                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.068       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.207       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.208       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.021                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.066       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.015       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.940       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.131                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.212       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.994       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.148                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.217       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.854       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.077       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.491                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.066       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.211       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.688                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.067       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.758       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.863       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.875                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.077       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.583       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.948                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.011       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.722       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.388                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 18.959       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.515                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.095       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.313       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.107       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.768                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.086       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.575       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.107       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.051                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.213       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.609       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.229       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.053                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.732       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.107       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.160                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.211       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.720       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.229       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.289                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.934       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.248       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.107       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.625                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.935       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.461       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.229       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.693                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.249       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.229       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.459                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.043       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.416       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.473                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.218       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.255       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 13.617 ; 0.000         ;
; CLOCK_50                                                              ; 17.912 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 37.082 ; 0.000         ;
; altera_reserved_tck                                                   ; 48.662 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.121 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.174 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.176 ; 0.000         ;
; CLOCK_50                                                              ; 0.183 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 15.540 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.001 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.481 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2.770 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                              ; 9.292  ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.726  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.730 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.438 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 13.617 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.307      ;
; 13.633 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 6.269      ;
; 13.650 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 6.252      ;
; 13.690 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.234      ;
; 13.704 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.220      ;
; 13.774 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 6.177      ;
; 13.790 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 6.139      ;
; 13.807 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 6.122      ;
; 13.835 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.089      ;
; 13.847 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 6.104      ;
; 13.858 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 6.061      ;
; 13.861 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 6.090      ;
; 13.873 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 6.046      ;
; 13.878 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.046      ;
; 13.884 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 6.034      ;
; 13.885 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 6.011      ;
; 13.888 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.036      ;
; 13.888 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 6.008      ;
; 13.903 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.021      ;
; 13.904 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.998      ;
; 13.919 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.994      ;
; 13.921 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.981      ;
; 13.926 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.976      ;
; 13.928 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.990      ;
; 13.935 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.956      ;
; 13.941 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.976      ;
; 13.942 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.976      ;
; 13.943 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.959      ;
; 13.952 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.939      ;
; 13.956 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.968      ;
; 13.961 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.963      ;
; 13.962 ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.945      ;
; 13.965 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.952      ;
; 13.971 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 5.967      ;
; 13.972 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.930      ;
; 13.973 ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.934      ;
; 13.975 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.949      ;
; 13.987 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.929      ;
; 13.989 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.913      ;
; 13.990 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.928      ;
; 13.992 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.959      ;
; 13.992 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.921      ;
; 13.996 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.922      ;
; 14.004 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.912      ;
; 14.006 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.890      ;
; 14.006 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.907      ;
; 14.012 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.884      ;
; 14.015 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 5.931      ;
; 14.021 ; nios_system:u0|nios_system_CPU:cpu|F_pc[15]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.886      ;
; 14.023 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.873      ;
; 14.029 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.895      ;
; 14.029 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.867      ;
; 14.030 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 5.916      ;
; 14.035 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.916      ;
; 14.043 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.881      ;
; 14.044 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 5.894      ;
; 14.049 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.902      ;
; 14.050 ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.852      ;
; 14.051 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.900      ;
; 14.058 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 5.880      ;
; 14.060 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[18]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.891      ;
; 14.061 ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted       ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 5.843      ;
; 14.062 ; nios_system:u0|nios_system_CPU:cpu|F_pc[21]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.839      ;
; 14.063 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.855      ;
; 14.065 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 5.864      ;
; 14.066 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 5.894      ;
; 14.067 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 5.862      ;
; 14.069 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.849      ;
; 14.074 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.844      ;
; 14.074 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 5.855      ;
; 14.075 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.839      ;
; 14.077 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.841      ;
; 14.082 ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.825      ;
; 14.082 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 5.856      ;
; 14.083 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.835      ;
; 14.089 ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.812      ;
; 14.094 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.830      ;
; 14.096 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.817      ;
; 14.098 ; nios_system:u0|nios_system_CPU:cpu|F_pc[8]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.804      ;
; 14.098 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[23]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.846      ;
; 14.098 ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 5.831      ;
; 14.099 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 5.839      ;
; 14.100 ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 5.829      ;
; 14.106 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.818      ;
; 14.107 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[17]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.817      ;
; 14.107 ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.795      ;
; 14.108 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 5.821      ;
; 14.108 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.794      ;
; 14.110 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.792      ;
; 14.111 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.791      ;
; 14.112 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[25]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.801      ;
; 14.114 ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.837      ;
; 14.116 ; nios_system:u0|nios_system_CPU:cpu|F_pc[13]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 5.802      ;
; 14.119 ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.815      ;
; 14.122 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[21]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.822      ;
; 14.127 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.775      ;
; 14.128 ; nios_system:u0|nios_system_CPU:cpu|F_pc[9]                                                           ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.823      ;
; 14.129 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[27]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.790      ;
; 14.130 ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                          ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.804      ;
; 14.137 ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[14]                                                  ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.776      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.912 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.808     ; 1.267      ;
; 17.975 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.206      ;
; 18.116 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.808     ; 1.063      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.135 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.802      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.136 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.801      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.159 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.776      ;
; 18.164 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.017      ;
; 18.169 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.808     ; 1.010      ;
; 18.171 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.010      ;
; 18.188 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.808     ; 0.991      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.195 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.742      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.222 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.715      ;
; 18.224 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.808     ; 0.955      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.248 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.689      ;
; 18.270 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 0.911      ;
; 18.271 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 0.910      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.273 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.664      ;
; 18.281 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 0.900      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.808     ; 0.890      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.289 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.648      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.292 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.645      ;
; 18.317 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 0.864      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.618      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.618      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.618      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.618      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.618      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.618      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.082 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.715      ;
; 37.085 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.712      ;
; 37.086 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.711      ;
; 37.300 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.497      ;
; 37.303 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.494      ;
; 37.325 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.472      ;
; 37.325 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.472      ;
; 37.325 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.472      ;
; 37.325 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.472      ;
; 37.326 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.471      ;
; 37.338 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.459      ;
; 37.338 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.459      ;
; 37.338 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.459      ;
; 37.497 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.300      ;
; 37.497 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.300      ;
; 37.497 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.300      ;
; 37.497 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.300      ;
; 37.497 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.300      ;
; 37.557 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.240      ;
; 37.574 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.387      ;
; 37.601 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.196      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.615 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.323      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.626 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.312      ;
; 37.629 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.194     ; 2.164      ;
; 37.632 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.194     ; 2.161      ;
; 37.655 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.194     ; 2.138      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.280      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.661 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.277      ;
; 37.671 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.126      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.724 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.214      ;
; 37.743 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.194     ; 2.050      ;
; 37.746 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.194     ; 2.047      ;
; 37.764 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.194     ; 2.029      ;
; 37.775 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.194     ; 2.018      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.779 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.159      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.798 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.140      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.615      ;
; 48.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.502      ;
; 48.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.454      ;
; 48.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.412      ;
; 48.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.407      ;
; 48.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.388      ;
; 48.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.332      ;
; 48.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.309      ;
; 49.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.229      ;
; 49.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.203      ;
; 49.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.134      ;
; 49.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.147      ;
; 49.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.018      ;
; 49.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 0.994      ;
; 49.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.016      ;
; 49.306 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 0.976      ;
; 49.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 0.906      ;
; 49.682 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 0.620      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.510      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.510      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.510      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.510      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.510      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.510      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.510      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.510      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.428      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.373      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.373      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.373      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.373      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.373      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.373      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.373      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.373      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.356      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.356      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.356      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.356      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.356      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.337      ;
; 97.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.348      ;
; 97.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.348      ;
; 97.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.348      ;
; 97.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.348      ;
; 97.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.348      ;
; 97.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.346      ;
; 97.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.346      ;
; 97.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.346      ;
; 97.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.346      ;
; 97.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.346      ;
; 97.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.344      ;
; 97.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.344      ;
; 97.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.344      ;
; 97.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.344      ;
; 97.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.344      ;
; 97.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.338      ;
; 97.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.338      ;
; 97.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.338      ;
; 97.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.338      ;
; 97.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.338      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.338      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.338      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.338      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.338      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.338      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.335      ;
; 97.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.327      ;
; 97.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.280      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.227      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.227      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.227      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.227      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.227      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.227      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.227      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.227      ;
; 97.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.190      ;
; 97.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.190      ;
; 97.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.190      ;
; 97.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.190      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.121 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[2]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.477      ;
; 0.122 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.486      ;
; 0.123 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.487      ;
; 0.124 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.463      ;
; 0.125 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[16]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 0.497      ;
; 0.125 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.489      ;
; 0.131 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 0.503      ;
; 0.133 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.489      ;
; 0.135 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.474      ;
; 0.136 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.498      ;
; 0.136 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.473      ;
; 0.137 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[24]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_datain_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.499      ;
; 0.138 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[12]                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.494      ;
; 0.138 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.477      ;
; 0.139 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[0]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.484      ;
; 0.140 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.504      ;
; 0.140 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.473      ;
; 0.143 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[4]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.488      ;
; 0.144 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[2]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a16~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.505      ;
; 0.145 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[1]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_ong1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.484      ;
; 0.147 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[8]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.503      ;
; 0.147 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.484      ;
; 0.149 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.486      ;
; 0.151 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.488      ;
; 0.151 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[2]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.496      ;
; 0.152 ; nios_system:u0|nios_system_CPU:cpu|R_dst_regnum[1]                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_png1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.497      ;
; 0.153 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.490      ;
; 0.154 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.487      ;
; 0.155 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.490      ;
; 0.156 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.493      ;
; 0.157 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.490      ;
; 0.167 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[2]                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_address_reg0  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.520      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                          ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                      ; nios_system:u0|nios_system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                   ; nios_system:u0|nios_system_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                       ; nios_system:u0|nios_system_sdram_0:sdram_0|refresh_request                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[0]                                                                          ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[1]                                                                          ; nios_system:u0|nios_system_sdram_0:sdram_0|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                     ; nios_system:u0|nios_system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                            ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                             ; nios_system:u0|nios_system_sdram_0:sdram_0|init_done                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                              ; nios_system:u0|nios_system_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                      ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                           ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                 ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_RELEASE                                                                                              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_RELEASE                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                        ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                         ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                      ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                    ; nios_system:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|W_ienable_reg[0]                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|W_ienable_reg[0]                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                   ; nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                     ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.179 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.312      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.185 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.479      ;
; 0.194 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.327      ;
; 0.197 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.330      ;
; 0.211 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.343      ;
; 0.211 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.505      ;
; 0.214 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.346      ;
; 0.241 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.374      ;
; 0.242 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.243 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.376      ;
; 0.245 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.378      ;
; 0.249 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.382      ;
; 0.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.390      ;
; 0.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.391      ;
; 0.257 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.275 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.408      ;
; 0.286 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.287 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.420      ;
; 0.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.293 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.426      ;
; 0.295 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.428      ;
; 0.296 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.299 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.432      ;
; 0.300 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.433      ;
; 0.301 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.434      ;
; 0.304 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.436      ;
; 0.305 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.437      ;
; 0.306 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.439      ;
; 0.306 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.439      ;
; 0.307 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.440      ;
; 0.308 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.441      ;
; 0.315 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.448      ;
; 0.317 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.450      ;
; 0.318 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.450      ;
; 0.318 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.450      ;
; 0.321 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.453      ;
; 0.322 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.455      ;
; 0.329 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.462      ;
; 0.342 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.475      ;
; 0.349 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.643      ;
; 0.364 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.497      ;
; 0.368 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.501      ;
; 0.369 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.502      ;
; 0.370 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.503      ;
; 0.378 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.510      ;
; 0.380 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.513      ;
; 0.381 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.675      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.312      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.312      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.312      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.320      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.321      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.321      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.321      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.328      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.329      ;
; 0.203 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.332      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.340      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.348      ;
; 0.233 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.362      ;
; 0.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.374      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.376      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.378      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.379      ;
; 0.251 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.381      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.383      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.384      ;
; 0.255 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.386      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.386      ;
; 0.256 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.386      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.388      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.388      ;
; 0.257 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.258 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.387      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.389      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.388      ;
; 0.259 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.391      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.390      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.399      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.401      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.317      ;
; 0.201 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.291 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.425      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.298 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.432      ;
; 0.299 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.433      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.437 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.571      ;
; 0.437 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.571      ;
; 0.438 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.572      ;
; 0.438 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.572      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.446 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.580      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.450 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.587      ;
; 0.452 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.586      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.590      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.458 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.592      ;
; 0.461 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.595      ;
; 0.500 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.634      ;
; 0.500 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.634      ;
; 0.501 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.635      ;
; 0.503 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.637      ;
; 0.504 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.638      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.508 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.647      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.645      ;
; 0.512 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.646      ;
; 0.513 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.647      ;
; 0.514 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.648      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.516 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.650      ;
; 0.517 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.653      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.656      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.522 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.658      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.525 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.661      ;
; 0.566 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.700      ;
; 0.567 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.701      ;
; 0.569 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.703      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.574 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.710      ;
; 0.575 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.711      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.577 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.713      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.714      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.712      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.713      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.715      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.716      ;
; 0.583 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.719      ;
; 0.584 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.720      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.722      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.720      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.720      ;
; 0.587 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.721      ;
; 0.587 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.723      ;
; 0.588 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.724      ;
; 0.589 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.723      ;
; 0.591 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.727      ;
; 0.632 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.766      ;
; 0.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.773      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.773      ;
; 0.640 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.776      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                          ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[7]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[10]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[8]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[15]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[13]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[3]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[14]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[12]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[1]                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.540 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[11]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.417      ;
; 15.551 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.384      ;
; 15.551 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.384      ;
; 15.551 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.384      ;
; 15.560 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.370      ;
; 15.560 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.370      ;
; 15.560 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.370      ;
; 15.560 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.370      ;
; 15.560 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.370      ;
; 15.560 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.370      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.685 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 4.342      ;
; 15.702 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.371      ;
; 15.702 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.371      ;
; 15.702 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.371      ;
; 15.702 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.371      ;
; 15.702 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.371      ;
; 15.702 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.371      ;
; 15.702 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.371      ;
; 15.702 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.371      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[7]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.743 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY_END                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.165      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[0]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.156      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[1]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.156      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[2]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.156      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[3]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.156      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[5]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.156      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[6]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.156      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[7]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.156      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.157      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[1]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[2]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[3]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[4]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[5]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[6]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[7]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[8]   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.158      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[36]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[37]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[38]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[42]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[64]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[65]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[66]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[67]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[68]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[69]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[70]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[71]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[72]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[73]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.149      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
; 15.744 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.150      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.254      ;
; 49.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.254      ;
; 49.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 0.706      ;
; 98.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.493      ;
; 98.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.493      ;
; 98.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.493      ;
; 98.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.493      ;
; 98.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.493      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.357      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.272      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.254      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.254      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.254      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.110      ;
; 98.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.128      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.065      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.065      ;
; 98.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 0.971      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.969      ;
; 98.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.954      ;
; 98.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.954      ;
; 98.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 0.954      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.827      ;
; 99.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.795      ;
; 99.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.795      ;
; 99.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.686      ;
; 99.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.686      ;
; 99.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.686      ;
; 99.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.686      ;
; 99.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.686      ;
; 99.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.686      ;
; 99.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.686      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.552  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.683      ;
; 0.552  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.683      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.704      ;
; 0.714  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.837      ;
; 0.714  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.837      ;
; 0.714  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.837      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.847      ;
; 0.742  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.851      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.961      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 0.937      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 0.937      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.969      ;
; 1.005  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.100      ;
; 1.005  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.100      ;
; 1.005  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.011      ; 1.100      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.110      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.189      ;
; 1.230  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.314      ;
; 1.230  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.314      ;
; 1.230  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.314      ;
; 1.230  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.314      ;
; 1.230  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 1.314      ;
; 50.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.399      ; 0.622      ;
; 50.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.362      ; 1.100      ;
; 50.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.362      ; 1.100      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[4]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.965      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.965      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[14]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[19]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[23]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[24]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[25]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[19]                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[20]                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[22]                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[26]                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[24]                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[8]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[22]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.957      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.965      ;
; 2.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|i_read                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.960      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.946      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[1]                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.947      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[9]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.940      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.962      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|d_write                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.946      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[8]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.940      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_alu_sub                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.931      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[6]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[7]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[5]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[6]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[4]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[4]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[2]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[1]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.947      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[2]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.931      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[3]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.931      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[0]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.931      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_byteenable[1]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.931      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|R_ctrl_logic                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.931      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[6]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.950      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[8]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.943      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[7]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.950      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[19]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.962      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[31]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[30]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[29]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[28]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[27]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[26]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[25]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[24]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[23]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[22]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[21]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[20]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[18]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[17]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[9]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.943      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|d_writedata[16]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[13]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[11]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.936      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.947      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[17]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.941      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[14]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[12]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.953      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[18]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.941      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[13]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[13]                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.950      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[3]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[3]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[3]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[3]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.951      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src1[5]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[5]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[6]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[7]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[8]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[9]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[10]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[11]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_shift_rot_result[12]                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.948      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[12]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_alu_result[12]                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.950      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[0]                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.947      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[11]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.940      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[15]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.938      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[16]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[17]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[15]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.953      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[22]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[8]                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[18]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[16]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.953      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[19]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[17]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.953      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[23]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.945      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[20]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|F_pc[18]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.959      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|D_iw[24]                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.939      ;
; 2.771 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_src2[21]                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.942      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.292  ; 9.476        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.472  ; 9.472        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 10.306 ; 10.522       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.528 ; 10.528       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.726 ; 9.956        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                               ;
; 9.726 ; 9.956        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a2~portb_datain_reg0                                                                                                                                               ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_a[0]                                                                                                                                                                       ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_b[0]                                                                                                                                                                       ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_b[2]                                                                                                                                                                       ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a3~portb_datain_reg0                                                                                                                                               ;
; 9.727 ; 9.957        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a4~portb_datain_reg0                                                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[0]                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[1]                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[2]                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[3]                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[4]                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[5]                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[6]                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[7]                                                                                                               ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[77]                                                                                                ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[78]                                                                                                ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[79]                                                                                                ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[80]                                                                                                ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[81]                                                                                                ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[82]                                                                                                ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[119]                                                                                                                                         ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[23]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[55]                                                                                                                                          ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[87]                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                                                                                          ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                                                                                           ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                                                                                           ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[19]                                                                                                                                                                                                 ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_a[2]                                                                                                                                                                       ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_a[4]                                                                                                                                                                       ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_b[3]                                                                                                                                                                       ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_b[4]                                                                                                                                                                       ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|q_b[5]                                                                                                                                                                       ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a0~portb_we_reg                                                                                                                                                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a1~portb_datain_reg0                                                                                                                                               ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                              ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a2~portb_we_reg                                                                                                                                                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a6~portb_datain_reg0                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[10]                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[11]                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12]                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13]                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[14]                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[15]                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[9]                                                                                ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                                                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY_END                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[0]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[10]                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[11]                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[12]                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[13]                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[14]                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[16]                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[1]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[2]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[3]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[4]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[5]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[6]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[7]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[8]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[9]                                                                                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.730 ; 19.960       ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.730 ; 19.946       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.731 ; 19.947       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ;
; 49.439 ; 49.655       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ;
; 49.439 ; 49.655       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31] ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]  ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]  ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]  ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                          ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                          ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                          ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                              ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                             ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                            ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.980 ; 1.423 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 2.241 ; 2.737 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.729 ; 1.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.739 ; 1.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.762 ; 1.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.750 ; 1.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.736 ; 1.283 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.764 ; 1.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.744 ; 1.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.740 ; 1.287 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.769 ; 1.316 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.756 ; 1.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.713 ; 1.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.733 ; 1.280 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.801 ; 1.348 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.772 ; 1.319 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.803 ; 1.350 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.804 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.393 ; 4.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.378 ; 4.280 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.376 ; 4.287 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.393 ; 4.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.214 ; 4.097 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.377 ; 4.269 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.082 ; 3.941 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.258 ; 4.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.781 ; 3.595 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 2.867 ; 3.698 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 3.144 ; 4.016 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 3.121 ; 4.007 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 3.122 ; 4.006 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.263 ; 4.180 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.160 ; 4.012 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 3.131 ; 3.994 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.387 ; 4.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.749 ; 3.539 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.899 ; 3.728 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.892 ; 3.698 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.928 ; 3.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.955 ; 3.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.812 ; 3.630 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 2.807 ; 3.626 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.761 ; 3.587 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.968 ; 3.819 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.829 ; 3.659 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.925 ; 3.761 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.919 ; 3.752 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.819 ; 3.643 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.664 ; 3.460 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.618 ; 3.392 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.605 ; 3.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.151 ; 5.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.472 ; 4.422 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.472 ; 4.422 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.682  ; 0.302  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.421  ; 0.053  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -1.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -1.019 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -1.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -1.031 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -1.017 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -1.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -1.025 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -1.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -1.050 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -1.037 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -1.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -1.081 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -1.054 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -1.083 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -1.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -1.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.239 ; -3.018 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -2.983 ; -3.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -2.981 ; -3.881 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -2.997 ; -3.894 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.827 ; -3.700 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -2.983 ; -3.865 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.695 ; -3.546 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.869 ; -3.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.409 ; -3.216 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.490 ; -3.313 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.758 ; -3.622 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.734 ; -3.611 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.734 ; -3.607 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -2.873 ; -3.778 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.774 ; -3.618 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.745 ; -3.599 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.993 ; -3.884 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.381 ; -3.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.523 ; -3.344 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.518 ; -3.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.551 ; -3.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.577 ; -3.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.439 ; -3.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.433 ; -3.245 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.388 ; -3.206 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.588 ; -3.430 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.452 ; -3.275 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.548 ; -3.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.543 ; -3.368 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.443 ; -3.261 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.294 ; -3.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.251 ; -3.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.239 ; -3.018 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.571 ; -3.393 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -3.063 ; -3.988 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -3.063 ; -3.988 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.616  ; 8.324  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.853  ; 1.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.787  ; 1.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.828  ; 1.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.776  ; 1.712  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.850  ; 1.786  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.820  ; 1.756  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.801  ; 1.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.777  ; 1.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.803  ; 1.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.783  ; 1.719  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.808  ; 1.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.781  ; 1.717  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.775  ; 1.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.795  ; 1.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.867  ; 1.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.863  ; 1.799  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.839  ; 1.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.786  ; 1.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.812  ; 1.748  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 5.423  ; 5.414  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 4.465  ; 4.773  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 3.008  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.867  ; 2.969  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 3.291  ; 3.455  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 4.126  ; 4.424  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 3.722  ; 3.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 3.231  ; 3.363  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 3.272  ; 3.440  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 4.058  ; 4.311  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 3.056  ; 3.182  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.578  ; 4.492  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.381  ; 3.528  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 2.865  ; 2.988  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.172  ; 3.334  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 3.143  ; 3.302  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 5.423  ; 5.414  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.888  ; 3.007  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 3.231  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 3.415  ; 3.594  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 4.370  ; 4.202  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.171  ; 3.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.013  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.095  ; 3.219  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 2.934  ; 3.046  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.098  ; 3.234  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.209  ; 3.354  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.551  ; 3.712  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.731  ; 2.787  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.370  ; 4.202  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 3.194  ; 3.278  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 3.005  ; 3.133  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.754  ; 2.844  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.456  ; 3.594  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.342  ; 3.478  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 3.023  ; 3.146  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.298  ; 3.446  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.512  ; 2.550  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.758  ; 2.832  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.364  ; 2.384  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.370  ; 2.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.526  ; 2.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.774  ; 2.820  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 3.836  ; 3.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.522  ; 2.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.567  ; 2.635  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.756  ; 2.842  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.850  ; 2.921  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.609  ; 2.657  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.479  ; 2.511  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.314  ; 2.322  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.479  ; 2.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.468  ; 2.498  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.320  ; 3.490  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.895  ; 2.808  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.307  ; 3.158  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.307  ; 3.158  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 4.023  ; 4.212  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 4.436  ; 4.664  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 3.198  ; 3.353  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.197  ; 3.293  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 2.053  ; 2.036  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 3.197  ; 3.293  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 2.907  ; 3.028  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 3.052  ; 3.210  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.562  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 4.690  ; 4.952  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 3.147  ; 3.296  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.487  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.831 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.888 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.075 ; 25.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.198 ; 23.366 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.355 ; 24.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.888 ; 25.226 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.773 ; 25.106 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.075 ; 25.458 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.551 ; 24.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.801 ; 24.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.853 ; 24.083 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.833 ; 24.036 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.571 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.333 ; 24.586 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.873 ; 24.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.208 ; 24.460 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.060 ; 23.167 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.912 ; 24.146 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.940 ; 23.063 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.305 ; 23.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.240 ; 24.463 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.333 ; 24.586 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.382 ; 24.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.242 ; 24.495 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.940 ; 24.171 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.856 ; 24.071 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.828 ; 22.922 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.882 ; 24.108 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 24.203 ; 24.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.919 ; 24.163 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 24.242 ; 24.495 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 24.096 ; 24.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.664 ; 24.980 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.587  ; 7.286  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.581  ; 2.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 4.118  ; 4.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.719  ; 2.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.584  ; 2.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.991  ; 3.146  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 3.792  ; 4.076  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 3.405  ; 3.576  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.933  ; 3.058  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.972  ; 3.132  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 3.728  ; 3.968  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.765  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.287  ; 4.193  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.077  ; 3.216  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 2.581  ; 2.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 2.876  ; 3.029  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 2.848  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 5.098  ; 5.078  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.603  ; 2.716  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 2.933  ; 3.084  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 3.110  ; 3.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.053  ; 2.059  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 2.877  ; 3.025  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 2.723  ; 2.840  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 2.803  ; 2.920  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 2.648  ; 2.753  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 2.805  ; 2.934  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.911  ; 3.048  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.241  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.454  ; 2.505  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.086  ; 3.914  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.898  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.716  ; 2.837  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.475  ; 2.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.149  ; 3.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.041  ; 3.169  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.734  ; 2.849  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 2.999  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.244  ; 2.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.479  ; 2.548  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.102  ; 2.119  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.107  ; 2.131  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.256  ; 2.277  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.495  ; 2.537  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 3.574  ; 3.355  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.253  ; 2.291  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.296  ; 2.359  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.476  ; 2.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.568  ; 2.634  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.337  ; 2.380  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.212  ; 2.240  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.053  ; 2.059  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.212  ; 2.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.202  ; 2.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.943  ; 3.056  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.608  ; 2.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.005  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.005  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.693  ; 3.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 4.089  ; 4.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.902  ; 3.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 1.802  ; 1.783  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 1.802  ; 1.783  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.900  ; 2.990  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 2.622  ; 2.736  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.759  ; 2.909  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 4.333  ; 4.583  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 2.853  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.901 ; 23.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.901 ; 23.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.013 ; 24.295 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.525 ; 24.847 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.413 ; 24.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.702 ; 25.068 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.201 ; 24.483 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.479 ; 23.701 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.530 ; 23.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.510 ; 23.702 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.654 ; 22.769 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.548 ; 23.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.870 ; 24.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.770 ; 22.870 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.586 ; 23.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.654 ; 22.769 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.003 ; 23.141 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.902 ; 24.114 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.991 ; 24.231 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.040 ; 24.308 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.546 ; 22.634 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.614 ; 23.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.532 ; 23.737 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.546 ; 22.634 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.557 ; 23.772 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.865 ; 24.105 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.592 ; 23.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.904 ; 24.145 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.763 ; 23.992 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.311 ; 24.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                            ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.742 ; 1.668 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.722 ; 1.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.254 ; 2.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.741 ; 1.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.737 ; 1.663 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.282 ; 6.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.870 ; 6.796 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.711 ; 6.637 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.699 ; 6.625 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.857 ; 6.783 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.847 ; 6.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.640 ; 6.566 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.640 ; 6.566 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.507 ; 6.433 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 9.378 ; 9.062 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.530 ; 7.456 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 7.810 ; 7.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 7.810 ; 7.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.899 ; 7.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.834 ; 7.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.838 ; 7.764 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 7.851 ; 7.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.584 ; 6.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.832 ; 6.758 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.491 ; 6.417 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.282 ; 6.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.527 ; 6.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.877 ; 6.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.020 ; 7.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.527 ; 6.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.501 ; 6.427 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.493 ; 6.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.493 ; 6.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.543 ; 6.469 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.399 ; 6.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.399 ; 6.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 6.403 ; 6.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 6.403 ; 6.329 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.546 ; 3.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 4.371 ; 4.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 4.371 ; 4.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.545 ; 1.471 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.526 ; 1.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.058 ; 2.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.544 ; 1.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.541 ; 1.467 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 3.056 ; 2.982 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 3.864 ; 3.790 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 3.711 ; 3.637 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 3.699 ; 3.625 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 3.851 ; 3.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 3.841 ; 3.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 3.643 ; 3.569 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 3.643 ; 3.569 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 3.515 ; 3.441 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 6.336 ; 6.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 4.500 ; 4.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 4.769 ; 4.695 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 4.769 ; 4.695 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 4.854 ; 4.780 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 4.791 ; 4.717 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 4.796 ; 4.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 4.808 ; 4.734 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.346 ; 3.272 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 3.584 ; 3.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.257 ; 3.183 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.056 ; 2.982 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.291 ; 3.217 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 3.627 ; 3.553 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 4.786 ; 4.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.291 ; 3.217 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 3.456 ; 3.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 3.448 ; 3.374 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 3.448 ; 3.374 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 3.496 ; 3.422 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 3.358 ; 3.284 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 3.358 ; 3.284 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 3.362 ; 3.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 3.362 ; 3.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.143 ; 3.069 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.519 ; 3.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.519 ; 3.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.682     ; 1.756     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.662     ; 1.736     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.952     ; 3.268     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.681     ; 1.755     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.677     ; 1.751     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.107     ; 6.181     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.836     ; 6.910     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.646     ; 6.720     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.633     ; 6.707     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.822     ; 6.896     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.804     ; 6.878     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.562     ; 6.636     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.562     ; 6.636     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.392     ; 6.466     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 9.181     ; 9.497     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.536     ; 7.610     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 7.844     ; 7.918     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 7.844     ; 7.918     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.951     ; 8.025     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.879     ; 7.953     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.884     ; 7.958     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 7.899     ; 7.973     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.438     ; 6.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.734     ; 6.808     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.334     ; 6.408     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.107     ; 6.181     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.373     ; 6.447     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.759     ; 6.833     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.620     ; 7.936     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.373     ; 6.447     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.386     ; 6.460     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.368     ; 6.442     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.368     ; 6.442     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.410     ; 6.484     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.246     ; 6.320     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.246     ; 6.320     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 6.261     ; 6.335     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 6.261     ; 6.335     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.714     ; 3.788     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 4.597     ; 4.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 4.597     ; 4.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.484     ; 1.558     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.465     ; 1.539     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.755     ; 3.071     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.483     ; 1.557     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.480     ; 1.554     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 3.141     ; 3.215     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 3.960     ; 4.034     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 3.778     ; 3.852     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 3.765     ; 3.839     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 3.946     ; 4.020     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 3.930     ; 4.004     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 3.697     ; 3.771     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 3.697     ; 3.771     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 3.534     ; 3.608     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 6.265     ; 6.581     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 4.634     ; 4.708     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 4.930     ; 5.004     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 4.930     ; 5.004     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 5.032     ; 5.106     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 4.963     ; 5.037     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 4.968     ; 5.042     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 4.983     ; 5.057     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.459     ; 3.533     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 3.743     ; 3.817     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.359     ; 3.433     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.141     ; 3.215     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.397     ; 3.471     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 3.768     ; 3.842     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 4.646     ; 4.962     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.397     ; 3.471     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 3.577     ; 3.651     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 3.559     ; 3.633     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 3.559     ; 3.633     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 3.599     ; 3.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 3.442     ; 3.516     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 3.442     ; 3.516     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 3.457     ; 3.531     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 3.457     ; 3.531     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.288     ; 3.362     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.675     ; 3.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.675     ; 3.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.059 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                               ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.059                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.495       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.564       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.130                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.563       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.815                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.492       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.437       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.886       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.562       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.426       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.881       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.888                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.366       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.955       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.090                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.491       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 19.033       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.186                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.492       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.305       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.389       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.491       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.233       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.310                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.435       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.309       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.557                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.425       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.493                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.500       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.559       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.434       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.648                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.490       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.724       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.434       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.764                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.564       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.715       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.485       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.818                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.817       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.434       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.836                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.562       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.789       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.485       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.946                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.437       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 39.075       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.434       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.084                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.436       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 39.163       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.485       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.126                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 39.075       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.485       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 198.633                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.568       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.065       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 198.664                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.500       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.164       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; 7.393  ; 0.121 ; 11.867   ; 0.481   ; 9.292               ;
;  CLOCK2_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                              ; 15.925 ; 0.183 ; N/A      ; N/A     ; 9.292               ;
;  altera_reserved_tck                                                   ; 46.607 ; 0.176 ; 47.480   ; 0.481   ; 49.438              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.393  ; 0.121 ; 11.867   ; 2.770   ; 9.617               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.554 ; 0.174 ; N/A      ; N/A     ; 19.621              ;
; Design-wide TNS                                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                     ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.607 ; 2.591  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.311 ; 5.404  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373 ; 1.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390 ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406 ; 1.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394 ; 1.573  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409 ; 1.588  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413 ; 1.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401 ; 1.580  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357 ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377 ; 1.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444 ; 1.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416 ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447 ; 1.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448 ; 1.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.366 ; 6.935  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.303 ; 6.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.331 ; 6.911  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.366 ; 6.935  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.010 ; 6.560  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.313 ; 6.877  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.841 ; 6.353  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.060 ; 6.625  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.189 ; 5.688  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.442 ; 5.928  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.913 ; 6.458  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.784 ; 6.348  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.865 ; 6.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.103 ; 6.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.900 ; 6.414  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.874 ; 6.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.328 ; 6.898  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.122 ; 5.589  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.454 ; 5.951  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.423 ; 5.897  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.522 ; 6.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.562 ; 6.062  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.229 ; 5.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.340 ; 5.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.188 ; 5.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.574 ; 6.111  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.390 ; 5.886  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.498 ; 5.999  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.499 ; 5.993  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.353 ; 5.839  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.052 ; 5.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.943 ; 5.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.860 ; 5.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.718 ; 10.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.506 ; 7.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.506 ; 7.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.040  ; 0.956  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.421  ; 0.134  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.239 ; -3.018 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -2.983 ; -3.874 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -2.981 ; -3.881 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -2.997 ; -3.894 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.827 ; -3.700 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -2.983 ; -3.865 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.695 ; -3.546 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.869 ; -3.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.409 ; -3.216 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.490 ; -3.313 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.758 ; -3.622 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.734 ; -3.611 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.734 ; -3.607 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -2.873 ; -3.778 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.774 ; -3.618 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.745 ; -3.599 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.993 ; -3.884 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.381 ; -3.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.523 ; -3.344 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.518 ; -3.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.551 ; -3.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.577 ; -3.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.439 ; -3.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.433 ; -3.245 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.388 ; -3.206 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.588 ; -3.430 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.452 ; -3.275 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.548 ; -3.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.543 ; -3.368 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.443 ; -3.261 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.294 ; -3.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.251 ; -3.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.239 ; -3.018 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.571 ; -3.393 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -3.063 ; -3.988 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -3.063 ; -3.988 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.188 ; 14.941 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 9.915  ; 9.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 8.982  ; 8.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 6.016  ; 6.057  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.742  ; 5.667  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 6.628  ; 6.554  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 8.250  ; 8.265  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 7.491  ; 7.255  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 6.518  ; 6.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 6.529  ; 6.498  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 8.139  ; 7.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 6.130  ; 6.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 8.166  ; 7.879  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 6.805  ; 6.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.713  ; 5.728  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 6.318  ; 6.315  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 6.293  ; 6.307  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 9.915  ; 9.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.833  ; 5.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 6.494  ; 6.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 6.924  ; 6.781  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 7.770  ; 7.307  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.288  ; 6.290  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.980  ; 5.963  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.168  ; 6.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.751  ; 5.718  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.081  ; 6.066  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.411  ; 6.282  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 7.140  ; 6.931  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.417  ; 5.278  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.770  ; 7.307  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 6.366  ; 6.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.925  ; 5.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.430  ; 5.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.959  ; 6.749  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.645  ; 6.474  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.958  ; 5.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.529  ; 6.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.962  ; 4.855  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.548  ; 5.406  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.657  ; 4.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.680  ; 4.596  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.062  ; 4.912  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.562  ; 5.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 6.704  ; 6.305  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.998  ; 4.896  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.061  ; 5.014  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.517  ; 5.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.708  ; 5.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.182  ; 5.061  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.921  ; 4.817  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.615  ; 4.517  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.909  ; 4.795  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.876  ; 4.771  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.667  ; 6.702  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.538  ; 5.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.282  ; 6.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.282  ; 6.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 8.142  ; 7.838  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 8.974  ; 8.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 6.361  ; 6.324  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.400  ; 6.175  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.154  ; 4.045  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 6.400  ; 6.175  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.738  ; 5.721  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.044  ; 6.064  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 9.522  ; 9.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 6.265  ; 6.262  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 30.147 ; 29.884 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.258 ; 26.325 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 28.558 ; 28.429 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 29.756 ; 29.448 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 29.453 ; 29.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 30.147 ; 29.884 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 29.074 ; 28.809 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 27.528 ; 27.535 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 27.655 ; 27.601 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 27.678 ; 27.545 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.619 ; 28.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.759 ; 27.687 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 28.384 ; 28.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.088 ; 26.002 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.713 ; 27.575 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.785 ; 25.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.629 ; 26.541 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 28.481 ; 28.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 28.619 ; 28.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 28.613 ; 28.456 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 28.454 ; 28.219 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 27.776 ; 27.617 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.616 ; 27.456 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.621 ; 25.578 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.686 ; 27.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 28.360 ; 28.139 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 27.779 ; 27.761 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 28.454 ; 28.219 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 28.157 ; 27.941 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 29.184 ; 29.039 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.587  ; 7.286  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.581  ; 2.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 4.118  ; 4.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 2.719  ; 2.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 2.584  ; 2.679  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.991  ; 3.146  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 3.792  ; 4.076  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 3.405  ; 3.576  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.933  ; 3.058  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.972  ; 3.132  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 3.728  ; 3.968  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 2.765  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 4.287  ; 4.193  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 3.077  ; 3.216  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 2.581  ; 2.698  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 2.876  ; 3.029  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 2.848  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 5.098  ; 5.078  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.603  ; 2.716  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 2.933  ; 3.084  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 3.110  ; 3.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.053  ; 2.059  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 2.877  ; 3.025  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 2.723  ; 2.840  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 2.803  ; 2.920  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 2.648  ; 2.753  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 2.805  ; 2.934  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 2.911  ; 3.048  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.241  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.454  ; 2.505  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.086  ; 3.914  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.898  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.716  ; 2.837  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.475  ; 2.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.149  ; 3.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.041  ; 3.169  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.734  ; 2.849  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 2.999  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.244  ; 2.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.479  ; 2.548  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.102  ; 2.119  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.107  ; 2.131  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.256  ; 2.277  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.495  ; 2.537  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 3.574  ; 3.355  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.253  ; 2.291  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.296  ; 2.359  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.476  ; 2.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.568  ; 2.634  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.337  ; 2.380  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.212  ; 2.240  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.053  ; 2.059  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.212  ; 2.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.202  ; 2.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.943  ; 3.056  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.608  ; 2.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.005  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.005  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.693  ; 3.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 4.089  ; 4.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.902  ; 3.049  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 1.802  ; 1.783  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 1.802  ; 1.783  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.900  ; 2.990  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 2.622  ; 2.736  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.759  ; 2.909  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 4.333  ; 4.583  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 2.853  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.901 ; 23.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.901 ; 23.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.013 ; 24.295 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.525 ; 24.847 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.413 ; 24.731 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.702 ; 25.068 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.201 ; 24.483 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.479 ; 23.701 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.530 ; 23.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.510 ; 23.702 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.654 ; 22.769 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.548 ; 23.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.870 ; 24.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.770 ; 22.870 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.586 ; 23.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.654 ; 22.769 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.003 ; 23.141 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.902 ; 24.114 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.991 ; 24.231 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.040 ; 24.308 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.546 ; 22.634 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.614 ; 23.834 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.532 ; 23.737 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.546 ; 22.634 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.557 ; 23.772 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.865 ; 24.105 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.592 ; 23.825 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.904 ; 24.145 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.763 ; 23.992 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.311 ; 24.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RY               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 1720       ; 0          ; 32       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                              ; CLOCK_50                                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 454590     ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 1720       ; 0          ; 32       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                              ; CLOCK_50                                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 454590     ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 81       ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1504     ; 0        ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 81       ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1504     ; 0        ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 69    ; 69   ;
; Unconstrained Input Port Paths  ; 292   ; 292  ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 875   ; 875  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sun Sep 14 12:44:59 2014
Info: Command: quartus_sta NES_FPGA -c NES_FPGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_h0k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Info (332104): Reading SDC File: 'NES_FPGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.393
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.393         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    15.925         0.000 CLOCK_50 
    Info (332119):    33.554         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    46.607         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.319         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.391         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.393         0.000 altera_reserved_tck 
    Info (332119):     0.413         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 11.867
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.867         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.480         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.983
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.983         0.000 altera_reserved_tck 
    Info (332119):     5.383         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.617         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.629         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.621         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.753         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.079 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.442         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.318         0.000 CLOCK_50 
    Info (332119):    34.138         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    46.896         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.320         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.343         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.346         0.000 altera_reserved_tck 
    Info (332119):     0.372         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 12.522
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.522         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.707         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.888
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.888         0.000 altera_reserved_tck 
    Info (332119):     4.798         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.624         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.625         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.625         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.749         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.275 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.617         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    17.912         0.000 CLOCK_50 
    Info (332119):    37.082         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    48.662         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.121
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.121         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.174         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.176         0.000 altera_reserved_tck 
    Info (332119):     0.183         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.540
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.540         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.001         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.481         0.000 altera_reserved_tck 
    Info (332119):     2.770         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.292         0.000 CLOCK_50 
    Info (332119):     9.726         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.730         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.438         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.059 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 683 megabytes
    Info: Processing ended: Sun Sep 14 12:45:24 2014
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:26


