{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 12:15:43 2011 " "Info: Processing started: Fri Sep 16 12:15:43 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux_gate -c mux_gate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux_gate -c mux_gate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "I0 Output 13.738 ns Longest " "Info: Longest tpd from source pin \"I0\" to destination pin \"Output\" is 13.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns I0 1 PIN PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V11; Fanout = 1; PIN Node = 'I0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "mux_gate.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/mux_gate.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.135 ns) + CELL(0.438 ns) 7.413 ns Mux0~2 2 COMB LCCOMB_X28_Y35_N0 1 " "Info: 2: + IC(6.135 ns) + CELL(0.438 ns) = 7.413 ns; Loc. = LCCOMB_X28_Y35_N0; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.573 ns" { I0 Mux0~2 } "NODE_NAME" } } { "mux_gate.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/mux_gate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.416 ns) 8.073 ns Mux0~3 3 COMB LCCOMB_X28_Y35_N10 1 " "Info: 3: + IC(0.244 ns) + CELL(0.416 ns) = 8.073 ns; Loc. = LCCOMB_X28_Y35_N10; Fanout = 1; COMB Node = 'Mux0~3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { Mux0~2 Mux0~3 } "NODE_NAME" } } { "mux_gate.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/mux_gate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.993 ns) + CELL(2.672 ns) 13.738 ns Output 4 PIN PIN_E25 0 " "Info: 4: + IC(2.993 ns) + CELL(2.672 ns) = 13.738 ns; Loc. = PIN_E25; Fanout = 0; PIN Node = 'Output'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.665 ns" { Mux0~3 Output } "NODE_NAME" } } { "mux_gate.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/mux_gate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.366 ns ( 31.78 % ) " "Info: Total cell delay = 4.366 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.372 ns ( 68.22 % ) " "Info: Total interconnect delay = 9.372 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.738 ns" { I0 Mux0~2 Mux0~3 Output } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.738 ns" { I0 {} I0~combout {} Mux0~2 {} Mux0~3 {} Output {} } { 0.000ns 0.000ns 6.135ns 0.244ns 2.993ns } { 0.000ns 0.840ns 0.438ns 0.416ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 12:15:43 2011 " "Info: Processing ended: Fri Sep 16 12:15:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
