read -sv run_verilog_mid/adder_32b_11_88_fa5273d707621cf566d09e040d09be72.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_88_fa5273d707621cf566d09e040d09be72_yosys.v
