

================================================================
== Vivado HLS Report for 'init_2d_mem'
================================================================
* Date:           Fri Nov 29 11:43:00 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97| 0.970 us | 0.970 us |   97|   97|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_2D_MEM_LOOP_2  |       96|       96|         1|          -|          -|    96|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     26|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     24|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       9|     50|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln37_fu_57_p2   |     +    |      0|  0|  15|           7|           1|
    |icmp_ln37_fu_51_p2  |   icmp   |      0|  0|  11|           7|           7|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  26|          14|           8|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  15|          3|    1|          3|
    |j_0_0_reg_40  |   9|          2|    7|         14|
    +--------------+----+-----------+-----+-----------+
    |Total         |  24|          5|    8|         17|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  2|   0|    2|          0|
    |j_0_0_reg_40  |  7|   0|    7|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  9|   0|    9|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  init_2d_mem | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  init_2d_mem | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  init_2d_mem | return value |
|ap_done           | out |    1| ap_ctrl_hs |  init_2d_mem | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  init_2d_mem | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  init_2d_mem | return value |
|mem_0_V_address0  | out |    7|  ap_memory |    mem_0_V   |     array    |
|mem_0_V_ce0       | out |    1|  ap_memory |    mem_0_V   |     array    |
|mem_0_V_we0       | out |    1|  ap_memory |    mem_0_V   |     array    |
|mem_0_V_d0        | out |   40|  ap_memory |    mem_0_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

