{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Library" : "work",
   "Path" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex401/src/Ex401.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex401/src/gowin_osc/gowin_osc.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex401/src/gowin_clkdiv/gowin_clkdiv8.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex401/src/gowin_clkdiv/gowin_clkdiv5.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex401/src/OSC_100Hz.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex401/src/Devider_1Hz.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex401/impl/temp/rtl_parser.result",
 "Top" : "Devider_1Hz",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}