                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _divsint
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl __divsint_PARM_2
                             23 	.globl __divsint
                             24 ;--------------------------------------------------------
                             25 ; ram data
                             26 ;--------------------------------------------------------
                             27 	.area DSEG    (PAG)
   0000                      28 __divsint_sloc0_1_0:
   0000                      29 	.ds 1
   0001                      30 __divsint_sloc1_1_0:
   0001                      31 	.ds 2
   0003                      32 __divsint_sloc2_1_0:
   0003                      33 	.ds 1
                             34 ;--------------------------------------------------------
                             35 ; overlayable items in ram
                             36 ;--------------------------------------------------------
                             37 ;--------------------------------------------------------
                             38 ; absolute ram data
                             39 ;--------------------------------------------------------
                             40 	.area IABS    (ABS)
                             41 	.area IABS    (ABS)
                             42 ;--------------------------------------------------------
                             43 ; absolute external ram data
                             44 ;--------------------------------------------------------
                             45 	.area XABS    (ABS)
                             46 ;--------------------------------------------------------
                             47 ; initialized external ram data
                             48 ;--------------------------------------------------------
                             49 	.area XISEG
                             50 ;--------------------------------------------------------
                             51 ; extended address mode data
                             52 ;--------------------------------------------------------
                             53 	.area XSEG
   0000                      54 __divsint_PARM_2:
   0000                      55 	.ds 2
                             56 ;--------------------------------------------------------
                             57 ; global & static initialisations
                             58 ;--------------------------------------------------------
                             59 	.area HOME    (CODE)
                             60 	.area GSINIT  (CODE)
                             61 	.area GSFINAL (CODE)
                             62 	.area GSINIT  (CODE)
                             63 ;--------------------------------------------------------
                             64 ; Home
                             65 ;--------------------------------------------------------
                             66 	.area HOME    (CODE)
                             67 	.area HOME    (CODE)
                             68 ;--------------------------------------------------------
                             69 ; code
                             70 ;--------------------------------------------------------
                             71 	.area CSEG    (CODE)
                             72 ;------------------------------------------------------------
                             73 ;Allocation info for local variables in function '_divsint'
                             74 ;------------------------------------------------------------
                             75 ;r                         Allocated to registers a x 
                             76 ;sloc0                     Allocated with name '__divsint_sloc0_1_0'
                             77 ;sloc1                     Allocated with name '__divsint_sloc1_1_0'
                             78 ;sloc2                     Allocated with name '__divsint_sloc2_1_0'
                             79 ;y                         Allocated with name '__divsint_PARM_2'
                             80 ;x                         Allocated to registers a x 
                             81 ;------------------------------------------------------------
                             82 ;../_divsint.c:213: _divsint (int x, int y) __SDCC_NONBANKED
                             83 ;	-----------------------------------------
                             84 ;	 function _divsint
                             85 ;	-----------------------------------------
                             86 ;	Register assignment is optimal.
                             87 ;	Stack space usage: 0 bytes.
   0000                      88 __divsint:
                             89 ;../_divsint.c:217: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
   0000 87            [ 2]   90 	psha
   0001 9F            [ 1]   91 	txa
   0002 A0 00         [ 2]   92 	sub	#0x00
   0004 91 03         [ 3]   93 	blt	00125$
   0006 4F            [ 1]   94 	clra
   0007 20 02         [ 3]   95 	bra	00126$
   0009                      96 00125$:
   0009 A6 01         [ 2]   97 	lda	#0x01
   000B                      98 00126$:
   000B B7*00         [ 3]   99 	sta	*__divsint_sloc0_1_0
   000D 86            [ 2]  100 	pula
   000E 3D*00         [ 3]  101 	tst	*__divsint_sloc0_1_0
   0010 27 0B         [ 3]  102 	beq	00106$
   0012 40            [ 1]  103 	nega
   0013 87            [ 2]  104 	psha
   0014 4F            [ 1]  105 	clra
   0015 89            [ 2]  106 	pshx
   0016 9E E2 01      [ 4]  107 	sbc	1,s
   0019 A7 01         [ 2]  108 	ais	#1
   001B 97            [ 1]  109 	tax
   001C 86            [ 2]  110 	pula
   001D                     111 00106$:
   001D B7*02         [ 3]  112 	sta	*(__divsint_sloc1_1_0 + 1)
   001F BF*01         [ 3]  113 	stx	*__divsint_sloc1_1_0
   0021 C6r00r00      [ 4]  114 	lda	__divsint_PARM_2
   0024 A0 00         [ 2]  115 	sub	#0x00
   0026 91 03         [ 3]  116 	blt	00128$
   0028 4F            [ 1]  117 	clra
   0029 20 02         [ 3]  118 	bra	00129$
   002B                     119 00128$:
   002B A6 01         [ 2]  120 	lda	#0x01
   002D                     121 00129$:
   002D B7*03         [ 3]  122 	sta	*__divsint_sloc2_1_0
   002F 3D*03         [ 3]  123 	tst	*__divsint_sloc2_1_0
   0031 27 0D         [ 3]  124 	beq	00108$
   0033 4F            [ 1]  125 	clra
   0034 C0r00r01      [ 4]  126 	sub	(__divsint_PARM_2 + 1)
   0037 87            [ 2]  127 	psha
   0038 4F            [ 1]  128 	clra
   0039 C2r00r00      [ 4]  129 	sbc	__divsint_PARM_2
   003C 97            [ 1]  130 	tax
   003D 86            [ 2]  131 	pula
   003E 20 06         [ 3]  132 	bra	00109$
   0040                     133 00108$:
   0040 CEr00r00      [ 4]  134 	ldx	__divsint_PARM_2
   0043 C6r00r01      [ 4]  135 	lda	(__divsint_PARM_2 + 1)
   0046                     136 00109$:
   0046 C7r00r01      [ 4]  137 	sta	(__divuint_PARM_2 + 1)
   0049 CFr00r00      [ 4]  138 	stx	__divuint_PARM_2
   004C B6*02         [ 3]  139 	lda	*(__divsint_sloc1_1_0 + 1)
   004E BE*01         [ 3]  140 	ldx	*__divsint_sloc1_1_0
   0050 CDr00r00      [ 5]  141 	jsr	__divuint
                            142 ;../_divsint.c:218: if ((x < 0) ^ (y < 0))
   0053 87            [ 2]  143 	psha
   0054 B6*00         [ 3]  144 	lda	*__divsint_sloc0_1_0
   0056 B8*03         [ 3]  145 	eor	*__divsint_sloc2_1_0
   0058 86            [ 2]  146 	pula
   0059 27 0C         [ 3]  147 	beq	00102$
                            148 ;../_divsint.c:219: return -r;
   005B 40            [ 1]  149 	nega
   005C 87            [ 2]  150 	psha
   005D 4F            [ 1]  151 	clra
   005E 89            [ 2]  152 	pshx
   005F 9E E2 01      [ 4]  153 	sbc	1,s
   0062 A7 01         [ 2]  154 	ais	#1
   0064 97            [ 1]  155 	tax
   0065 86            [ 2]  156 	pula
   0066 81            [ 4]  157 	rts
   0067                     158 00102$:
                            159 ;../_divsint.c:221: return r;
                            160 ;../_divsint.c:222: }
   0067 81            [ 4]  161 	rts
                            162 	.area CSEG    (CODE)
                            163 	.area CONST   (CODE)
                            164 	.area XINIT   (CODE)
                            165 	.area CABS    (ABS,CODE)
