{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 10:26:40 2018 " "Info: Processing started: Mon Oct 29 10:26:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off five_char_dis -c five_char_dis " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off five_char_dis -c five_char_dis" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 five_to_one_mult_comp-Behavior " "Info: Found design unit 1: five_to_one_mult_comp-Behavior" {  } { { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 five_to_one_mult_comp " "Info: Found entity 1: five_to_one_mult_comp" {  } { { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../seven_segment_decoder_comp/seven_seg_comp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../seven_segment_decoder_comp/seven_seg_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_comp-Behavior " "Info: Found design unit 1: seven_seg_comp-Behavior" {  } { { "../seven_segment_decoder_comp/seven_seg_comp.vhd" "" { Text "E:/EDA/seven_segment_decoder_comp/seven_seg_comp.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_comp " "Info: Found entity 1: seven_seg_comp" {  } { { "../seven_segment_decoder_comp/seven_seg_comp.vhd" "" { Text "E:/EDA/seven_segment_decoder_comp/seven_seg_comp.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_char_dis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file five_char_dis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 five_char_dis-five_char_dis_arch " "Info: Found design unit 1: five_char_dis-five_char_dis_arch" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 five_char_dis " "Info: Found entity 1: five_char_dis" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "five_char_dis " "Info: Elaborating entity \"five_char_dis\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[17\] five_char_dis.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[17\]\" at five_char_dis.vhd(13)" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[16\] five_char_dis.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[16\]\" at five_char_dis.vhd(13)" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[15\] five_char_dis.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[15\]\" at five_char_dis.vhd(13)" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_to_one_mult_comp five_to_one_mult_comp:M0 " "Info: Elaborating entity \"five_to_one_mult_comp\" for hierarchy \"five_to_one_mult_comp:M0\"" {  } { { "five_char_dis.vhd" "M0" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR five_to_one_mult_comp.vhd(9) " "Warning (10541): VHDL Signal Declaration warning at five_to_one_mult_comp.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG five_to_one_mult_comp.vhd(10) " "Warning (10541): VHDL Signal Declaration warning at five_to_one_mult_comp.vhd(10): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_comp seven_seg_comp:H0 " "Info: Elaborating entity \"seven_seg_comp\" for hierarchy \"seven_seg_comp:H0\"" {  } { { "five_char_dis.vhd" "H0" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[15\] GND " "Warning (13410): Pin \"LEDG\[15\]\" is stuck at GND" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[16\] GND " "Warning (13410): Pin \"LEDG\[16\]\" is stuck at GND" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[17\] GND " "Warning (13410): Pin \"LEDG\[17\]\" is stuck at GND" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Info: Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Info: Implemented 71 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Info: Implemented 92 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 10:26:41 2018 " "Info: Processing ended: Mon Oct 29 10:26:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
