Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Documents and Settings/304/Desktop/MachIdent/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to C:/Documents and Settings/304/Desktop/MachIdent/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TopModule.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/Decoder.vhd" in Library work.
Architecture structural of Entity decoder is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/Machine1.vhd" in Library work.
Architecture behavioral of Entity machine1 is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/Machine2.vhd" in Library work.
Architecture behavioral of Entity machine2 is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/Machine3.vhd" in Library work.
Architecture behavioral of Entity machine3 is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/Machine4.vhd" in Library work.
Architecture behavioral of Entity machine4 is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/Mux.vhd" in Library work.
Architecture structural of Entity mux is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/stateEncoder.vhd" in Library work.
Architecture behavioral of Entity stateencoder is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/clockdivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/machineEncoder.vhd" in Library work.
Architecture behavioral of Entity machineencoder is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/sevenSegmentDisplay.vhd" in Library work.
Architecture behavioral of Entity sevseg is up to date.
Compiling vhdl file "C:/Documents and Settings/304/Desktop/MachIdent/TopModule.vhd" in Library work.
Architecture structure of Entity topmodule is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopModule> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <Decoder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Machine1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Machine2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Machine3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Machine4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <stateEncoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clockdivider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <machineEncoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sevSeg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopModule> in library <work> (Architecture <structure>).
WARNING:Xst:2211 - "C:/Documents and Settings/304/Desktop/MachIdent/TopModule.vhd" line 190: Instantiating black box module <LDCP>.
Entity <TopModule> analyzed. Unit <TopModule> generated.

Analyzing Entity <Decoder> in library <work> (Architecture <structural>).
Entity <Decoder> analyzed. Unit <Decoder> generated.

Analyzing Entity <Machine1> in library <work> (Architecture <behavioral>).
Entity <Machine1> analyzed. Unit <Machine1> generated.

Analyzing Entity <Machine2> in library <work> (Architecture <behavioral>).
Entity <Machine2> analyzed. Unit <Machine2> generated.

Analyzing Entity <Machine3> in library <work> (Architecture <behavioral>).
Entity <Machine3> analyzed. Unit <Machine3> generated.

Analyzing Entity <Machine4> in library <work> (Architecture <behavioral>).
Entity <Machine4> analyzed. Unit <Machine4> generated.

Analyzing Entity <Mux> in library <work> (Architecture <structural>).
Entity <Mux> analyzed. Unit <Mux> generated.

Analyzing Entity <stateEncoder> in library <work> (Architecture <behavioral>).
Entity <stateEncoder> analyzed. Unit <stateEncoder> generated.

Analyzing Entity <clockdivider> in library <work> (Architecture <behavioral>).
Entity <clockdivider> analyzed. Unit <clockdivider> generated.

Analyzing Entity <machineEncoder> in library <work> (Architecture <behavioral>).
Entity <machineEncoder> analyzed. Unit <machineEncoder> generated.

Analyzing Entity <sevSeg> in library <work> (Architecture <behavioral>).
Entity <sevSeg> analyzed. Unit <sevSeg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Decoder>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/Decoder.vhd".
Unit <Decoder> synthesized.


Synthesizing Unit <Machine1>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/Machine1.vhd".
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <outputS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <Machine1> synthesized.


Synthesizing Unit <Machine2>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/Machine2.vhd".
INFO:Xst:1799 - State 010 is never reached in FSM <currentState>.
    Found finite state machine <FSM_1> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <outputS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <Machine2> synthesized.


Synthesizing Unit <Machine3>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/Machine3.vhd".
    Found finite state machine <FSM_2> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <outputS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <Machine3> synthesized.


Synthesizing Unit <Machine4>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/Machine4.vhd".
    Found finite state machine <FSM_3> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <outputS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <Machine4> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/Mux.vhd".
Unit <Mux> synthesized.


Synthesizing Unit <stateEncoder>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/stateEncoder.vhd".
    Found 4-bit register for signal <choice>.
    Found 3-bit adder carry out for signal <choice$addsub0000> created at line 46.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <stateEncoder> synthesized.


Synthesizing Unit <clockdivider>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/clockdivider.vhd".
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <outclok>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clockdivider> synthesized.


Synthesizing Unit <machineEncoder>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/machineEncoder.vhd".
    Found 4-bit register for signal <d00>.
    Found 3-bit register for signal <d11>.
    Found 3-bit register for signal <d22>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <machineEncoder> synthesized.


Synthesizing Unit <sevSeg>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/sevenSegmentDisplay.vhd".
WARNING:Xst:1781 - Signal <cons> is used but never assigned. Tied to default value.
    Found 10x8-bit ROM for signal <$varindex0000> created at line 72.
    Found 4-bit register for signal <sigenable>.
    Found 1-of-4 decoder for signal <sigenable$mux0003>.
    Found 8-bit register for signal <sigsevenSeg>.
    Found 2-bit up counter for signal <x>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Decoder(s).
Unit <sevSeg> synthesized.


Synthesizing Unit <TopModule>.
    Related source file is "C:/Documents and Settings/304/Desktop/MachIdent/TopModule.vhd".
WARNING:Xst:653 - Signal <states2<7>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <states2<5:4>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <states1<7>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <states1<5:4>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <states0<7>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <states0<5:4>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <outs<7>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <outs<5:4>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <allClocks<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <allClocks<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TopModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 10x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 3-bit adder carry out                                 : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 12
 1-bit register                                        : 6
 3-bit register                                        : 2
 4-bit register                                        : 3
 8-bit register                                        : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <M1/currentState> on signal <currentState[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <M2/currentState> on signal <currentState[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 100   | 11
 011   | 10
 010   | unreached
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <M3/currentState> on signal <currentState[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 001
 001   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <M4/currentState> on signal <currentState[1:3]> with gray encoding.
Optimizing FSM <M5/currentState> on signal <currentState[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Loading device for application Rf_Device from file '3s200.nph' in environment D:\folder\ISE.

Synthesizing (advanced) Unit <sevSeg>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom__varindex0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sevSeg> synthesized (advanced).
INFO:Xst:2261 - The FF/Latch <d11_0> in Unit <machineEncoder> is equivalent to the following 2 FFs/Latches, which will be removed : <d11_1> <d11_2> 
INFO:Xst:2261 - The FF/Latch <d00_0> in Unit <machineEncoder> is equivalent to the following 2 FFs/Latches, which will be removed : <d00_1> <d00_2> 
INFO:Xst:2261 - The FF/Latch <d22_0> in Unit <machineEncoder> is equivalent to the following 2 FFs/Latches, which will be removed : <d22_1> <d22_2> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 10x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 3-bit adder carry out                                 : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <sevSeg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopModule.ngr
Top Level Output File Name         : TopModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 190
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 9
#      LUT3                        : 26
#      LUT3_D                      : 1
#      LUT4                        : 39
#      LUT4_D                      : 3
#      MUXCY                       : 39
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 74
#      FD                          : 18
#      FDE                         : 1
#      FDR                         : 42
#      FDS                         : 12
#      LDCP                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 7
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       62  out of   1920     3%  
 Number of Slice Flip Flops:             74  out of   3840     1%  
 Number of 4 input LUTs:                113  out of   3840     2%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    173    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------------+-------+
Clock Signal                                | Clock buffer(FF name)        | Load  |
--------------------------------------------+------------------------------+-------+
N0                                          | NONE(LDCP1)                  | 1     |
allClocks<0>(clockplexing/outp_0_and00001:O)| NONE(*)(M1/currentState_FFd2)| 3     |
allClocks<1>(clockplexing/outp_1_and00001:O)| NONE(*)(M2/currentState_FFd1)| 3     |
allClocks<2>(clockplexing/outp_2_and00001:O)| NONE(*)(M3/currentState_FFd3)| 4     |
allClocks<6>(clockplexing/outp_6_and00001:O)| NONE(*)(M5/outputS)          | 4     |
allClocks<3>(clockplexing/outp_3_and00001:O)| NONE(*)(M4/outputS)          | 4     |
clk                                         | BUFGP                        | 41    |
clockDivision/outclok                       | NONE(Display/x_1)            | 14    |
--------------------------------------------+------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
fall                               | IBUF                   | 1     |
rise                               | IBUF                   | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.702ns (Maximum Frequency: 149.209MHz)
   Minimum input arrival time before clock: 8.338ns
   Maximum output required time after clock: 10.259ns
   Maximum combinational path delay: 11.218ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'allClocks<0>'
  Clock period: 2.734ns (frequency: 365.764MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.734ns (Levels of Logic = 1)
  Source:            M1/currentState_FFd1 (FF)
  Destination:       M1/currentState_FFd2 (FF)
  Source Clock:      allClocks<0> rising
  Destination Clock: allClocks<0> rising

  Data Path: M1/currentState_FFd1 to M1/currentState_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.720   1.260  M1/currentState_FFd1 (M1/currentState_FFd1)
     LUT3:I0->O            1   0.551   0.000  M1/currentState_FFd2-In1 (M1/currentState_FFd2-In)
     FD:D                      0.203          M1/currentState_FFd2
    ----------------------------------------
    Total                      2.734ns (1.474ns logic, 1.260ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'allClocks<1>'
  Clock period: 2.734ns (frequency: 365.764MHz)
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Delay:               2.734ns (Levels of Logic = 1)
  Source:            M2/currentState_FFd2 (FF)
  Destination:       M2/currentState_FFd2 (FF)
  Source Clock:      allClocks<1> rising
  Destination Clock: allClocks<1> rising

  Data Path: M2/currentState_FFd2 to M2/currentState_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.720   1.260  M2/currentState_FFd2 (M2/currentState_FFd2)
     LUT3:I0->O            1   0.551   0.000  M2/outputS_mux00021 (M2/outputS_mux0002)
     FD:D                      0.203          M2/outputS
    ----------------------------------------
    Total                      2.734ns (1.474ns logic, 1.260ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'allClocks<2>'
  Clock period: 2.816ns (frequency: 355.114MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.816ns (Levels of Logic = 1)
  Source:            M3/currentState_FFd3 (FF)
  Destination:       M3/currentState_FFd2 (FF)
  Source Clock:      allClocks<2> rising
  Destination Clock: allClocks<2> rising

  Data Path: M3/currentState_FFd3 to M3/currentState_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.720   1.342  M3/currentState_FFd3 (M3/currentState_FFd3)
     LUT3:I0->O            1   0.551   0.000  M3/currentState_FFd2-In1 (M3/currentState_FFd2-In)
     FD:D                      0.203          M3/currentState_FFd2
    ----------------------------------------
    Total                      2.816ns (1.474ns logic, 1.342ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'allClocks<6>'
  Clock period: 2.816ns (frequency: 355.114MHz)
  Total number of paths / destination ports: 11 / 7
-------------------------------------------------------------------------
Delay:               2.816ns (Levels of Logic = 1)
  Source:            M5/currentState_FFd2 (FF)
  Destination:       M5/outputS (FF)
  Source Clock:      allClocks<6> rising
  Destination Clock: allClocks<6> rising

  Data Path: M5/currentState_FFd2 to M5/outputS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.720   1.342  M5/currentState_FFd2 (M5/currentState_FFd2)
     LUT3:I0->O            1   0.551   0.000  M5/outputS_mux00061 (M5/outputS_mux0006)
     FD:D                      0.203          M5/outputS
    ----------------------------------------
    Total                      2.816ns (1.474ns logic, 1.342ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'allClocks<3>'
  Clock period: 2.816ns (frequency: 355.114MHz)
  Total number of paths / destination ports: 11 / 7
-------------------------------------------------------------------------
Delay:               2.816ns (Levels of Logic = 1)
  Source:            M4/currentState_FFd2 (FF)
  Destination:       M4/outputS (FF)
  Source Clock:      allClocks<3> rising
  Destination Clock: allClocks<3> rising

  Data Path: M4/currentState_FFd2 to M4/outputS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.720   1.342  M4/currentState_FFd2 (M4/currentState_FFd2)
     LUT3:I0->O            1   0.551   0.000  M4/outputS_mux00061 (M4/outputS_mux0006)
     FD:D                      0.203          M4/outputS
    ----------------------------------------
    Total                      2.816ns (1.474ns logic, 1.342ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.537ns (frequency: 152.979MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               6.537ns (Levels of Logic = 9)
  Source:            clockDivision/count_8 (FF)
  Destination:       clockDivision/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clockDivision/count_8 to clockDivision/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  clockDivision/count_8 (clockDivision/count_8)
     LUT4:I0->O            1   0.551   0.000  clockDivision/outclok_cmp_eq0000_wg_lut<0> (clockDivision/outclok_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  clockDivision/outclok_cmp_eq0000_wg_cy<0> (clockDivision/outclok_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  clockDivision/outclok_cmp_eq0000_wg_cy<1> (clockDivision/outclok_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  clockDivision/outclok_cmp_eq0000_wg_cy<2> (clockDivision/outclok_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  clockDivision/outclok_cmp_eq0000_wg_cy<3> (clockDivision/outclok_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  clockDivision/outclok_cmp_eq0000_wg_cy<4> (clockDivision/outclok_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  clockDivision/outclok_cmp_eq0000_wg_cy<5> (clockDivision/outclok_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  clockDivision/outclok_cmp_eq0000_wg_cy<6> (clockDivision/outclok_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.281   1.859  clockDivision/outclok_cmp_eq0000_wg_cy<7> (clockDivision/outclok_cmp_eq0000)
     FDR:R                     1.026          clockDivision/count_0
    ----------------------------------------
    Total                      6.537ns (3.462ns logic, 3.075ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDivision/outclok'
  Clock period: 6.702ns (frequency: 149.209MHz)
  Total number of paths / destination ports: 164 / 23
-------------------------------------------------------------------------
Delay:               6.702ns (Levels of Logic = 4)
  Source:            Display/x_1 (FF)
  Destination:       Display/sigsevenSeg_5 (FF)
  Source Clock:      clockDivision/outclok rising
  Destination Clock: clockDivision/outclok rising

  Data Path: Display/x_1 to Display/sigsevenSeg_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.720   1.255  Display/x_1 (Display/x_1)
     LUT3_D:I2->LO         1   0.551   0.126  Display/_mux0002<0>2_SW0 (N54)
     LUT4:I3->O            3   0.551   0.933  Display/_mux0002<0>2 (Display/N1)
     LUT4_D:I3->O          7   0.551   1.261  Display/_mux0002<1>1 (Display/_mux0002<1>)
     LUT3:I1->O            1   0.551   0.000  Display/Mrom__varindex0000511 (Display/Mrom__varindex000051)
     FDR:D                     0.203          Display/sigsevenSeg_5
    ----------------------------------------
    Total                      6.702ns (3.127ns logic, 3.575ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'allClocks<0>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.331ns (Levels of Logic = 2)
  Source:            x (PAD)
  Destination:       M1/outputS (FF)
  Destination Clock: allClocks<0> rising

  Data Path: x to M1/outputS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.756  x_IBUF (x_IBUF)
     LUT3:I0->O            1   0.551   0.000  M1/outputS_mux00051 (M1/outputS_mux0005)
     FD:D                      0.203          M1/outputS
    ----------------------------------------
    Total                      3.331ns (1.575ns logic, 1.756ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'allClocks<1>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.331ns (Levels of Logic = 2)
  Source:            x (PAD)
  Destination:       M2/currentState_FFd1 (FF)
  Destination Clock: allClocks<1> rising

  Data Path: x to M2/currentState_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.756  x_IBUF (x_IBUF)
     LUT2:I0->O            1   0.551   0.000  M2/currentState_FFd1-In1 (M2/currentState_FFd1-In)
     FD:D                      0.203          M2/currentState_FFd1
    ----------------------------------------
    Total                      3.331ns (1.575ns logic, 1.756ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'allClocks<2>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.331ns (Levels of Logic = 2)
  Source:            x (PAD)
  Destination:       M3/currentState_FFd3 (FF)
  Destination Clock: allClocks<2> rising

  Data Path: x to M3/currentState_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.756  x_IBUF (x_IBUF)
     LUT3:I0->O            1   0.551   0.000  M3/currentState_FFd3-In1 (M3/currentState_FFd3-In)
     FD:D                      0.203          M3/currentState_FFd3
    ----------------------------------------
    Total                      3.331ns (1.575ns logic, 1.756ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'allClocks<6>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.331ns (Levels of Logic = 2)
  Source:            x (PAD)
  Destination:       M5/currentState_FFd1 (FF)
  Destination Clock: allClocks<6> rising

  Data Path: x to M5/currentState_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.756  x_IBUF (x_IBUF)
     LUT3:I0->O            1   0.551   0.000  M5/currentState_FFd1-In11 (M5/currentState_FFd1-In1)
     FDR:D                     0.203          M5/currentState_FFd1
    ----------------------------------------
    Total                      3.331ns (1.575ns logic, 1.756ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'allClocks<3>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.331ns (Levels of Logic = 2)
  Source:            x (PAD)
  Destination:       M4/currentState_FFd2 (FF)
  Destination Clock: allClocks<3> rising

  Data Path: x to M4/currentState_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.756  x_IBUF (x_IBUF)
     LUT3:I0->O            1   0.551   0.000  M4/currentState_FFd2-In11 (M4/currentState_FFd2-In1)
     FDS:D                     0.203          M4/currentState_FFd2
    ----------------------------------------
    Total                      3.331ns (1.575ns logic, 1.756ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 62 / 12
-------------------------------------------------------------------------
Offset:              8.338ns (Levels of Logic = 5)
  Source:            selector<1> (PAD)
  Destination:       stateEncoding/choice_0 (FF)
  Destination Clock: clk rising

  Data Path: selector<1> to stateEncoding/choice_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.854  selector_1_IBUF (selector_1_IBUF)
     LUT4:I0->O            1   0.551   0.827  stateEncoding/choice_addsub0000<0>176_SW0 (N48)
     LUT4:I3->O            1   0.551   0.000  stateEncoding/choice_addsub0000<0>176_G (N51)
     MUXF5:I1->O           1   0.360   0.996  stateEncoding/choice_addsub0000<0>176 (stateEncoding/choice_addsub0000<0>176)
     LUT3:I1->O            1   0.551   0.801  stateEncoding/choice_addsub0000<0>211 (stateEncoding/choice_addsub0000<0>211)
     FDS:S                     1.026          stateEncoding/choice_0
    ----------------------------------------
    Total                      8.338ns (3.860ns logic, 4.478ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'allClocks<2>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              10.259ns (Levels of Logic = 3)
  Source:            M3/outputS (FF)
  Destination:       z (PAD)
  Source Clock:      allClocks<2> rising

  Data Path: M3/outputS to z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.996  M3/outputS (M3/outputS)
     LUT4:I1->O            1   0.551   0.996  outmuxing/outp36 (outmuxing/outp36)
     LUT4:I1->O            1   0.551   0.801  outmuxing/outp63 (z_OBUF)
     OBUF:I->O                 5.644          z_OBUF (z)
    ----------------------------------------
    Total                     10.259ns (7.466ns logic, 2.793ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'allClocks<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              10.090ns (Levels of Logic = 3)
  Source:            M1/outputS (FF)
  Destination:       z (PAD)
  Source Clock:      allClocks<0> rising

  Data Path: M1/outputS to z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.827  M1/outputS (M1/outputS)
     LUT4:I3->O            1   0.551   0.996  outmuxing/outp36 (outmuxing/outp36)
     LUT4:I1->O            1   0.551   0.801  outmuxing/outp63 (z_OBUF)
     OBUF:I->O                 5.644          z_OBUF (z)
    ----------------------------------------
    Total                     10.090ns (7.466ns logic, 2.624ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'allClocks<6>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              10.132ns (Levels of Logic = 3)
  Source:            M5/outputS (FF)
  Destination:       z (PAD)
  Source Clock:      allClocks<6> rising

  Data Path: M5/outputS to z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.996  M5/outputS (M5/outputS)
     LUT3:I1->O            1   0.551   0.869  outmuxing/outp63_SW0 (N44)
     LUT4:I2->O            1   0.551   0.801  outmuxing/outp63 (z_OBUF)
     OBUF:I->O                 5.644          z_OBUF (z)
    ----------------------------------------
    Total                     10.132ns (7.466ns logic, 2.666ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'allClocks<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              9.963ns (Levels of Logic = 3)
  Source:            M2/outputS (FF)
  Destination:       z (PAD)
  Source Clock:      allClocks<1> rising

  Data Path: M2/outputS to z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.869  M2/outputS (M2/outputS)
     LUT4:I2->O            1   0.551   0.827  outmuxing/outp21 (outmuxing/outp21)
     LUT4:I3->O            1   0.551   0.801  outmuxing/outp63 (z_OBUF)
     OBUF:I->O                 5.644          z_OBUF (z)
    ----------------------------------------
    Total                      9.963ns (7.466ns logic, 2.497ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'allClocks<3>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              9.921ns (Levels of Logic = 3)
  Source:            M4/outputS (FF)
  Destination:       z (PAD)
  Source Clock:      allClocks<3> rising

  Data Path: M4/outputS to z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.827  M4/outputS (M4/outputS)
     LUT4:I3->O            1   0.551   0.827  outmuxing/outp21 (outmuxing/outp21)
     LUT4:I3->O            1   0.551   0.801  outmuxing/outp63 (z_OBUF)
     OBUF:I->O                 5.644          z_OBUF (z)
    ----------------------------------------
    Total                      9.921ns (7.466ns logic, 2.455ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDivision/outclok'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            Display/sigsevenSeg_7 (FF)
  Destination:       sevenSeg<7> (PAD)
  Source Clock:      clockDivision/outclok rising

  Data Path: Display/sigsevenSeg_7 to sevenSeg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.801  Display/sigsevenSeg_7 (Display/sigsevenSeg_7)
     OBUF:I->O                 5.644          sevenSeg_7_OBUF (sevenSeg<7>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Delay:               11.218ns (Levels of Logic = 4)
  Source:            selector<1> (PAD)
  Destination:       z (PAD)

  Data Path: selector<1> to z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.854  selector_1_IBUF (selector_1_IBUF)
     LUT4:I0->O            1   0.551   0.996  outmuxing/outp36 (outmuxing/outp36)
     LUT4:I1->O            1   0.551   0.801  outmuxing/outp63 (z_OBUF)
     OBUF:I->O                 5.644          z_OBUF (z)
    ----------------------------------------
    Total                     11.218ns (7.567ns logic, 3.651ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.77 secs
 
--> 

Total memory usage is 149964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    6 (   0 filtered)

