

================================================================
== Vivado HLS Report for 'fir_filter_odd'
================================================================
* Date:           Thu Apr  8 21:14:44 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        05
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.702 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15| 0.150 us | 0.150 us |   15|   15|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- SHIFT   |       10|       10|         2|          -|          -|     5|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|    114|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      16|      1|    0|
|Multiplexer      |        -|      -|       -|    152|    -|
|Register         |        -|      -|      94|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     110|    267|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |fir_filter_odd_amcud_U1  |fir_filter_odd_amcud  | i0 * (i1 + i2) |
    |fir_filter_odd_amcud_U2  |fir_filter_odd_amcud  | i0 * (i1 + i2) |
    +-------------------------+----------------------+----------------+

    * Memory: 
    +---------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |regs_regs_V_U  |fir_filter_odd_rebkb  |        0|  16|   1|    0|     5|    8|     1|           40|
    +---------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                      |        0|  16|   1|    0|     5|    8|     1|           40|
    +---------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_2_fu_238_p2  |     *    |      0|  0|  41|           8|           8|
    |add_ln703_fu_256_p2     |     +    |      0|  0|  25|          18|          18|
    |grp_fu_150_p2           |     +    |      0|  0|  13|           4|           2|
    |y_V                     |     +    |      0|  0|  26|          19|          19|
    |icmp_ln34_fu_174_p2     |   icmp   |      0|  0|   9|           4|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 114|          53|          48|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  41|          8|    1|          8|
    |grp_fu_150_p0         |  15|          3|    4|         12|
    |h_V_address0          |  15|          3|    2|          6|
    |i_0_i_reg_138         |   9|          2|    4|          8|
    |reg_157               |   9|          2|    8|         16|
    |regs_regs_V_address0  |  33|          6|    3|         18|
    |regs_regs_V_address1  |  15|          3|    3|          9|
    |regs_regs_V_d0        |  15|          3|    8|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 152|         30|   33|        101|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |h_V_load_2_reg_341    |   8|   0|    8|          0|
    |i_0_i_reg_138         |   4|   0|    4|          0|
    |icmp_ln34_reg_302     |   1|   0|    1|          0|
    |mul_ln1118_1_reg_336  |  17|   0|   17|          0|
    |mul_ln1118_reg_321    |  17|   0|   17|          0|
    |reg_157               |   8|   0|    8|          0|
    |sext_ln27_reg_294     |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  94|   0|   94|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | fir_filter_odd | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | fir_filter_odd | return value |
|ap_start      |  in |    1| ap_ctrl_hs | fir_filter_odd | return value |
|ap_done       | out |    1| ap_ctrl_hs | fir_filter_odd | return value |
|ap_idle       | out |    1| ap_ctrl_hs | fir_filter_odd | return value |
|ap_ready      | out |    1| ap_ctrl_hs | fir_filter_odd | return value |
|x_V           |  in |    8|   ap_none  |       x_V      |    pointer   |
|h_V_address0  | out |    2|  ap_memory |       h_V      |     array    |
|h_V_ce0       | out |    1|  ap_memory |       h_V      |     array    |
|h_V_q0        |  in |    8|  ap_memory |       h_V      |     array    |
|h_V_address1  | out |    2|  ap_memory |       h_V      |     array    |
|h_V_ce1       | out |    1|  ap_memory |       h_V      |     array    |
|h_V_q1        |  in |    8|  ap_memory |       h_V      |     array    |
|y_V           | out |   19|   ap_vld   |       y_V      |    pointer   |
|y_V_ap_vld    | out |    1|   ap_vld   |       y_V      |    pointer   |
+--------------+-----+-----+------------+----------------+--------------+

