// Seed: 1597978085
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wire id_3,
    input uwire id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wire id_7,
    input wor id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri id_11,
    output wire id_12,
    input tri id_13
    , id_21,
    output supply1 id_14,
    input wand id_15,
    input wor id_16,
    input wor id_17
    , id_22,
    input wire id_18,
    input wand id_19
);
  initial begin : LABEL_0
    id_21 <= #(-1) -1;
  end
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    output tri0 id_10,
    output wand id_11,
    input tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_8,
      id_4,
      id_6,
      id_12,
      id_3,
      id_11,
      id_3,
      id_11,
      id_4,
      id_8,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_4 = 0;
  wire id_15 = id_3;
endmodule
