|RISC4
CLK => CLK.IN3
RESET_N => RESET_N.IN2
DIN[0] => DIN[0].IN1
DIN[1] => DIN[1].IN1
DIN[2] => DIN[2].IN1
DIN[3] => DIN[3].IN1
DIN[4] => DIN[4].IN1
DIN[5] => DIN[5].IN1
DIN[6] => DIN[6].IN1
DIN[7] => DIN[7].IN1
DIN[8] => DIN[8].IN1
DIN[9] => DIN[9].IN1
DIN[10] => DIN[10].IN1
DIN[11] => DIN[11].IN1
DIN[12] => DIN[12].IN1
DIN[13] => DIN[13].IN1
DIN[14] => DIN[14].IN1
DIN[15] => DIN[15].IN1
DIN[16] => DIN[16].IN1
LEDr[0] <= GPIO:GPIO.LEDr
LEDr[1] <= GPIO:GPIO.LEDr
LEDr[2] <= GPIO:GPIO.LEDr
LEDr[3] <= GPIO:GPIO.LEDr
LEDr[4] <= GPIO:GPIO.LEDr
LEDr[5] <= GPIO:GPIO.LEDr
LEDr[6] <= GPIO:GPIO.LEDr
LEDr[7] <= GPIO:GPIO.LEDr
LEDr[8] <= GPIO:GPIO.LEDr
LEDr[9] <= GPIO:GPIO.LEDr
LEDr[10] <= GPIO:GPIO.LEDr
LEDr[11] <= GPIO:GPIO.LEDr
LEDr[12] <= GPIO:GPIO.LEDr
LEDr[13] <= GPIO:GPIO.LEDr
LEDr[14] <= GPIO:GPIO.LEDr
LEDr[15] <= GPIO:GPIO.LEDr
LEDr[16] <= GPIO:GPIO.LEDr
LEDr[17] <= GPIO:GPIO.LEDr
LEDg[0] <= GPIO:GPIO.LEDg
LEDg[1] <= GPIO:GPIO.LEDg
LEDg[2] <= GPIO:GPIO.LEDg
LEDg[3] <= GPIO:GPIO.LEDg
LEDg[4] <= GPIO:GPIO.LEDg
LEDg[5] <= GPIO:GPIO.LEDg
LEDg[6] <= GPIO:GPIO.LEDg
LEDg[7] <= GPIO:GPIO.LEDg
LEDg[8] <= GPIO:GPIO.LEDg
L1 <= Decoder:Decoder.L1
L2 <= Decoder:Decoder.L2
L3 <= Decoder:Decoder.L3
L4 <= Decoder:Decoder.L4
L5 <= Decoder:Decoder.L5
L6 <= Decoder:Decoder.L6
L0 <= Decoder:Decoder.L0


|RISC4|ROM:ROM
address[0] => mem.RADDR
address[1] => mem.RADDR1
address[2] => mem.RADDR2
address[3] => mem.RADDR3
address[4] => mem.RADDR4
address[5] => mem.RADDR5
address[6] => mem.RADDR6
address[7] => mem.RADDR7
address[8] => mem.RADDR8
address[9] => mem.RADDR9
instruction[0] <= mem.DATAOUT
instruction[1] <= mem.DATAOUT1
instruction[2] <= mem.DATAOUT2
instruction[3] <= mem.DATAOUT3
instruction[4] <= mem.DATAOUT4
instruction[5] <= mem.DATAOUT5
instruction[6] <= mem.DATAOUT6
instruction[7] <= mem.DATAOUT7
instruction[8] <= mem.DATAOUT8
instruction[9] <= mem.DATAOUT9
instruction[10] <= mem.DATAOUT10
instruction[11] <= mem.DATAOUT11
instruction[12] <= mem.DATAOUT12
instruction[13] <= mem.DATAOUT13
instruction[14] <= mem.DATAOUT14
instruction[15] <= mem.DATAOUT15
instruction[16] <= mem.DATAOUT16
instruction[17] <= mem.DATAOUT17
instruction[18] <= mem.DATAOUT18
instruction[19] <= mem.DATAOUT19
instruction[20] <= mem.DATAOUT20
instruction[21] <= mem.DATAOUT21
instruction[22] <= mem.DATAOUT22
instruction[23] <= mem.DATAOUT23
instruction[24] <= mem.DATAOUT24
instruction[25] <= mem.DATAOUT25
instruction[26] <= mem.DATAOUT26
instruction[27] <= mem.DATAOUT27
instruction[28] <= mem.DATAOUT28
instruction[29] <= mem.DATAOUT29
instruction[30] <= mem.DATAOUT30
instruction[31] <= mem.DATAOUT31


|RISC4|RAM:RAM
CLK => mem.we_a.CLK
CLK => mem.waddr_a[9].CLK
CLK => mem.waddr_a[8].CLK
CLK => mem.waddr_a[7].CLK
CLK => mem.waddr_a[6].CLK
CLK => mem.waddr_a[5].CLK
CLK => mem.waddr_a[4].CLK
CLK => mem.waddr_a[3].CLK
CLK => mem.waddr_a[2].CLK
CLK => mem.waddr_a[1].CLK
CLK => mem.waddr_a[0].CLK
CLK => mem.data_a[31].CLK
CLK => mem.data_a[30].CLK
CLK => mem.data_a[29].CLK
CLK => mem.data_a[28].CLK
CLK => mem.data_a[27].CLK
CLK => mem.data_a[26].CLK
CLK => mem.data_a[25].CLK
CLK => mem.data_a[24].CLK
CLK => mem.data_a[23].CLK
CLK => mem.data_a[22].CLK
CLK => mem.data_a[21].CLK
CLK => mem.data_a[20].CLK
CLK => mem.data_a[19].CLK
CLK => mem.data_a[18].CLK
CLK => mem.data_a[17].CLK
CLK => mem.data_a[16].CLK
CLK => mem.data_a[15].CLK
CLK => mem.data_a[14].CLK
CLK => mem.data_a[13].CLK
CLK => mem.data_a[12].CLK
CLK => mem.data_a[11].CLK
CLK => mem.data_a[10].CLK
CLK => mem.data_a[9].CLK
CLK => mem.data_a[8].CLK
CLK => mem.data_a[7].CLK
CLK => mem.data_a[6].CLK
CLK => mem.data_a[5].CLK
CLK => mem.data_a[4].CLK
CLK => mem.data_a[3].CLK
CLK => mem.data_a[2].CLK
CLK => mem.data_a[1].CLK
CLK => mem.data_a[0].CLK
CLK => mem.CLK0
MemWrite => mem.we_a.DATAIN
MemWrite => mem.WE
MemRead => ~NO_FANOUT~
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem.waddr_a[5].DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem.waddr_a[6].DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem.waddr_a[7].DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
address[8] => mem.waddr_a[8].DATAIN
address[8] => mem.WADDR8
address[8] => mem.RADDR8
address[9] => mem.waddr_a[9].DATAIN
address[9] => mem.WADDR9
address[9] => mem.RADDR9
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_data[17] => mem.data_a[17].DATAIN
write_data[17] => mem.DATAIN17
write_data[18] => mem.data_a[18].DATAIN
write_data[18] => mem.DATAIN18
write_data[19] => mem.data_a[19].DATAIN
write_data[19] => mem.DATAIN19
write_data[20] => mem.data_a[20].DATAIN
write_data[20] => mem.DATAIN20
write_data[21] => mem.data_a[21].DATAIN
write_data[21] => mem.DATAIN21
write_data[22] => mem.data_a[22].DATAIN
write_data[22] => mem.DATAIN22
write_data[23] => mem.data_a[23].DATAIN
write_data[23] => mem.DATAIN23
write_data[24] => mem.data_a[24].DATAIN
write_data[24] => mem.DATAIN24
write_data[25] => mem.data_a[25].DATAIN
write_data[25] => mem.DATAIN25
write_data[26] => mem.data_a[26].DATAIN
write_data[26] => mem.DATAIN26
write_data[27] => mem.data_a[27].DATAIN
write_data[27] => mem.DATAIN27
write_data[28] => mem.data_a[28].DATAIN
write_data[28] => mem.DATAIN28
write_data[29] => mem.data_a[29].DATAIN
write_data[29] => mem.DATAIN29
write_data[30] => mem.data_a[30].DATAIN
write_data[30] => mem.DATAIN30
write_data[31] => mem.data_a[31].DATAIN
write_data[31] => mem.DATAIN31
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16
read_data[17] <= mem.DATAOUT17
read_data[18] <= mem.DATAOUT18
read_data[19] <= mem.DATAOUT19
read_data[20] <= mem.DATAOUT20
read_data[21] <= mem.DATAOUT21
read_data[22] <= mem.DATAOUT22
read_data[23] <= mem.DATAOUT23
read_data[24] <= mem.DATAOUT24
read_data[25] <= mem.DATAOUT25
read_data[26] <= mem.DATAOUT26
read_data[27] <= mem.DATAOUT27
read_data[28] <= mem.DATAOUT28
read_data[29] <= mem.DATAOUT29
read_data[30] <= mem.DATAOUT30
read_data[31] <= mem.DATAOUT31


|RISC4|CORE:CORE
CLK => CLK.IN1
RESET_N => RESET_N.IN1
instruction[0] => instruction[0].IN2
instruction[1] => instruction[1].IN2
instruction[2] => instruction[2].IN2
instruction[3] => instruction[3].IN2
instruction[4] => instruction[4].IN2
instruction[5] => instruction[5].IN2
instruction[6] => instruction[6].IN2
instruction[7] => write_reg[0].IN2
instruction[8] => write_reg[1].IN2
instruction[9] => write_reg[2].IN2
instruction[10] => write_reg[3].IN2
instruction[11] => write_reg[4].IN2
instruction[12] => instruction[12].IN2
instruction[13] => instruction[13].IN2
instruction[14] => instruction[14].IN2
instruction[15] => read_reg1[0].IN2
instruction[16] => read_reg1[1].IN2
instruction[17] => read_reg1[2].IN2
instruction[18] => read_reg1[3].IN2
instruction[19] => read_reg1[4].IN2
instruction[20] => read_reg2[0].IN2
instruction[21] => read_reg2[1].IN2
instruction[22] => read_reg2[2].IN2
instruction[23] => read_reg2[3].IN2
instruction[24] => read_reg2[4].IN2
instruction[25] => instruction[25].IN1
instruction[26] => instruction[26].IN1
instruction[27] => instruction[27].IN1
instruction[28] => instruction[28].IN1
instruction[29] => instruction[29].IN1
instruction[30] => instruction[30].IN2
instruction[31] => instruction[31].IN1
read_data[0] => write_data.DATAB
read_data[1] => write_data.DATAB
read_data[2] => write_data.DATAB
read_data[3] => write_data.DATAB
read_data[4] => write_data.DATAB
read_data[5] => write_data.DATAB
read_data[6] => write_data.DATAB
read_data[7] => write_data.DATAB
read_data[8] => write_data.DATAB
read_data[9] => write_data.DATAB
read_data[10] => write_data.DATAB
read_data[11] => write_data.DATAB
read_data[12] => write_data.DATAB
read_data[13] => write_data.DATAB
read_data[14] => write_data.DATAB
read_data[15] => write_data.DATAB
read_data[16] => write_data.DATAB
read_data[17] => write_data.DATAB
read_data[18] => write_data.DATAB
read_data[19] => write_data.DATAB
read_data[20] => write_data.DATAB
read_data[21] => write_data.DATAB
read_data[22] => write_data.DATAB
read_data[23] => write_data.DATAB
read_data[24] => write_data.DATAB
read_data[25] => write_data.DATAB
read_data[26] => write_data.DATAB
read_data[27] => write_data.DATAB
read_data[28] => write_data.DATAB
read_data[29] => write_data.DATAB
read_data[30] => write_data.DATAB
read_data[31] => write_data.DATAB
MemWrite <= Control:Control.MemWrite
MemRead <= Control:Control.MemRead
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[0] <= ALU:ALU.alu_result
alu_result[1] <= ALU:ALU.alu_result
alu_result[2] <= ALU:ALU.alu_result
alu_result[3] <= ALU:ALU.alu_result
alu_result[4] <= ALU:ALU.alu_result
alu_result[5] <= ALU:ALU.alu_result
alu_result[6] <= ALU:ALU.alu_result
alu_result[7] <= ALU:ALU.alu_result
alu_result[8] <= ALU:ALU.alu_result
alu_result[9] <= ALU:ALU.alu_result
alu_result[10] <= ALU:ALU.alu_result
alu_result[11] <= ALU:ALU.alu_result
alu_result[12] <= ALU:ALU.alu_result
alu_result[13] <= ALU:ALU.alu_result
alu_result[14] <= ALU:ALU.alu_result
alu_result[15] <= ALU:ALU.alu_result
alu_result[16] <= ALU:ALU.alu_result
alu_result[17] <= ALU:ALU.alu_result
alu_result[18] <= ALU:ALU.alu_result
alu_result[19] <= ALU:ALU.alu_result
alu_result[20] <= ALU:ALU.alu_result
alu_result[21] <= ALU:ALU.alu_result
alu_result[22] <= ALU:ALU.alu_result
alu_result[23] <= ALU:ALU.alu_result
alu_result[24] <= ALU:ALU.alu_result
alu_result[25] <= ALU:ALU.alu_result
alu_result[26] <= ALU:ALU.alu_result
alu_result[27] <= ALU:ALU.alu_result
alu_result[28] <= ALU:ALU.alu_result
alu_result[29] <= ALU:ALU.alu_result
alu_result[30] <= ALU:ALU.alu_result
alu_result[31] <= ALU:ALU.alu_result
read_data1[0] <= Register:Register_Bank.read_data1
read_data1[1] <= Register:Register_Bank.read_data1
read_data1[2] <= Register:Register_Bank.read_data1
read_data1[3] <= Register:Register_Bank.read_data1
read_data1[4] <= Register:Register_Bank.read_data1
read_data1[5] <= Register:Register_Bank.read_data1
read_data1[6] <= Register:Register_Bank.read_data1
read_data1[7] <= Register:Register_Bank.read_data1
read_data1[8] <= Register:Register_Bank.read_data1
read_data1[9] <= Register:Register_Bank.read_data1
read_data1[10] <= Register:Register_Bank.read_data1
read_data1[11] <= Register:Register_Bank.read_data1
read_data1[12] <= Register:Register_Bank.read_data1
read_data1[13] <= Register:Register_Bank.read_data1
read_data1[14] <= Register:Register_Bank.read_data1
read_data1[15] <= Register:Register_Bank.read_data1
read_data1[16] <= Register:Register_Bank.read_data1
read_data1[17] <= Register:Register_Bank.read_data1
read_data1[18] <= Register:Register_Bank.read_data1
read_data1[19] <= Register:Register_Bank.read_data1
read_data1[20] <= Register:Register_Bank.read_data1
read_data1[21] <= Register:Register_Bank.read_data1
read_data1[22] <= Register:Register_Bank.read_data1
read_data1[23] <= Register:Register_Bank.read_data1
read_data1[24] <= Register:Register_Bank.read_data1
read_data1[25] <= Register:Register_Bank.read_data1
read_data1[26] <= Register:Register_Bank.read_data1
read_data1[27] <= Register:Register_Bank.read_data1
read_data1[28] <= Register:Register_Bank.read_data1
read_data1[29] <= Register:Register_Bank.read_data1
read_data1[30] <= Register:Register_Bank.read_data1
read_data1[31] <= Register:Register_Bank.read_data1
read_data2[0] <= Register:Register_Bank.read_data2
read_data2[1] <= Register:Register_Bank.read_data2
read_data2[2] <= Register:Register_Bank.read_data2
read_data2[3] <= Register:Register_Bank.read_data2
read_data2[4] <= Register:Register_Bank.read_data2
read_data2[5] <= Register:Register_Bank.read_data2
read_data2[6] <= Register:Register_Bank.read_data2
read_data2[7] <= Register:Register_Bank.read_data2
read_data2[8] <= Register:Register_Bank.read_data2
read_data2[9] <= Register:Register_Bank.read_data2
read_data2[10] <= Register:Register_Bank.read_data2
read_data2[11] <= Register:Register_Bank.read_data2
read_data2[12] <= Register:Register_Bank.read_data2
read_data2[13] <= Register:Register_Bank.read_data2
read_data2[14] <= Register:Register_Bank.read_data2
read_data2[15] <= Register:Register_Bank.read_data2
read_data2[16] <= Register:Register_Bank.read_data2
read_data2[17] <= Register:Register_Bank.read_data2
read_data2[18] <= Register:Register_Bank.read_data2
read_data2[19] <= Register:Register_Bank.read_data2
read_data2[20] <= Register:Register_Bank.read_data2
read_data2[21] <= Register:Register_Bank.read_data2
read_data2[22] <= Register:Register_Bank.read_data2
read_data2[23] <= Register:Register_Bank.read_data2
read_data2[24] <= Register:Register_Bank.read_data2
read_data2[25] <= Register:Register_Bank.read_data2
read_data2[26] <= Register:Register_Bank.read_data2
read_data2[27] <= Register:Register_Bank.read_data2
read_data2[28] <= Register:Register_Bank.read_data2
read_data2[29] <= Register:Register_Bank.read_data2
read_data2[30] <= Register:Register_Bank.read_data2
read_data2[31] <= Register:Register_Bank.read_data2


|RISC4|CORE:CORE|Register:Register_Bank
CLK => registers[0][0].CLK
CLK => registers[0][1].CLK
CLK => registers[0][2].CLK
CLK => registers[0][3].CLK
CLK => registers[0][4].CLK
CLK => registers[0][5].CLK
CLK => registers[0][6].CLK
CLK => registers[0][7].CLK
CLK => registers[0][8].CLK
CLK => registers[0][9].CLK
CLK => registers[0][10].CLK
CLK => registers[0][11].CLK
CLK => registers[0][12].CLK
CLK => registers[0][13].CLK
CLK => registers[0][14].CLK
CLK => registers[0][15].CLK
CLK => registers[0][16].CLK
CLK => registers[0][17].CLK
CLK => registers[0][18].CLK
CLK => registers[0][19].CLK
CLK => registers[0][20].CLK
CLK => registers[0][21].CLK
CLK => registers[0][22].CLK
CLK => registers[0][23].CLK
CLK => registers[0][24].CLK
CLK => registers[0][25].CLK
CLK => registers[0][26].CLK
CLK => registers[0][27].CLK
CLK => registers[0][28].CLK
CLK => registers[0][29].CLK
CLK => registers[0][30].CLK
CLK => registers[0][31].CLK
CLK => registers[1][0].CLK
CLK => registers[1][1].CLK
CLK => registers[1][2].CLK
CLK => registers[1][3].CLK
CLK => registers[1][4].CLK
CLK => registers[1][5].CLK
CLK => registers[1][6].CLK
CLK => registers[1][7].CLK
CLK => registers[1][8].CLK
CLK => registers[1][9].CLK
CLK => registers[1][10].CLK
CLK => registers[1][11].CLK
CLK => registers[1][12].CLK
CLK => registers[1][13].CLK
CLK => registers[1][14].CLK
CLK => registers[1][15].CLK
CLK => registers[1][16].CLK
CLK => registers[1][17].CLK
CLK => registers[1][18].CLK
CLK => registers[1][19].CLK
CLK => registers[1][20].CLK
CLK => registers[1][21].CLK
CLK => registers[1][22].CLK
CLK => registers[1][23].CLK
CLK => registers[1][24].CLK
CLK => registers[1][25].CLK
CLK => registers[1][26].CLK
CLK => registers[1][27].CLK
CLK => registers[1][28].CLK
CLK => registers[1][29].CLK
CLK => registers[1][30].CLK
CLK => registers[1][31].CLK
CLK => registers[2][0].CLK
CLK => registers[2][1].CLK
CLK => registers[2][2].CLK
CLK => registers[2][3].CLK
CLK => registers[2][4].CLK
CLK => registers[2][5].CLK
CLK => registers[2][6].CLK
CLK => registers[2][7].CLK
CLK => registers[2][8].CLK
CLK => registers[2][9].CLK
CLK => registers[2][10].CLK
CLK => registers[2][11].CLK
CLK => registers[2][12].CLK
CLK => registers[2][13].CLK
CLK => registers[2][14].CLK
CLK => registers[2][15].CLK
CLK => registers[2][16].CLK
CLK => registers[2][17].CLK
CLK => registers[2][18].CLK
CLK => registers[2][19].CLK
CLK => registers[2][20].CLK
CLK => registers[2][21].CLK
CLK => registers[2][22].CLK
CLK => registers[2][23].CLK
CLK => registers[2][24].CLK
CLK => registers[2][25].CLK
CLK => registers[2][26].CLK
CLK => registers[2][27].CLK
CLK => registers[2][28].CLK
CLK => registers[2][29].CLK
CLK => registers[2][30].CLK
CLK => registers[2][31].CLK
CLK => registers[3][0].CLK
CLK => registers[3][1].CLK
CLK => registers[3][2].CLK
CLK => registers[3][3].CLK
CLK => registers[3][4].CLK
CLK => registers[3][5].CLK
CLK => registers[3][6].CLK
CLK => registers[3][7].CLK
CLK => registers[3][8].CLK
CLK => registers[3][9].CLK
CLK => registers[3][10].CLK
CLK => registers[3][11].CLK
CLK => registers[3][12].CLK
CLK => registers[3][13].CLK
CLK => registers[3][14].CLK
CLK => registers[3][15].CLK
CLK => registers[3][16].CLK
CLK => registers[3][17].CLK
CLK => registers[3][18].CLK
CLK => registers[3][19].CLK
CLK => registers[3][20].CLK
CLK => registers[3][21].CLK
CLK => registers[3][22].CLK
CLK => registers[3][23].CLK
CLK => registers[3][24].CLK
CLK => registers[3][25].CLK
CLK => registers[3][26].CLK
CLK => registers[3][27].CLK
CLK => registers[3][28].CLK
CLK => registers[3][29].CLK
CLK => registers[3][30].CLK
CLK => registers[3][31].CLK
CLK => registers[4][0].CLK
CLK => registers[4][1].CLK
CLK => registers[4][2].CLK
CLK => registers[4][3].CLK
CLK => registers[4][4].CLK
CLK => registers[4][5].CLK
CLK => registers[4][6].CLK
CLK => registers[4][7].CLK
CLK => registers[4][8].CLK
CLK => registers[4][9].CLK
CLK => registers[4][10].CLK
CLK => registers[4][11].CLK
CLK => registers[4][12].CLK
CLK => registers[4][13].CLK
CLK => registers[4][14].CLK
CLK => registers[4][15].CLK
CLK => registers[4][16].CLK
CLK => registers[4][17].CLK
CLK => registers[4][18].CLK
CLK => registers[4][19].CLK
CLK => registers[4][20].CLK
CLK => registers[4][21].CLK
CLK => registers[4][22].CLK
CLK => registers[4][23].CLK
CLK => registers[4][24].CLK
CLK => registers[4][25].CLK
CLK => registers[4][26].CLK
CLK => registers[4][27].CLK
CLK => registers[4][28].CLK
CLK => registers[4][29].CLK
CLK => registers[4][30].CLK
CLK => registers[4][31].CLK
CLK => registers[5][0].CLK
CLK => registers[5][1].CLK
CLK => registers[5][2].CLK
CLK => registers[5][3].CLK
CLK => registers[5][4].CLK
CLK => registers[5][5].CLK
CLK => registers[5][6].CLK
CLK => registers[5][7].CLK
CLK => registers[5][8].CLK
CLK => registers[5][9].CLK
CLK => registers[5][10].CLK
CLK => registers[5][11].CLK
CLK => registers[5][12].CLK
CLK => registers[5][13].CLK
CLK => registers[5][14].CLK
CLK => registers[5][15].CLK
CLK => registers[5][16].CLK
CLK => registers[5][17].CLK
CLK => registers[5][18].CLK
CLK => registers[5][19].CLK
CLK => registers[5][20].CLK
CLK => registers[5][21].CLK
CLK => registers[5][22].CLK
CLK => registers[5][23].CLK
CLK => registers[5][24].CLK
CLK => registers[5][25].CLK
CLK => registers[5][26].CLK
CLK => registers[5][27].CLK
CLK => registers[5][28].CLK
CLK => registers[5][29].CLK
CLK => registers[5][30].CLK
CLK => registers[5][31].CLK
CLK => registers[6][0].CLK
CLK => registers[6][1].CLK
CLK => registers[6][2].CLK
CLK => registers[6][3].CLK
CLK => registers[6][4].CLK
CLK => registers[6][5].CLK
CLK => registers[6][6].CLK
CLK => registers[6][7].CLK
CLK => registers[6][8].CLK
CLK => registers[6][9].CLK
CLK => registers[6][10].CLK
CLK => registers[6][11].CLK
CLK => registers[6][12].CLK
CLK => registers[6][13].CLK
CLK => registers[6][14].CLK
CLK => registers[6][15].CLK
CLK => registers[6][16].CLK
CLK => registers[6][17].CLK
CLK => registers[6][18].CLK
CLK => registers[6][19].CLK
CLK => registers[6][20].CLK
CLK => registers[6][21].CLK
CLK => registers[6][22].CLK
CLK => registers[6][23].CLK
CLK => registers[6][24].CLK
CLK => registers[6][25].CLK
CLK => registers[6][26].CLK
CLK => registers[6][27].CLK
CLK => registers[6][28].CLK
CLK => registers[6][29].CLK
CLK => registers[6][30].CLK
CLK => registers[6][31].CLK
CLK => registers[7][0].CLK
CLK => registers[7][1].CLK
CLK => registers[7][2].CLK
CLK => registers[7][3].CLK
CLK => registers[7][4].CLK
CLK => registers[7][5].CLK
CLK => registers[7][6].CLK
CLK => registers[7][7].CLK
CLK => registers[7][8].CLK
CLK => registers[7][9].CLK
CLK => registers[7][10].CLK
CLK => registers[7][11].CLK
CLK => registers[7][12].CLK
CLK => registers[7][13].CLK
CLK => registers[7][14].CLK
CLK => registers[7][15].CLK
CLK => registers[7][16].CLK
CLK => registers[7][17].CLK
CLK => registers[7][18].CLK
CLK => registers[7][19].CLK
CLK => registers[7][20].CLK
CLK => registers[7][21].CLK
CLK => registers[7][22].CLK
CLK => registers[7][23].CLK
CLK => registers[7][24].CLK
CLK => registers[7][25].CLK
CLK => registers[7][26].CLK
CLK => registers[7][27].CLK
CLK => registers[7][28].CLK
CLK => registers[7][29].CLK
CLK => registers[7][30].CLK
CLK => registers[7][31].CLK
CLK => registers[8][0].CLK
CLK => registers[8][1].CLK
CLK => registers[8][2].CLK
CLK => registers[8][3].CLK
CLK => registers[8][4].CLK
CLK => registers[8][5].CLK
CLK => registers[8][6].CLK
CLK => registers[8][7].CLK
CLK => registers[8][8].CLK
CLK => registers[8][9].CLK
CLK => registers[8][10].CLK
CLK => registers[8][11].CLK
CLK => registers[8][12].CLK
CLK => registers[8][13].CLK
CLK => registers[8][14].CLK
CLK => registers[8][15].CLK
CLK => registers[8][16].CLK
CLK => registers[8][17].CLK
CLK => registers[8][18].CLK
CLK => registers[8][19].CLK
CLK => registers[8][20].CLK
CLK => registers[8][21].CLK
CLK => registers[8][22].CLK
CLK => registers[8][23].CLK
CLK => registers[8][24].CLK
CLK => registers[8][25].CLK
CLK => registers[8][26].CLK
CLK => registers[8][27].CLK
CLK => registers[8][28].CLK
CLK => registers[8][29].CLK
CLK => registers[8][30].CLK
CLK => registers[8][31].CLK
CLK => registers[9][0].CLK
CLK => registers[9][1].CLK
CLK => registers[9][2].CLK
CLK => registers[9][3].CLK
CLK => registers[9][4].CLK
CLK => registers[9][5].CLK
CLK => registers[9][6].CLK
CLK => registers[9][7].CLK
CLK => registers[9][8].CLK
CLK => registers[9][9].CLK
CLK => registers[9][10].CLK
CLK => registers[9][11].CLK
CLK => registers[9][12].CLK
CLK => registers[9][13].CLK
CLK => registers[9][14].CLK
CLK => registers[9][15].CLK
CLK => registers[9][16].CLK
CLK => registers[9][17].CLK
CLK => registers[9][18].CLK
CLK => registers[9][19].CLK
CLK => registers[9][20].CLK
CLK => registers[9][21].CLK
CLK => registers[9][22].CLK
CLK => registers[9][23].CLK
CLK => registers[9][24].CLK
CLK => registers[9][25].CLK
CLK => registers[9][26].CLK
CLK => registers[9][27].CLK
CLK => registers[9][28].CLK
CLK => registers[9][29].CLK
CLK => registers[9][30].CLK
CLK => registers[9][31].CLK
CLK => registers[10][0].CLK
CLK => registers[10][1].CLK
CLK => registers[10][2].CLK
CLK => registers[10][3].CLK
CLK => registers[10][4].CLK
CLK => registers[10][5].CLK
CLK => registers[10][6].CLK
CLK => registers[10][7].CLK
CLK => registers[10][8].CLK
CLK => registers[10][9].CLK
CLK => registers[10][10].CLK
CLK => registers[10][11].CLK
CLK => registers[10][12].CLK
CLK => registers[10][13].CLK
CLK => registers[10][14].CLK
CLK => registers[10][15].CLK
CLK => registers[10][16].CLK
CLK => registers[10][17].CLK
CLK => registers[10][18].CLK
CLK => registers[10][19].CLK
CLK => registers[10][20].CLK
CLK => registers[10][21].CLK
CLK => registers[10][22].CLK
CLK => registers[10][23].CLK
CLK => registers[10][24].CLK
CLK => registers[10][25].CLK
CLK => registers[10][26].CLK
CLK => registers[10][27].CLK
CLK => registers[10][28].CLK
CLK => registers[10][29].CLK
CLK => registers[10][30].CLK
CLK => registers[10][31].CLK
CLK => registers[11][0].CLK
CLK => registers[11][1].CLK
CLK => registers[11][2].CLK
CLK => registers[11][3].CLK
CLK => registers[11][4].CLK
CLK => registers[11][5].CLK
CLK => registers[11][6].CLK
CLK => registers[11][7].CLK
CLK => registers[11][8].CLK
CLK => registers[11][9].CLK
CLK => registers[11][10].CLK
CLK => registers[11][11].CLK
CLK => registers[11][12].CLK
CLK => registers[11][13].CLK
CLK => registers[11][14].CLK
CLK => registers[11][15].CLK
CLK => registers[11][16].CLK
CLK => registers[11][17].CLK
CLK => registers[11][18].CLK
CLK => registers[11][19].CLK
CLK => registers[11][20].CLK
CLK => registers[11][21].CLK
CLK => registers[11][22].CLK
CLK => registers[11][23].CLK
CLK => registers[11][24].CLK
CLK => registers[11][25].CLK
CLK => registers[11][26].CLK
CLK => registers[11][27].CLK
CLK => registers[11][28].CLK
CLK => registers[11][29].CLK
CLK => registers[11][30].CLK
CLK => registers[11][31].CLK
CLK => registers[12][0].CLK
CLK => registers[12][1].CLK
CLK => registers[12][2].CLK
CLK => registers[12][3].CLK
CLK => registers[12][4].CLK
CLK => registers[12][5].CLK
CLK => registers[12][6].CLK
CLK => registers[12][7].CLK
CLK => registers[12][8].CLK
CLK => registers[12][9].CLK
CLK => registers[12][10].CLK
CLK => registers[12][11].CLK
CLK => registers[12][12].CLK
CLK => registers[12][13].CLK
CLK => registers[12][14].CLK
CLK => registers[12][15].CLK
CLK => registers[12][16].CLK
CLK => registers[12][17].CLK
CLK => registers[12][18].CLK
CLK => registers[12][19].CLK
CLK => registers[12][20].CLK
CLK => registers[12][21].CLK
CLK => registers[12][22].CLK
CLK => registers[12][23].CLK
CLK => registers[12][24].CLK
CLK => registers[12][25].CLK
CLK => registers[12][26].CLK
CLK => registers[12][27].CLK
CLK => registers[12][28].CLK
CLK => registers[12][29].CLK
CLK => registers[12][30].CLK
CLK => registers[12][31].CLK
CLK => registers[13][0].CLK
CLK => registers[13][1].CLK
CLK => registers[13][2].CLK
CLK => registers[13][3].CLK
CLK => registers[13][4].CLK
CLK => registers[13][5].CLK
CLK => registers[13][6].CLK
CLK => registers[13][7].CLK
CLK => registers[13][8].CLK
CLK => registers[13][9].CLK
CLK => registers[13][10].CLK
CLK => registers[13][11].CLK
CLK => registers[13][12].CLK
CLK => registers[13][13].CLK
CLK => registers[13][14].CLK
CLK => registers[13][15].CLK
CLK => registers[13][16].CLK
CLK => registers[13][17].CLK
CLK => registers[13][18].CLK
CLK => registers[13][19].CLK
CLK => registers[13][20].CLK
CLK => registers[13][21].CLK
CLK => registers[13][22].CLK
CLK => registers[13][23].CLK
CLK => registers[13][24].CLK
CLK => registers[13][25].CLK
CLK => registers[13][26].CLK
CLK => registers[13][27].CLK
CLK => registers[13][28].CLK
CLK => registers[13][29].CLK
CLK => registers[13][30].CLK
CLK => registers[13][31].CLK
CLK => registers[14][0].CLK
CLK => registers[14][1].CLK
CLK => registers[14][2].CLK
CLK => registers[14][3].CLK
CLK => registers[14][4].CLK
CLK => registers[14][5].CLK
CLK => registers[14][6].CLK
CLK => registers[14][7].CLK
CLK => registers[14][8].CLK
CLK => registers[14][9].CLK
CLK => registers[14][10].CLK
CLK => registers[14][11].CLK
CLK => registers[14][12].CLK
CLK => registers[14][13].CLK
CLK => registers[14][14].CLK
CLK => registers[14][15].CLK
CLK => registers[14][16].CLK
CLK => registers[14][17].CLK
CLK => registers[14][18].CLK
CLK => registers[14][19].CLK
CLK => registers[14][20].CLK
CLK => registers[14][21].CLK
CLK => registers[14][22].CLK
CLK => registers[14][23].CLK
CLK => registers[14][24].CLK
CLK => registers[14][25].CLK
CLK => registers[14][26].CLK
CLK => registers[14][27].CLK
CLK => registers[14][28].CLK
CLK => registers[14][29].CLK
CLK => registers[14][30].CLK
CLK => registers[14][31].CLK
CLK => registers[15][0].CLK
CLK => registers[15][1].CLK
CLK => registers[15][2].CLK
CLK => registers[15][3].CLK
CLK => registers[15][4].CLK
CLK => registers[15][5].CLK
CLK => registers[15][6].CLK
CLK => registers[15][7].CLK
CLK => registers[15][8].CLK
CLK => registers[15][9].CLK
CLK => registers[15][10].CLK
CLK => registers[15][11].CLK
CLK => registers[15][12].CLK
CLK => registers[15][13].CLK
CLK => registers[15][14].CLK
CLK => registers[15][15].CLK
CLK => registers[15][16].CLK
CLK => registers[15][17].CLK
CLK => registers[15][18].CLK
CLK => registers[15][19].CLK
CLK => registers[15][20].CLK
CLK => registers[15][21].CLK
CLK => registers[15][22].CLK
CLK => registers[15][23].CLK
CLK => registers[15][24].CLK
CLK => registers[15][25].CLK
CLK => registers[15][26].CLK
CLK => registers[15][27].CLK
CLK => registers[15][28].CLK
CLK => registers[15][29].CLK
CLK => registers[15][30].CLK
CLK => registers[15][31].CLK
CLK => registers[16][0].CLK
CLK => registers[16][1].CLK
CLK => registers[16][2].CLK
CLK => registers[16][3].CLK
CLK => registers[16][4].CLK
CLK => registers[16][5].CLK
CLK => registers[16][6].CLK
CLK => registers[16][7].CLK
CLK => registers[16][8].CLK
CLK => registers[16][9].CLK
CLK => registers[16][10].CLK
CLK => registers[16][11].CLK
CLK => registers[16][12].CLK
CLK => registers[16][13].CLK
CLK => registers[16][14].CLK
CLK => registers[16][15].CLK
CLK => registers[16][16].CLK
CLK => registers[16][17].CLK
CLK => registers[16][18].CLK
CLK => registers[16][19].CLK
CLK => registers[16][20].CLK
CLK => registers[16][21].CLK
CLK => registers[16][22].CLK
CLK => registers[16][23].CLK
CLK => registers[16][24].CLK
CLK => registers[16][25].CLK
CLK => registers[16][26].CLK
CLK => registers[16][27].CLK
CLK => registers[16][28].CLK
CLK => registers[16][29].CLK
CLK => registers[16][30].CLK
CLK => registers[16][31].CLK
CLK => registers[17][0].CLK
CLK => registers[17][1].CLK
CLK => registers[17][2].CLK
CLK => registers[17][3].CLK
CLK => registers[17][4].CLK
CLK => registers[17][5].CLK
CLK => registers[17][6].CLK
CLK => registers[17][7].CLK
CLK => registers[17][8].CLK
CLK => registers[17][9].CLK
CLK => registers[17][10].CLK
CLK => registers[17][11].CLK
CLK => registers[17][12].CLK
CLK => registers[17][13].CLK
CLK => registers[17][14].CLK
CLK => registers[17][15].CLK
CLK => registers[17][16].CLK
CLK => registers[17][17].CLK
CLK => registers[17][18].CLK
CLK => registers[17][19].CLK
CLK => registers[17][20].CLK
CLK => registers[17][21].CLK
CLK => registers[17][22].CLK
CLK => registers[17][23].CLK
CLK => registers[17][24].CLK
CLK => registers[17][25].CLK
CLK => registers[17][26].CLK
CLK => registers[17][27].CLK
CLK => registers[17][28].CLK
CLK => registers[17][29].CLK
CLK => registers[17][30].CLK
CLK => registers[17][31].CLK
CLK => registers[18][0].CLK
CLK => registers[18][1].CLK
CLK => registers[18][2].CLK
CLK => registers[18][3].CLK
CLK => registers[18][4].CLK
CLK => registers[18][5].CLK
CLK => registers[18][6].CLK
CLK => registers[18][7].CLK
CLK => registers[18][8].CLK
CLK => registers[18][9].CLK
CLK => registers[18][10].CLK
CLK => registers[18][11].CLK
CLK => registers[18][12].CLK
CLK => registers[18][13].CLK
CLK => registers[18][14].CLK
CLK => registers[18][15].CLK
CLK => registers[18][16].CLK
CLK => registers[18][17].CLK
CLK => registers[18][18].CLK
CLK => registers[18][19].CLK
CLK => registers[18][20].CLK
CLK => registers[18][21].CLK
CLK => registers[18][22].CLK
CLK => registers[18][23].CLK
CLK => registers[18][24].CLK
CLK => registers[18][25].CLK
CLK => registers[18][26].CLK
CLK => registers[18][27].CLK
CLK => registers[18][28].CLK
CLK => registers[18][29].CLK
CLK => registers[18][30].CLK
CLK => registers[18][31].CLK
CLK => registers[19][0].CLK
CLK => registers[19][1].CLK
CLK => registers[19][2].CLK
CLK => registers[19][3].CLK
CLK => registers[19][4].CLK
CLK => registers[19][5].CLK
CLK => registers[19][6].CLK
CLK => registers[19][7].CLK
CLK => registers[19][8].CLK
CLK => registers[19][9].CLK
CLK => registers[19][10].CLK
CLK => registers[19][11].CLK
CLK => registers[19][12].CLK
CLK => registers[19][13].CLK
CLK => registers[19][14].CLK
CLK => registers[19][15].CLK
CLK => registers[19][16].CLK
CLK => registers[19][17].CLK
CLK => registers[19][18].CLK
CLK => registers[19][19].CLK
CLK => registers[19][20].CLK
CLK => registers[19][21].CLK
CLK => registers[19][22].CLK
CLK => registers[19][23].CLK
CLK => registers[19][24].CLK
CLK => registers[19][25].CLK
CLK => registers[19][26].CLK
CLK => registers[19][27].CLK
CLK => registers[19][28].CLK
CLK => registers[19][29].CLK
CLK => registers[19][30].CLK
CLK => registers[19][31].CLK
CLK => registers[20][0].CLK
CLK => registers[20][1].CLK
CLK => registers[20][2].CLK
CLK => registers[20][3].CLK
CLK => registers[20][4].CLK
CLK => registers[20][5].CLK
CLK => registers[20][6].CLK
CLK => registers[20][7].CLK
CLK => registers[20][8].CLK
CLK => registers[20][9].CLK
CLK => registers[20][10].CLK
CLK => registers[20][11].CLK
CLK => registers[20][12].CLK
CLK => registers[20][13].CLK
CLK => registers[20][14].CLK
CLK => registers[20][15].CLK
CLK => registers[20][16].CLK
CLK => registers[20][17].CLK
CLK => registers[20][18].CLK
CLK => registers[20][19].CLK
CLK => registers[20][20].CLK
CLK => registers[20][21].CLK
CLK => registers[20][22].CLK
CLK => registers[20][23].CLK
CLK => registers[20][24].CLK
CLK => registers[20][25].CLK
CLK => registers[20][26].CLK
CLK => registers[20][27].CLK
CLK => registers[20][28].CLK
CLK => registers[20][29].CLK
CLK => registers[20][30].CLK
CLK => registers[20][31].CLK
CLK => registers[21][0].CLK
CLK => registers[21][1].CLK
CLK => registers[21][2].CLK
CLK => registers[21][3].CLK
CLK => registers[21][4].CLK
CLK => registers[21][5].CLK
CLK => registers[21][6].CLK
CLK => registers[21][7].CLK
CLK => registers[21][8].CLK
CLK => registers[21][9].CLK
CLK => registers[21][10].CLK
CLK => registers[21][11].CLK
CLK => registers[21][12].CLK
CLK => registers[21][13].CLK
CLK => registers[21][14].CLK
CLK => registers[21][15].CLK
CLK => registers[21][16].CLK
CLK => registers[21][17].CLK
CLK => registers[21][18].CLK
CLK => registers[21][19].CLK
CLK => registers[21][20].CLK
CLK => registers[21][21].CLK
CLK => registers[21][22].CLK
CLK => registers[21][23].CLK
CLK => registers[21][24].CLK
CLK => registers[21][25].CLK
CLK => registers[21][26].CLK
CLK => registers[21][27].CLK
CLK => registers[21][28].CLK
CLK => registers[21][29].CLK
CLK => registers[21][30].CLK
CLK => registers[21][31].CLK
CLK => registers[22][0].CLK
CLK => registers[22][1].CLK
CLK => registers[22][2].CLK
CLK => registers[22][3].CLK
CLK => registers[22][4].CLK
CLK => registers[22][5].CLK
CLK => registers[22][6].CLK
CLK => registers[22][7].CLK
CLK => registers[22][8].CLK
CLK => registers[22][9].CLK
CLK => registers[22][10].CLK
CLK => registers[22][11].CLK
CLK => registers[22][12].CLK
CLK => registers[22][13].CLK
CLK => registers[22][14].CLK
CLK => registers[22][15].CLK
CLK => registers[22][16].CLK
CLK => registers[22][17].CLK
CLK => registers[22][18].CLK
CLK => registers[22][19].CLK
CLK => registers[22][20].CLK
CLK => registers[22][21].CLK
CLK => registers[22][22].CLK
CLK => registers[22][23].CLK
CLK => registers[22][24].CLK
CLK => registers[22][25].CLK
CLK => registers[22][26].CLK
CLK => registers[22][27].CLK
CLK => registers[22][28].CLK
CLK => registers[22][29].CLK
CLK => registers[22][30].CLK
CLK => registers[22][31].CLK
CLK => registers[23][0].CLK
CLK => registers[23][1].CLK
CLK => registers[23][2].CLK
CLK => registers[23][3].CLK
CLK => registers[23][4].CLK
CLK => registers[23][5].CLK
CLK => registers[23][6].CLK
CLK => registers[23][7].CLK
CLK => registers[23][8].CLK
CLK => registers[23][9].CLK
CLK => registers[23][10].CLK
CLK => registers[23][11].CLK
CLK => registers[23][12].CLK
CLK => registers[23][13].CLK
CLK => registers[23][14].CLK
CLK => registers[23][15].CLK
CLK => registers[23][16].CLK
CLK => registers[23][17].CLK
CLK => registers[23][18].CLK
CLK => registers[23][19].CLK
CLK => registers[23][20].CLK
CLK => registers[23][21].CLK
CLK => registers[23][22].CLK
CLK => registers[23][23].CLK
CLK => registers[23][24].CLK
CLK => registers[23][25].CLK
CLK => registers[23][26].CLK
CLK => registers[23][27].CLK
CLK => registers[23][28].CLK
CLK => registers[23][29].CLK
CLK => registers[23][30].CLK
CLK => registers[23][31].CLK
CLK => registers[24][0].CLK
CLK => registers[24][1].CLK
CLK => registers[24][2].CLK
CLK => registers[24][3].CLK
CLK => registers[24][4].CLK
CLK => registers[24][5].CLK
CLK => registers[24][6].CLK
CLK => registers[24][7].CLK
CLK => registers[24][8].CLK
CLK => registers[24][9].CLK
CLK => registers[24][10].CLK
CLK => registers[24][11].CLK
CLK => registers[24][12].CLK
CLK => registers[24][13].CLK
CLK => registers[24][14].CLK
CLK => registers[24][15].CLK
CLK => registers[24][16].CLK
CLK => registers[24][17].CLK
CLK => registers[24][18].CLK
CLK => registers[24][19].CLK
CLK => registers[24][20].CLK
CLK => registers[24][21].CLK
CLK => registers[24][22].CLK
CLK => registers[24][23].CLK
CLK => registers[24][24].CLK
CLK => registers[24][25].CLK
CLK => registers[24][26].CLK
CLK => registers[24][27].CLK
CLK => registers[24][28].CLK
CLK => registers[24][29].CLK
CLK => registers[24][30].CLK
CLK => registers[24][31].CLK
CLK => registers[25][0].CLK
CLK => registers[25][1].CLK
CLK => registers[25][2].CLK
CLK => registers[25][3].CLK
CLK => registers[25][4].CLK
CLK => registers[25][5].CLK
CLK => registers[25][6].CLK
CLK => registers[25][7].CLK
CLK => registers[25][8].CLK
CLK => registers[25][9].CLK
CLK => registers[25][10].CLK
CLK => registers[25][11].CLK
CLK => registers[25][12].CLK
CLK => registers[25][13].CLK
CLK => registers[25][14].CLK
CLK => registers[25][15].CLK
CLK => registers[25][16].CLK
CLK => registers[25][17].CLK
CLK => registers[25][18].CLK
CLK => registers[25][19].CLK
CLK => registers[25][20].CLK
CLK => registers[25][21].CLK
CLK => registers[25][22].CLK
CLK => registers[25][23].CLK
CLK => registers[25][24].CLK
CLK => registers[25][25].CLK
CLK => registers[25][26].CLK
CLK => registers[25][27].CLK
CLK => registers[25][28].CLK
CLK => registers[25][29].CLK
CLK => registers[25][30].CLK
CLK => registers[25][31].CLK
CLK => registers[26][0].CLK
CLK => registers[26][1].CLK
CLK => registers[26][2].CLK
CLK => registers[26][3].CLK
CLK => registers[26][4].CLK
CLK => registers[26][5].CLK
CLK => registers[26][6].CLK
CLK => registers[26][7].CLK
CLK => registers[26][8].CLK
CLK => registers[26][9].CLK
CLK => registers[26][10].CLK
CLK => registers[26][11].CLK
CLK => registers[26][12].CLK
CLK => registers[26][13].CLK
CLK => registers[26][14].CLK
CLK => registers[26][15].CLK
CLK => registers[26][16].CLK
CLK => registers[26][17].CLK
CLK => registers[26][18].CLK
CLK => registers[26][19].CLK
CLK => registers[26][20].CLK
CLK => registers[26][21].CLK
CLK => registers[26][22].CLK
CLK => registers[26][23].CLK
CLK => registers[26][24].CLK
CLK => registers[26][25].CLK
CLK => registers[26][26].CLK
CLK => registers[26][27].CLK
CLK => registers[26][28].CLK
CLK => registers[26][29].CLK
CLK => registers[26][30].CLK
CLK => registers[26][31].CLK
CLK => registers[27][0].CLK
CLK => registers[27][1].CLK
CLK => registers[27][2].CLK
CLK => registers[27][3].CLK
CLK => registers[27][4].CLK
CLK => registers[27][5].CLK
CLK => registers[27][6].CLK
CLK => registers[27][7].CLK
CLK => registers[27][8].CLK
CLK => registers[27][9].CLK
CLK => registers[27][10].CLK
CLK => registers[27][11].CLK
CLK => registers[27][12].CLK
CLK => registers[27][13].CLK
CLK => registers[27][14].CLK
CLK => registers[27][15].CLK
CLK => registers[27][16].CLK
CLK => registers[27][17].CLK
CLK => registers[27][18].CLK
CLK => registers[27][19].CLK
CLK => registers[27][20].CLK
CLK => registers[27][21].CLK
CLK => registers[27][22].CLK
CLK => registers[27][23].CLK
CLK => registers[27][24].CLK
CLK => registers[27][25].CLK
CLK => registers[27][26].CLK
CLK => registers[27][27].CLK
CLK => registers[27][28].CLK
CLK => registers[27][29].CLK
CLK => registers[27][30].CLK
CLK => registers[27][31].CLK
CLK => registers[28][0].CLK
CLK => registers[28][1].CLK
CLK => registers[28][2].CLK
CLK => registers[28][3].CLK
CLK => registers[28][4].CLK
CLK => registers[28][5].CLK
CLK => registers[28][6].CLK
CLK => registers[28][7].CLK
CLK => registers[28][8].CLK
CLK => registers[28][9].CLK
CLK => registers[28][10].CLK
CLK => registers[28][11].CLK
CLK => registers[28][12].CLK
CLK => registers[28][13].CLK
CLK => registers[28][14].CLK
CLK => registers[28][15].CLK
CLK => registers[28][16].CLK
CLK => registers[28][17].CLK
CLK => registers[28][18].CLK
CLK => registers[28][19].CLK
CLK => registers[28][20].CLK
CLK => registers[28][21].CLK
CLK => registers[28][22].CLK
CLK => registers[28][23].CLK
CLK => registers[28][24].CLK
CLK => registers[28][25].CLK
CLK => registers[28][26].CLK
CLK => registers[28][27].CLK
CLK => registers[28][28].CLK
CLK => registers[28][29].CLK
CLK => registers[28][30].CLK
CLK => registers[28][31].CLK
CLK => registers[29][0].CLK
CLK => registers[29][1].CLK
CLK => registers[29][2].CLK
CLK => registers[29][3].CLK
CLK => registers[29][4].CLK
CLK => registers[29][5].CLK
CLK => registers[29][6].CLK
CLK => registers[29][7].CLK
CLK => registers[29][8].CLK
CLK => registers[29][9].CLK
CLK => registers[29][10].CLK
CLK => registers[29][11].CLK
CLK => registers[29][12].CLK
CLK => registers[29][13].CLK
CLK => registers[29][14].CLK
CLK => registers[29][15].CLK
CLK => registers[29][16].CLK
CLK => registers[29][17].CLK
CLK => registers[29][18].CLK
CLK => registers[29][19].CLK
CLK => registers[29][20].CLK
CLK => registers[29][21].CLK
CLK => registers[29][22].CLK
CLK => registers[29][23].CLK
CLK => registers[29][24].CLK
CLK => registers[29][25].CLK
CLK => registers[29][26].CLK
CLK => registers[29][27].CLK
CLK => registers[29][28].CLK
CLK => registers[29][29].CLK
CLK => registers[29][30].CLK
CLK => registers[29][31].CLK
CLK => registers[30][0].CLK
CLK => registers[30][1].CLK
CLK => registers[30][2].CLK
CLK => registers[30][3].CLK
CLK => registers[30][4].CLK
CLK => registers[30][5].CLK
CLK => registers[30][6].CLK
CLK => registers[30][7].CLK
CLK => registers[30][8].CLK
CLK => registers[30][9].CLK
CLK => registers[30][10].CLK
CLK => registers[30][11].CLK
CLK => registers[30][12].CLK
CLK => registers[30][13].CLK
CLK => registers[30][14].CLK
CLK => registers[30][15].CLK
CLK => registers[30][16].CLK
CLK => registers[30][17].CLK
CLK => registers[30][18].CLK
CLK => registers[30][19].CLK
CLK => registers[30][20].CLK
CLK => registers[30][21].CLK
CLK => registers[30][22].CLK
CLK => registers[30][23].CLK
CLK => registers[30][24].CLK
CLK => registers[30][25].CLK
CLK => registers[30][26].CLK
CLK => registers[30][27].CLK
CLK => registers[30][28].CLK
CLK => registers[30][29].CLK
CLK => registers[30][30].CLK
CLK => registers[30][31].CLK
CLK => registers[31][0].CLK
CLK => registers[31][1].CLK
CLK => registers[31][2].CLK
CLK => registers[31][3].CLK
CLK => registers[31][4].CLK
CLK => registers[31][5].CLK
CLK => registers[31][6].CLK
CLK => registers[31][7].CLK
CLK => registers[31][8].CLK
CLK => registers[31][9].CLK
CLK => registers[31][10].CLK
CLK => registers[31][11].CLK
CLK => registers[31][12].CLK
CLK => registers[31][13].CLK
CLK => registers[31][14].CLK
CLK => registers[31][15].CLK
CLK => registers[31][16].CLK
CLK => registers[31][17].CLK
CLK => registers[31][18].CLK
CLK => registers[31][19].CLK
CLK => registers[31][20].CLK
CLK => registers[31][21].CLK
CLK => registers[31][22].CLK
CLK => registers[31][23].CLK
CLK => registers[31][24].CLK
CLK => registers[31][25].CLK
CLK => registers[31][26].CLK
CLK => registers[31][27].CLK
CLK => registers[31][28].CLK
CLK => registers[31][29].CLK
CLK => registers[31][30].CLK
CLK => registers[31][31].CLK
RST_N => registers[0][0].ACLR
RST_N => registers[0][1].ACLR
RST_N => registers[0][2].ACLR
RST_N => registers[0][3].ACLR
RST_N => registers[0][4].ACLR
RST_N => registers[0][5].ACLR
RST_N => registers[0][6].ACLR
RST_N => registers[0][7].ACLR
RST_N => registers[0][8].ACLR
RST_N => registers[0][9].ACLR
RST_N => registers[0][10].ACLR
RST_N => registers[0][11].ACLR
RST_N => registers[0][12].ACLR
RST_N => registers[0][13].ACLR
RST_N => registers[0][14].ACLR
RST_N => registers[0][15].ACLR
RST_N => registers[0][16].ACLR
RST_N => registers[0][17].ACLR
RST_N => registers[0][18].ACLR
RST_N => registers[0][19].ACLR
RST_N => registers[0][20].ACLR
RST_N => registers[0][21].ACLR
RST_N => registers[0][22].ACLR
RST_N => registers[0][23].ACLR
RST_N => registers[0][24].ACLR
RST_N => registers[0][25].ACLR
RST_N => registers[0][26].ACLR
RST_N => registers[0][27].ACLR
RST_N => registers[0][28].ACLR
RST_N => registers[0][29].ACLR
RST_N => registers[0][30].ACLR
RST_N => registers[0][31].ACLR
RST_N => registers[1][0].ACLR
RST_N => registers[1][1].ACLR
RST_N => registers[1][2].ACLR
RST_N => registers[1][3].ACLR
RST_N => registers[1][4].ACLR
RST_N => registers[1][5].ACLR
RST_N => registers[1][6].ACLR
RST_N => registers[1][7].ACLR
RST_N => registers[1][8].ACLR
RST_N => registers[1][9].ACLR
RST_N => registers[1][10].ACLR
RST_N => registers[1][11].ACLR
RST_N => registers[1][12].ACLR
RST_N => registers[1][13].ACLR
RST_N => registers[1][14].ACLR
RST_N => registers[1][15].ACLR
RST_N => registers[1][16].ACLR
RST_N => registers[1][17].ACLR
RST_N => registers[1][18].ACLR
RST_N => registers[1][19].ACLR
RST_N => registers[1][20].ACLR
RST_N => registers[1][21].ACLR
RST_N => registers[1][22].ACLR
RST_N => registers[1][23].ACLR
RST_N => registers[1][24].ACLR
RST_N => registers[1][25].ACLR
RST_N => registers[1][26].ACLR
RST_N => registers[1][27].ACLR
RST_N => registers[1][28].ACLR
RST_N => registers[1][29].ACLR
RST_N => registers[1][30].ACLR
RST_N => registers[1][31].ACLR
RST_N => registers[2][0].ACLR
RST_N => registers[2][1].ACLR
RST_N => registers[2][2].ACLR
RST_N => registers[2][3].ACLR
RST_N => registers[2][4].ACLR
RST_N => registers[2][5].ACLR
RST_N => registers[2][6].ACLR
RST_N => registers[2][7].ACLR
RST_N => registers[2][8].ACLR
RST_N => registers[2][9].ACLR
RST_N => registers[2][10].ACLR
RST_N => registers[2][11].ACLR
RST_N => registers[2][12].ACLR
RST_N => registers[2][13].ACLR
RST_N => registers[2][14].ACLR
RST_N => registers[2][15].ACLR
RST_N => registers[2][16].ACLR
RST_N => registers[2][17].ACLR
RST_N => registers[2][18].ACLR
RST_N => registers[2][19].ACLR
RST_N => registers[2][20].ACLR
RST_N => registers[2][21].ACLR
RST_N => registers[2][22].ACLR
RST_N => registers[2][23].ACLR
RST_N => registers[2][24].ACLR
RST_N => registers[2][25].ACLR
RST_N => registers[2][26].ACLR
RST_N => registers[2][27].ACLR
RST_N => registers[2][28].ACLR
RST_N => registers[2][29].ACLR
RST_N => registers[2][30].ACLR
RST_N => registers[2][31].ACLR
RST_N => registers[3][0].ACLR
RST_N => registers[3][1].ACLR
RST_N => registers[3][2].ACLR
RST_N => registers[3][3].ACLR
RST_N => registers[3][4].ACLR
RST_N => registers[3][5].ACLR
RST_N => registers[3][6].ACLR
RST_N => registers[3][7].ACLR
RST_N => registers[3][8].ACLR
RST_N => registers[3][9].ACLR
RST_N => registers[3][10].ACLR
RST_N => registers[3][11].ACLR
RST_N => registers[3][12].ACLR
RST_N => registers[3][13].ACLR
RST_N => registers[3][14].ACLR
RST_N => registers[3][15].ACLR
RST_N => registers[3][16].ACLR
RST_N => registers[3][17].ACLR
RST_N => registers[3][18].ACLR
RST_N => registers[3][19].ACLR
RST_N => registers[3][20].ACLR
RST_N => registers[3][21].ACLR
RST_N => registers[3][22].ACLR
RST_N => registers[3][23].ACLR
RST_N => registers[3][24].ACLR
RST_N => registers[3][25].ACLR
RST_N => registers[3][26].ACLR
RST_N => registers[3][27].ACLR
RST_N => registers[3][28].ACLR
RST_N => registers[3][29].ACLR
RST_N => registers[3][30].ACLR
RST_N => registers[3][31].ACLR
RST_N => registers[4][0].ACLR
RST_N => registers[4][1].ACLR
RST_N => registers[4][2].ACLR
RST_N => registers[4][3].ACLR
RST_N => registers[4][4].ACLR
RST_N => registers[4][5].ACLR
RST_N => registers[4][6].ACLR
RST_N => registers[4][7].ACLR
RST_N => registers[4][8].ACLR
RST_N => registers[4][9].ACLR
RST_N => registers[4][10].ACLR
RST_N => registers[4][11].ACLR
RST_N => registers[4][12].ACLR
RST_N => registers[4][13].ACLR
RST_N => registers[4][14].ACLR
RST_N => registers[4][15].ACLR
RST_N => registers[4][16].ACLR
RST_N => registers[4][17].ACLR
RST_N => registers[4][18].ACLR
RST_N => registers[4][19].ACLR
RST_N => registers[4][20].ACLR
RST_N => registers[4][21].ACLR
RST_N => registers[4][22].ACLR
RST_N => registers[4][23].ACLR
RST_N => registers[4][24].ACLR
RST_N => registers[4][25].ACLR
RST_N => registers[4][26].ACLR
RST_N => registers[4][27].ACLR
RST_N => registers[4][28].ACLR
RST_N => registers[4][29].ACLR
RST_N => registers[4][30].ACLR
RST_N => registers[4][31].ACLR
RST_N => registers[5][0].ACLR
RST_N => registers[5][1].ACLR
RST_N => registers[5][2].ACLR
RST_N => registers[5][3].ACLR
RST_N => registers[5][4].ACLR
RST_N => registers[5][5].ACLR
RST_N => registers[5][6].ACLR
RST_N => registers[5][7].ACLR
RST_N => registers[5][8].ACLR
RST_N => registers[5][9].ACLR
RST_N => registers[5][10].ACLR
RST_N => registers[5][11].ACLR
RST_N => registers[5][12].ACLR
RST_N => registers[5][13].ACLR
RST_N => registers[5][14].ACLR
RST_N => registers[5][15].ACLR
RST_N => registers[5][16].ACLR
RST_N => registers[5][17].ACLR
RST_N => registers[5][18].ACLR
RST_N => registers[5][19].ACLR
RST_N => registers[5][20].ACLR
RST_N => registers[5][21].ACLR
RST_N => registers[5][22].ACLR
RST_N => registers[5][23].ACLR
RST_N => registers[5][24].ACLR
RST_N => registers[5][25].ACLR
RST_N => registers[5][26].ACLR
RST_N => registers[5][27].ACLR
RST_N => registers[5][28].ACLR
RST_N => registers[5][29].ACLR
RST_N => registers[5][30].ACLR
RST_N => registers[5][31].ACLR
RST_N => registers[6][0].ACLR
RST_N => registers[6][1].ACLR
RST_N => registers[6][2].ACLR
RST_N => registers[6][3].ACLR
RST_N => registers[6][4].ACLR
RST_N => registers[6][5].ACLR
RST_N => registers[6][6].ACLR
RST_N => registers[6][7].ACLR
RST_N => registers[6][8].ACLR
RST_N => registers[6][9].ACLR
RST_N => registers[6][10].ACLR
RST_N => registers[6][11].ACLR
RST_N => registers[6][12].ACLR
RST_N => registers[6][13].ACLR
RST_N => registers[6][14].ACLR
RST_N => registers[6][15].ACLR
RST_N => registers[6][16].ACLR
RST_N => registers[6][17].ACLR
RST_N => registers[6][18].ACLR
RST_N => registers[6][19].ACLR
RST_N => registers[6][20].ACLR
RST_N => registers[6][21].ACLR
RST_N => registers[6][22].ACLR
RST_N => registers[6][23].ACLR
RST_N => registers[6][24].ACLR
RST_N => registers[6][25].ACLR
RST_N => registers[6][26].ACLR
RST_N => registers[6][27].ACLR
RST_N => registers[6][28].ACLR
RST_N => registers[6][29].ACLR
RST_N => registers[6][30].ACLR
RST_N => registers[6][31].ACLR
RST_N => registers[7][0].ACLR
RST_N => registers[7][1].ACLR
RST_N => registers[7][2].ACLR
RST_N => registers[7][3].ACLR
RST_N => registers[7][4].ACLR
RST_N => registers[7][5].ACLR
RST_N => registers[7][6].ACLR
RST_N => registers[7][7].ACLR
RST_N => registers[7][8].ACLR
RST_N => registers[7][9].ACLR
RST_N => registers[7][10].ACLR
RST_N => registers[7][11].ACLR
RST_N => registers[7][12].ACLR
RST_N => registers[7][13].ACLR
RST_N => registers[7][14].ACLR
RST_N => registers[7][15].ACLR
RST_N => registers[7][16].ACLR
RST_N => registers[7][17].ACLR
RST_N => registers[7][18].ACLR
RST_N => registers[7][19].ACLR
RST_N => registers[7][20].ACLR
RST_N => registers[7][21].ACLR
RST_N => registers[7][22].ACLR
RST_N => registers[7][23].ACLR
RST_N => registers[7][24].ACLR
RST_N => registers[7][25].ACLR
RST_N => registers[7][26].ACLR
RST_N => registers[7][27].ACLR
RST_N => registers[7][28].ACLR
RST_N => registers[7][29].ACLR
RST_N => registers[7][30].ACLR
RST_N => registers[7][31].ACLR
RST_N => registers[8][0].ACLR
RST_N => registers[8][1].ACLR
RST_N => registers[8][2].ACLR
RST_N => registers[8][3].ACLR
RST_N => registers[8][4].ACLR
RST_N => registers[8][5].ACLR
RST_N => registers[8][6].ACLR
RST_N => registers[8][7].ACLR
RST_N => registers[8][8].ACLR
RST_N => registers[8][9].ACLR
RST_N => registers[8][10].ACLR
RST_N => registers[8][11].ACLR
RST_N => registers[8][12].ACLR
RST_N => registers[8][13].ACLR
RST_N => registers[8][14].ACLR
RST_N => registers[8][15].ACLR
RST_N => registers[8][16].ACLR
RST_N => registers[8][17].ACLR
RST_N => registers[8][18].ACLR
RST_N => registers[8][19].ACLR
RST_N => registers[8][20].ACLR
RST_N => registers[8][21].ACLR
RST_N => registers[8][22].ACLR
RST_N => registers[8][23].ACLR
RST_N => registers[8][24].ACLR
RST_N => registers[8][25].ACLR
RST_N => registers[8][26].ACLR
RST_N => registers[8][27].ACLR
RST_N => registers[8][28].ACLR
RST_N => registers[8][29].ACLR
RST_N => registers[8][30].ACLR
RST_N => registers[8][31].ACLR
RST_N => registers[9][0].ACLR
RST_N => registers[9][1].ACLR
RST_N => registers[9][2].ACLR
RST_N => registers[9][3].ACLR
RST_N => registers[9][4].ACLR
RST_N => registers[9][5].ACLR
RST_N => registers[9][6].ACLR
RST_N => registers[9][7].ACLR
RST_N => registers[9][8].ACLR
RST_N => registers[9][9].ACLR
RST_N => registers[9][10].ACLR
RST_N => registers[9][11].ACLR
RST_N => registers[9][12].ACLR
RST_N => registers[9][13].ACLR
RST_N => registers[9][14].ACLR
RST_N => registers[9][15].ACLR
RST_N => registers[9][16].ACLR
RST_N => registers[9][17].ACLR
RST_N => registers[9][18].ACLR
RST_N => registers[9][19].ACLR
RST_N => registers[9][20].ACLR
RST_N => registers[9][21].ACLR
RST_N => registers[9][22].ACLR
RST_N => registers[9][23].ACLR
RST_N => registers[9][24].ACLR
RST_N => registers[9][25].ACLR
RST_N => registers[9][26].ACLR
RST_N => registers[9][27].ACLR
RST_N => registers[9][28].ACLR
RST_N => registers[9][29].ACLR
RST_N => registers[9][30].ACLR
RST_N => registers[9][31].ACLR
RST_N => registers[10][0].ACLR
RST_N => registers[10][1].ACLR
RST_N => registers[10][2].ACLR
RST_N => registers[10][3].ACLR
RST_N => registers[10][4].ACLR
RST_N => registers[10][5].ACLR
RST_N => registers[10][6].ACLR
RST_N => registers[10][7].ACLR
RST_N => registers[10][8].ACLR
RST_N => registers[10][9].ACLR
RST_N => registers[10][10].ACLR
RST_N => registers[10][11].ACLR
RST_N => registers[10][12].ACLR
RST_N => registers[10][13].ACLR
RST_N => registers[10][14].ACLR
RST_N => registers[10][15].ACLR
RST_N => registers[10][16].ACLR
RST_N => registers[10][17].ACLR
RST_N => registers[10][18].ACLR
RST_N => registers[10][19].ACLR
RST_N => registers[10][20].ACLR
RST_N => registers[10][21].ACLR
RST_N => registers[10][22].ACLR
RST_N => registers[10][23].ACLR
RST_N => registers[10][24].ACLR
RST_N => registers[10][25].ACLR
RST_N => registers[10][26].ACLR
RST_N => registers[10][27].ACLR
RST_N => registers[10][28].ACLR
RST_N => registers[10][29].ACLR
RST_N => registers[10][30].ACLR
RST_N => registers[10][31].ACLR
RST_N => registers[11][0].ACLR
RST_N => registers[11][1].ACLR
RST_N => registers[11][2].ACLR
RST_N => registers[11][3].ACLR
RST_N => registers[11][4].ACLR
RST_N => registers[11][5].ACLR
RST_N => registers[11][6].ACLR
RST_N => registers[11][7].ACLR
RST_N => registers[11][8].ACLR
RST_N => registers[11][9].ACLR
RST_N => registers[11][10].ACLR
RST_N => registers[11][11].ACLR
RST_N => registers[11][12].ACLR
RST_N => registers[11][13].ACLR
RST_N => registers[11][14].ACLR
RST_N => registers[11][15].ACLR
RST_N => registers[11][16].ACLR
RST_N => registers[11][17].ACLR
RST_N => registers[11][18].ACLR
RST_N => registers[11][19].ACLR
RST_N => registers[11][20].ACLR
RST_N => registers[11][21].ACLR
RST_N => registers[11][22].ACLR
RST_N => registers[11][23].ACLR
RST_N => registers[11][24].ACLR
RST_N => registers[11][25].ACLR
RST_N => registers[11][26].ACLR
RST_N => registers[11][27].ACLR
RST_N => registers[11][28].ACLR
RST_N => registers[11][29].ACLR
RST_N => registers[11][30].ACLR
RST_N => registers[11][31].ACLR
RST_N => registers[12][0].ACLR
RST_N => registers[12][1].ACLR
RST_N => registers[12][2].ACLR
RST_N => registers[12][3].ACLR
RST_N => registers[12][4].ACLR
RST_N => registers[12][5].ACLR
RST_N => registers[12][6].ACLR
RST_N => registers[12][7].ACLR
RST_N => registers[12][8].ACLR
RST_N => registers[12][9].ACLR
RST_N => registers[12][10].ACLR
RST_N => registers[12][11].ACLR
RST_N => registers[12][12].ACLR
RST_N => registers[12][13].ACLR
RST_N => registers[12][14].ACLR
RST_N => registers[12][15].ACLR
RST_N => registers[12][16].ACLR
RST_N => registers[12][17].ACLR
RST_N => registers[12][18].ACLR
RST_N => registers[12][19].ACLR
RST_N => registers[12][20].ACLR
RST_N => registers[12][21].ACLR
RST_N => registers[12][22].ACLR
RST_N => registers[12][23].ACLR
RST_N => registers[12][24].ACLR
RST_N => registers[12][25].ACLR
RST_N => registers[12][26].ACLR
RST_N => registers[12][27].ACLR
RST_N => registers[12][28].ACLR
RST_N => registers[12][29].ACLR
RST_N => registers[12][30].ACLR
RST_N => registers[12][31].ACLR
RST_N => registers[13][0].ACLR
RST_N => registers[13][1].ACLR
RST_N => registers[13][2].ACLR
RST_N => registers[13][3].ACLR
RST_N => registers[13][4].ACLR
RST_N => registers[13][5].ACLR
RST_N => registers[13][6].ACLR
RST_N => registers[13][7].ACLR
RST_N => registers[13][8].ACLR
RST_N => registers[13][9].ACLR
RST_N => registers[13][10].ACLR
RST_N => registers[13][11].ACLR
RST_N => registers[13][12].ACLR
RST_N => registers[13][13].ACLR
RST_N => registers[13][14].ACLR
RST_N => registers[13][15].ACLR
RST_N => registers[13][16].ACLR
RST_N => registers[13][17].ACLR
RST_N => registers[13][18].ACLR
RST_N => registers[13][19].ACLR
RST_N => registers[13][20].ACLR
RST_N => registers[13][21].ACLR
RST_N => registers[13][22].ACLR
RST_N => registers[13][23].ACLR
RST_N => registers[13][24].ACLR
RST_N => registers[13][25].ACLR
RST_N => registers[13][26].ACLR
RST_N => registers[13][27].ACLR
RST_N => registers[13][28].ACLR
RST_N => registers[13][29].ACLR
RST_N => registers[13][30].ACLR
RST_N => registers[13][31].ACLR
RST_N => registers[14][0].ACLR
RST_N => registers[14][1].ACLR
RST_N => registers[14][2].ACLR
RST_N => registers[14][3].ACLR
RST_N => registers[14][4].ACLR
RST_N => registers[14][5].ACLR
RST_N => registers[14][6].ACLR
RST_N => registers[14][7].ACLR
RST_N => registers[14][8].ACLR
RST_N => registers[14][9].ACLR
RST_N => registers[14][10].ACLR
RST_N => registers[14][11].ACLR
RST_N => registers[14][12].ACLR
RST_N => registers[14][13].ACLR
RST_N => registers[14][14].ACLR
RST_N => registers[14][15].ACLR
RST_N => registers[14][16].ACLR
RST_N => registers[14][17].ACLR
RST_N => registers[14][18].ACLR
RST_N => registers[14][19].ACLR
RST_N => registers[14][20].ACLR
RST_N => registers[14][21].ACLR
RST_N => registers[14][22].ACLR
RST_N => registers[14][23].ACLR
RST_N => registers[14][24].ACLR
RST_N => registers[14][25].ACLR
RST_N => registers[14][26].ACLR
RST_N => registers[14][27].ACLR
RST_N => registers[14][28].ACLR
RST_N => registers[14][29].ACLR
RST_N => registers[14][30].ACLR
RST_N => registers[14][31].ACLR
RST_N => registers[15][0].ACLR
RST_N => registers[15][1].ACLR
RST_N => registers[15][2].ACLR
RST_N => registers[15][3].ACLR
RST_N => registers[15][4].ACLR
RST_N => registers[15][5].ACLR
RST_N => registers[15][6].ACLR
RST_N => registers[15][7].ACLR
RST_N => registers[15][8].ACLR
RST_N => registers[15][9].ACLR
RST_N => registers[15][10].ACLR
RST_N => registers[15][11].ACLR
RST_N => registers[15][12].ACLR
RST_N => registers[15][13].ACLR
RST_N => registers[15][14].ACLR
RST_N => registers[15][15].ACLR
RST_N => registers[15][16].ACLR
RST_N => registers[15][17].ACLR
RST_N => registers[15][18].ACLR
RST_N => registers[15][19].ACLR
RST_N => registers[15][20].ACLR
RST_N => registers[15][21].ACLR
RST_N => registers[15][22].ACLR
RST_N => registers[15][23].ACLR
RST_N => registers[15][24].ACLR
RST_N => registers[15][25].ACLR
RST_N => registers[15][26].ACLR
RST_N => registers[15][27].ACLR
RST_N => registers[15][28].ACLR
RST_N => registers[15][29].ACLR
RST_N => registers[15][30].ACLR
RST_N => registers[15][31].ACLR
RST_N => registers[16][0].ACLR
RST_N => registers[16][1].ACLR
RST_N => registers[16][2].ACLR
RST_N => registers[16][3].ACLR
RST_N => registers[16][4].ACLR
RST_N => registers[16][5].ACLR
RST_N => registers[16][6].ACLR
RST_N => registers[16][7].ACLR
RST_N => registers[16][8].ACLR
RST_N => registers[16][9].ACLR
RST_N => registers[16][10].ACLR
RST_N => registers[16][11].ACLR
RST_N => registers[16][12].ACLR
RST_N => registers[16][13].ACLR
RST_N => registers[16][14].ACLR
RST_N => registers[16][15].ACLR
RST_N => registers[16][16].ACLR
RST_N => registers[16][17].ACLR
RST_N => registers[16][18].ACLR
RST_N => registers[16][19].ACLR
RST_N => registers[16][20].ACLR
RST_N => registers[16][21].ACLR
RST_N => registers[16][22].ACLR
RST_N => registers[16][23].ACLR
RST_N => registers[16][24].ACLR
RST_N => registers[16][25].ACLR
RST_N => registers[16][26].ACLR
RST_N => registers[16][27].ACLR
RST_N => registers[16][28].ACLR
RST_N => registers[16][29].ACLR
RST_N => registers[16][30].ACLR
RST_N => registers[16][31].ACLR
RST_N => registers[17][0].ACLR
RST_N => registers[17][1].ACLR
RST_N => registers[17][2].ACLR
RST_N => registers[17][3].ACLR
RST_N => registers[17][4].ACLR
RST_N => registers[17][5].ACLR
RST_N => registers[17][6].ACLR
RST_N => registers[17][7].ACLR
RST_N => registers[17][8].ACLR
RST_N => registers[17][9].ACLR
RST_N => registers[17][10].ACLR
RST_N => registers[17][11].ACLR
RST_N => registers[17][12].ACLR
RST_N => registers[17][13].ACLR
RST_N => registers[17][14].ACLR
RST_N => registers[17][15].ACLR
RST_N => registers[17][16].ACLR
RST_N => registers[17][17].ACLR
RST_N => registers[17][18].ACLR
RST_N => registers[17][19].ACLR
RST_N => registers[17][20].ACLR
RST_N => registers[17][21].ACLR
RST_N => registers[17][22].ACLR
RST_N => registers[17][23].ACLR
RST_N => registers[17][24].ACLR
RST_N => registers[17][25].ACLR
RST_N => registers[17][26].ACLR
RST_N => registers[17][27].ACLR
RST_N => registers[17][28].ACLR
RST_N => registers[17][29].ACLR
RST_N => registers[17][30].ACLR
RST_N => registers[17][31].ACLR
RST_N => registers[18][0].ACLR
RST_N => registers[18][1].ACLR
RST_N => registers[18][2].ACLR
RST_N => registers[18][3].ACLR
RST_N => registers[18][4].ACLR
RST_N => registers[18][5].ACLR
RST_N => registers[18][6].ACLR
RST_N => registers[18][7].ACLR
RST_N => registers[18][8].ACLR
RST_N => registers[18][9].ACLR
RST_N => registers[18][10].ACLR
RST_N => registers[18][11].ACLR
RST_N => registers[18][12].ACLR
RST_N => registers[18][13].ACLR
RST_N => registers[18][14].ACLR
RST_N => registers[18][15].ACLR
RST_N => registers[18][16].ACLR
RST_N => registers[18][17].ACLR
RST_N => registers[18][18].ACLR
RST_N => registers[18][19].ACLR
RST_N => registers[18][20].ACLR
RST_N => registers[18][21].ACLR
RST_N => registers[18][22].ACLR
RST_N => registers[18][23].ACLR
RST_N => registers[18][24].ACLR
RST_N => registers[18][25].ACLR
RST_N => registers[18][26].ACLR
RST_N => registers[18][27].ACLR
RST_N => registers[18][28].ACLR
RST_N => registers[18][29].ACLR
RST_N => registers[18][30].ACLR
RST_N => registers[18][31].ACLR
RST_N => registers[19][0].ACLR
RST_N => registers[19][1].ACLR
RST_N => registers[19][2].ACLR
RST_N => registers[19][3].ACLR
RST_N => registers[19][4].ACLR
RST_N => registers[19][5].ACLR
RST_N => registers[19][6].ACLR
RST_N => registers[19][7].ACLR
RST_N => registers[19][8].ACLR
RST_N => registers[19][9].ACLR
RST_N => registers[19][10].ACLR
RST_N => registers[19][11].ACLR
RST_N => registers[19][12].ACLR
RST_N => registers[19][13].ACLR
RST_N => registers[19][14].ACLR
RST_N => registers[19][15].ACLR
RST_N => registers[19][16].ACLR
RST_N => registers[19][17].ACLR
RST_N => registers[19][18].ACLR
RST_N => registers[19][19].ACLR
RST_N => registers[19][20].ACLR
RST_N => registers[19][21].ACLR
RST_N => registers[19][22].ACLR
RST_N => registers[19][23].ACLR
RST_N => registers[19][24].ACLR
RST_N => registers[19][25].ACLR
RST_N => registers[19][26].ACLR
RST_N => registers[19][27].ACLR
RST_N => registers[19][28].ACLR
RST_N => registers[19][29].ACLR
RST_N => registers[19][30].ACLR
RST_N => registers[19][31].ACLR
RST_N => registers[20][0].ACLR
RST_N => registers[20][1].ACLR
RST_N => registers[20][2].ACLR
RST_N => registers[20][3].ACLR
RST_N => registers[20][4].ACLR
RST_N => registers[20][5].ACLR
RST_N => registers[20][6].ACLR
RST_N => registers[20][7].ACLR
RST_N => registers[20][8].ACLR
RST_N => registers[20][9].ACLR
RST_N => registers[20][10].ACLR
RST_N => registers[20][11].ACLR
RST_N => registers[20][12].ACLR
RST_N => registers[20][13].ACLR
RST_N => registers[20][14].ACLR
RST_N => registers[20][15].ACLR
RST_N => registers[20][16].ACLR
RST_N => registers[20][17].ACLR
RST_N => registers[20][18].ACLR
RST_N => registers[20][19].ACLR
RST_N => registers[20][20].ACLR
RST_N => registers[20][21].ACLR
RST_N => registers[20][22].ACLR
RST_N => registers[20][23].ACLR
RST_N => registers[20][24].ACLR
RST_N => registers[20][25].ACLR
RST_N => registers[20][26].ACLR
RST_N => registers[20][27].ACLR
RST_N => registers[20][28].ACLR
RST_N => registers[20][29].ACLR
RST_N => registers[20][30].ACLR
RST_N => registers[20][31].ACLR
RST_N => registers[21][0].ACLR
RST_N => registers[21][1].ACLR
RST_N => registers[21][2].ACLR
RST_N => registers[21][3].ACLR
RST_N => registers[21][4].ACLR
RST_N => registers[21][5].ACLR
RST_N => registers[21][6].ACLR
RST_N => registers[21][7].ACLR
RST_N => registers[21][8].ACLR
RST_N => registers[21][9].ACLR
RST_N => registers[21][10].ACLR
RST_N => registers[21][11].ACLR
RST_N => registers[21][12].ACLR
RST_N => registers[21][13].ACLR
RST_N => registers[21][14].ACLR
RST_N => registers[21][15].ACLR
RST_N => registers[21][16].ACLR
RST_N => registers[21][17].ACLR
RST_N => registers[21][18].ACLR
RST_N => registers[21][19].ACLR
RST_N => registers[21][20].ACLR
RST_N => registers[21][21].ACLR
RST_N => registers[21][22].ACLR
RST_N => registers[21][23].ACLR
RST_N => registers[21][24].ACLR
RST_N => registers[21][25].ACLR
RST_N => registers[21][26].ACLR
RST_N => registers[21][27].ACLR
RST_N => registers[21][28].ACLR
RST_N => registers[21][29].ACLR
RST_N => registers[21][30].ACLR
RST_N => registers[21][31].ACLR
RST_N => registers[22][0].ACLR
RST_N => registers[22][1].ACLR
RST_N => registers[22][2].ACLR
RST_N => registers[22][3].ACLR
RST_N => registers[22][4].ACLR
RST_N => registers[22][5].ACLR
RST_N => registers[22][6].ACLR
RST_N => registers[22][7].ACLR
RST_N => registers[22][8].ACLR
RST_N => registers[22][9].ACLR
RST_N => registers[22][10].ACLR
RST_N => registers[22][11].ACLR
RST_N => registers[22][12].ACLR
RST_N => registers[22][13].ACLR
RST_N => registers[22][14].ACLR
RST_N => registers[22][15].ACLR
RST_N => registers[22][16].ACLR
RST_N => registers[22][17].ACLR
RST_N => registers[22][18].ACLR
RST_N => registers[22][19].ACLR
RST_N => registers[22][20].ACLR
RST_N => registers[22][21].ACLR
RST_N => registers[22][22].ACLR
RST_N => registers[22][23].ACLR
RST_N => registers[22][24].ACLR
RST_N => registers[22][25].ACLR
RST_N => registers[22][26].ACLR
RST_N => registers[22][27].ACLR
RST_N => registers[22][28].ACLR
RST_N => registers[22][29].ACLR
RST_N => registers[22][30].ACLR
RST_N => registers[22][31].ACLR
RST_N => registers[23][0].ACLR
RST_N => registers[23][1].ACLR
RST_N => registers[23][2].ACLR
RST_N => registers[23][3].ACLR
RST_N => registers[23][4].ACLR
RST_N => registers[23][5].ACLR
RST_N => registers[23][6].ACLR
RST_N => registers[23][7].ACLR
RST_N => registers[23][8].ACLR
RST_N => registers[23][9].ACLR
RST_N => registers[23][10].ACLR
RST_N => registers[23][11].ACLR
RST_N => registers[23][12].ACLR
RST_N => registers[23][13].ACLR
RST_N => registers[23][14].ACLR
RST_N => registers[23][15].ACLR
RST_N => registers[23][16].ACLR
RST_N => registers[23][17].ACLR
RST_N => registers[23][18].ACLR
RST_N => registers[23][19].ACLR
RST_N => registers[23][20].ACLR
RST_N => registers[23][21].ACLR
RST_N => registers[23][22].ACLR
RST_N => registers[23][23].ACLR
RST_N => registers[23][24].ACLR
RST_N => registers[23][25].ACLR
RST_N => registers[23][26].ACLR
RST_N => registers[23][27].ACLR
RST_N => registers[23][28].ACLR
RST_N => registers[23][29].ACLR
RST_N => registers[23][30].ACLR
RST_N => registers[23][31].ACLR
RST_N => registers[24][0].ACLR
RST_N => registers[24][1].ACLR
RST_N => registers[24][2].ACLR
RST_N => registers[24][3].ACLR
RST_N => registers[24][4].ACLR
RST_N => registers[24][5].ACLR
RST_N => registers[24][6].ACLR
RST_N => registers[24][7].ACLR
RST_N => registers[24][8].ACLR
RST_N => registers[24][9].ACLR
RST_N => registers[24][10].ACLR
RST_N => registers[24][11].ACLR
RST_N => registers[24][12].ACLR
RST_N => registers[24][13].ACLR
RST_N => registers[24][14].ACLR
RST_N => registers[24][15].ACLR
RST_N => registers[24][16].ACLR
RST_N => registers[24][17].ACLR
RST_N => registers[24][18].ACLR
RST_N => registers[24][19].ACLR
RST_N => registers[24][20].ACLR
RST_N => registers[24][21].ACLR
RST_N => registers[24][22].ACLR
RST_N => registers[24][23].ACLR
RST_N => registers[24][24].ACLR
RST_N => registers[24][25].ACLR
RST_N => registers[24][26].ACLR
RST_N => registers[24][27].ACLR
RST_N => registers[24][28].ACLR
RST_N => registers[24][29].ACLR
RST_N => registers[24][30].ACLR
RST_N => registers[24][31].ACLR
RST_N => registers[25][0].ACLR
RST_N => registers[25][1].ACLR
RST_N => registers[25][2].ACLR
RST_N => registers[25][3].ACLR
RST_N => registers[25][4].ACLR
RST_N => registers[25][5].ACLR
RST_N => registers[25][6].ACLR
RST_N => registers[25][7].ACLR
RST_N => registers[25][8].ACLR
RST_N => registers[25][9].ACLR
RST_N => registers[25][10].ACLR
RST_N => registers[25][11].ACLR
RST_N => registers[25][12].ACLR
RST_N => registers[25][13].ACLR
RST_N => registers[25][14].ACLR
RST_N => registers[25][15].ACLR
RST_N => registers[25][16].ACLR
RST_N => registers[25][17].ACLR
RST_N => registers[25][18].ACLR
RST_N => registers[25][19].ACLR
RST_N => registers[25][20].ACLR
RST_N => registers[25][21].ACLR
RST_N => registers[25][22].ACLR
RST_N => registers[25][23].ACLR
RST_N => registers[25][24].ACLR
RST_N => registers[25][25].ACLR
RST_N => registers[25][26].ACLR
RST_N => registers[25][27].ACLR
RST_N => registers[25][28].ACLR
RST_N => registers[25][29].ACLR
RST_N => registers[25][30].ACLR
RST_N => registers[25][31].ACLR
RST_N => registers[26][0].ACLR
RST_N => registers[26][1].ACLR
RST_N => registers[26][2].ACLR
RST_N => registers[26][3].ACLR
RST_N => registers[26][4].ACLR
RST_N => registers[26][5].ACLR
RST_N => registers[26][6].ACLR
RST_N => registers[26][7].ACLR
RST_N => registers[26][8].ACLR
RST_N => registers[26][9].ACLR
RST_N => registers[26][10].ACLR
RST_N => registers[26][11].ACLR
RST_N => registers[26][12].ACLR
RST_N => registers[26][13].ACLR
RST_N => registers[26][14].ACLR
RST_N => registers[26][15].ACLR
RST_N => registers[26][16].ACLR
RST_N => registers[26][17].ACLR
RST_N => registers[26][18].ACLR
RST_N => registers[26][19].ACLR
RST_N => registers[26][20].ACLR
RST_N => registers[26][21].ACLR
RST_N => registers[26][22].ACLR
RST_N => registers[26][23].ACLR
RST_N => registers[26][24].ACLR
RST_N => registers[26][25].ACLR
RST_N => registers[26][26].ACLR
RST_N => registers[26][27].ACLR
RST_N => registers[26][28].ACLR
RST_N => registers[26][29].ACLR
RST_N => registers[26][30].ACLR
RST_N => registers[26][31].ACLR
RST_N => registers[27][0].ACLR
RST_N => registers[27][1].ACLR
RST_N => registers[27][2].ACLR
RST_N => registers[27][3].ACLR
RST_N => registers[27][4].ACLR
RST_N => registers[27][5].ACLR
RST_N => registers[27][6].ACLR
RST_N => registers[27][7].ACLR
RST_N => registers[27][8].ACLR
RST_N => registers[27][9].ACLR
RST_N => registers[27][10].ACLR
RST_N => registers[27][11].ACLR
RST_N => registers[27][12].ACLR
RST_N => registers[27][13].ACLR
RST_N => registers[27][14].ACLR
RST_N => registers[27][15].ACLR
RST_N => registers[27][16].ACLR
RST_N => registers[27][17].ACLR
RST_N => registers[27][18].ACLR
RST_N => registers[27][19].ACLR
RST_N => registers[27][20].ACLR
RST_N => registers[27][21].ACLR
RST_N => registers[27][22].ACLR
RST_N => registers[27][23].ACLR
RST_N => registers[27][24].ACLR
RST_N => registers[27][25].ACLR
RST_N => registers[27][26].ACLR
RST_N => registers[27][27].ACLR
RST_N => registers[27][28].ACLR
RST_N => registers[27][29].ACLR
RST_N => registers[27][30].ACLR
RST_N => registers[27][31].ACLR
RST_N => registers[28][0].ACLR
RST_N => registers[28][1].ACLR
RST_N => registers[28][2].ACLR
RST_N => registers[28][3].ACLR
RST_N => registers[28][4].ACLR
RST_N => registers[28][5].ACLR
RST_N => registers[28][6].ACLR
RST_N => registers[28][7].ACLR
RST_N => registers[28][8].ACLR
RST_N => registers[28][9].ACLR
RST_N => registers[28][10].ACLR
RST_N => registers[28][11].ACLR
RST_N => registers[28][12].ACLR
RST_N => registers[28][13].ACLR
RST_N => registers[28][14].ACLR
RST_N => registers[28][15].ACLR
RST_N => registers[28][16].ACLR
RST_N => registers[28][17].ACLR
RST_N => registers[28][18].ACLR
RST_N => registers[28][19].ACLR
RST_N => registers[28][20].ACLR
RST_N => registers[28][21].ACLR
RST_N => registers[28][22].ACLR
RST_N => registers[28][23].ACLR
RST_N => registers[28][24].ACLR
RST_N => registers[28][25].ACLR
RST_N => registers[28][26].ACLR
RST_N => registers[28][27].ACLR
RST_N => registers[28][28].ACLR
RST_N => registers[28][29].ACLR
RST_N => registers[28][30].ACLR
RST_N => registers[28][31].ACLR
RST_N => registers[29][0].ACLR
RST_N => registers[29][1].ACLR
RST_N => registers[29][2].ACLR
RST_N => registers[29][3].ACLR
RST_N => registers[29][4].ACLR
RST_N => registers[29][5].ACLR
RST_N => registers[29][6].ACLR
RST_N => registers[29][7].ACLR
RST_N => registers[29][8].ACLR
RST_N => registers[29][9].ACLR
RST_N => registers[29][10].ACLR
RST_N => registers[29][11].ACLR
RST_N => registers[29][12].ACLR
RST_N => registers[29][13].ACLR
RST_N => registers[29][14].ACLR
RST_N => registers[29][15].ACLR
RST_N => registers[29][16].ACLR
RST_N => registers[29][17].ACLR
RST_N => registers[29][18].ACLR
RST_N => registers[29][19].ACLR
RST_N => registers[29][20].ACLR
RST_N => registers[29][21].ACLR
RST_N => registers[29][22].ACLR
RST_N => registers[29][23].ACLR
RST_N => registers[29][24].ACLR
RST_N => registers[29][25].ACLR
RST_N => registers[29][26].ACLR
RST_N => registers[29][27].ACLR
RST_N => registers[29][28].ACLR
RST_N => registers[29][29].ACLR
RST_N => registers[29][30].ACLR
RST_N => registers[29][31].ACLR
RST_N => registers[30][0].ACLR
RST_N => registers[30][1].ACLR
RST_N => registers[30][2].ACLR
RST_N => registers[30][3].ACLR
RST_N => registers[30][4].ACLR
RST_N => registers[30][5].ACLR
RST_N => registers[30][6].ACLR
RST_N => registers[30][7].ACLR
RST_N => registers[30][8].ACLR
RST_N => registers[30][9].ACLR
RST_N => registers[30][10].ACLR
RST_N => registers[30][11].ACLR
RST_N => registers[30][12].ACLR
RST_N => registers[30][13].ACLR
RST_N => registers[30][14].ACLR
RST_N => registers[30][15].ACLR
RST_N => registers[30][16].ACLR
RST_N => registers[30][17].ACLR
RST_N => registers[30][18].ACLR
RST_N => registers[30][19].ACLR
RST_N => registers[30][20].ACLR
RST_N => registers[30][21].ACLR
RST_N => registers[30][22].ACLR
RST_N => registers[30][23].ACLR
RST_N => registers[30][24].ACLR
RST_N => registers[30][25].ACLR
RST_N => registers[30][26].ACLR
RST_N => registers[30][27].ACLR
RST_N => registers[30][28].ACLR
RST_N => registers[30][29].ACLR
RST_N => registers[30][30].ACLR
RST_N => registers[30][31].ACLR
RST_N => registers[31][0].ACLR
RST_N => registers[31][1].ACLR
RST_N => registers[31][2].ACLR
RST_N => registers[31][3].ACLR
RST_N => registers[31][4].ACLR
RST_N => registers[31][5].ACLR
RST_N => registers[31][6].ACLR
RST_N => registers[31][7].ACLR
RST_N => registers[31][8].ACLR
RST_N => registers[31][9].ACLR
RST_N => registers[31][10].ACLR
RST_N => registers[31][11].ACLR
RST_N => registers[31][12].ACLR
RST_N => registers[31][13].ACLR
RST_N => registers[31][14].ACLR
RST_N => registers[31][15].ACLR
RST_N => registers[31][16].ACLR
RST_N => registers[31][17].ACLR
RST_N => registers[31][18].ACLR
RST_N => registers[31][19].ACLR
RST_N => registers[31][20].ACLR
RST_N => registers[31][21].ACLR
RST_N => registers[31][22].ACLR
RST_N => registers[31][23].ACLR
RST_N => registers[31][24].ACLR
RST_N => registers[31][25].ACLR
RST_N => registers[31][26].ACLR
RST_N => registers[31][27].ACLR
RST_N => registers[31][28].ACLR
RST_N => registers[31][29].ACLR
RST_N => registers[31][30].ACLR
RST_N => registers[31][31].ACLR
RegWrite => always0.IN1
read_reg1[0] => Mux0.IN4
read_reg1[0] => Mux1.IN4
read_reg1[0] => Mux2.IN4
read_reg1[0] => Mux3.IN4
read_reg1[0] => Mux4.IN4
read_reg1[0] => Mux5.IN4
read_reg1[0] => Mux6.IN4
read_reg1[0] => Mux7.IN4
read_reg1[0] => Mux8.IN4
read_reg1[0] => Mux9.IN4
read_reg1[0] => Mux10.IN4
read_reg1[0] => Mux11.IN4
read_reg1[0] => Mux12.IN4
read_reg1[0] => Mux13.IN4
read_reg1[0] => Mux14.IN4
read_reg1[0] => Mux15.IN4
read_reg1[0] => Mux16.IN4
read_reg1[0] => Mux17.IN4
read_reg1[0] => Mux18.IN4
read_reg1[0] => Mux19.IN4
read_reg1[0] => Mux20.IN4
read_reg1[0] => Mux21.IN4
read_reg1[0] => Mux22.IN4
read_reg1[0] => Mux23.IN4
read_reg1[0] => Mux24.IN4
read_reg1[0] => Mux25.IN4
read_reg1[0] => Mux26.IN4
read_reg1[0] => Mux27.IN4
read_reg1[0] => Mux28.IN4
read_reg1[0] => Mux29.IN4
read_reg1[0] => Mux30.IN4
read_reg1[0] => Mux31.IN4
read_reg1[1] => Mux0.IN3
read_reg1[1] => Mux1.IN3
read_reg1[1] => Mux2.IN3
read_reg1[1] => Mux3.IN3
read_reg1[1] => Mux4.IN3
read_reg1[1] => Mux5.IN3
read_reg1[1] => Mux6.IN3
read_reg1[1] => Mux7.IN3
read_reg1[1] => Mux8.IN3
read_reg1[1] => Mux9.IN3
read_reg1[1] => Mux10.IN3
read_reg1[1] => Mux11.IN3
read_reg1[1] => Mux12.IN3
read_reg1[1] => Mux13.IN3
read_reg1[1] => Mux14.IN3
read_reg1[1] => Mux15.IN3
read_reg1[1] => Mux16.IN3
read_reg1[1] => Mux17.IN3
read_reg1[1] => Mux18.IN3
read_reg1[1] => Mux19.IN3
read_reg1[1] => Mux20.IN3
read_reg1[1] => Mux21.IN3
read_reg1[1] => Mux22.IN3
read_reg1[1] => Mux23.IN3
read_reg1[1] => Mux24.IN3
read_reg1[1] => Mux25.IN3
read_reg1[1] => Mux26.IN3
read_reg1[1] => Mux27.IN3
read_reg1[1] => Mux28.IN3
read_reg1[1] => Mux29.IN3
read_reg1[1] => Mux30.IN3
read_reg1[1] => Mux31.IN3
read_reg1[2] => Mux0.IN2
read_reg1[2] => Mux1.IN2
read_reg1[2] => Mux2.IN2
read_reg1[2] => Mux3.IN2
read_reg1[2] => Mux4.IN2
read_reg1[2] => Mux5.IN2
read_reg1[2] => Mux6.IN2
read_reg1[2] => Mux7.IN2
read_reg1[2] => Mux8.IN2
read_reg1[2] => Mux9.IN2
read_reg1[2] => Mux10.IN2
read_reg1[2] => Mux11.IN2
read_reg1[2] => Mux12.IN2
read_reg1[2] => Mux13.IN2
read_reg1[2] => Mux14.IN2
read_reg1[2] => Mux15.IN2
read_reg1[2] => Mux16.IN2
read_reg1[2] => Mux17.IN2
read_reg1[2] => Mux18.IN2
read_reg1[2] => Mux19.IN2
read_reg1[2] => Mux20.IN2
read_reg1[2] => Mux21.IN2
read_reg1[2] => Mux22.IN2
read_reg1[2] => Mux23.IN2
read_reg1[2] => Mux24.IN2
read_reg1[2] => Mux25.IN2
read_reg1[2] => Mux26.IN2
read_reg1[2] => Mux27.IN2
read_reg1[2] => Mux28.IN2
read_reg1[2] => Mux29.IN2
read_reg1[2] => Mux30.IN2
read_reg1[2] => Mux31.IN2
read_reg1[3] => Mux0.IN1
read_reg1[3] => Mux1.IN1
read_reg1[3] => Mux2.IN1
read_reg1[3] => Mux3.IN1
read_reg1[3] => Mux4.IN1
read_reg1[3] => Mux5.IN1
read_reg1[3] => Mux6.IN1
read_reg1[3] => Mux7.IN1
read_reg1[3] => Mux8.IN1
read_reg1[3] => Mux9.IN1
read_reg1[3] => Mux10.IN1
read_reg1[3] => Mux11.IN1
read_reg1[3] => Mux12.IN1
read_reg1[3] => Mux13.IN1
read_reg1[3] => Mux14.IN1
read_reg1[3] => Mux15.IN1
read_reg1[3] => Mux16.IN1
read_reg1[3] => Mux17.IN1
read_reg1[3] => Mux18.IN1
read_reg1[3] => Mux19.IN1
read_reg1[3] => Mux20.IN1
read_reg1[3] => Mux21.IN1
read_reg1[3] => Mux22.IN1
read_reg1[3] => Mux23.IN1
read_reg1[3] => Mux24.IN1
read_reg1[3] => Mux25.IN1
read_reg1[3] => Mux26.IN1
read_reg1[3] => Mux27.IN1
read_reg1[3] => Mux28.IN1
read_reg1[3] => Mux29.IN1
read_reg1[3] => Mux30.IN1
read_reg1[3] => Mux31.IN1
read_reg1[4] => Mux0.IN0
read_reg1[4] => Mux1.IN0
read_reg1[4] => Mux2.IN0
read_reg1[4] => Mux3.IN0
read_reg1[4] => Mux4.IN0
read_reg1[4] => Mux5.IN0
read_reg1[4] => Mux6.IN0
read_reg1[4] => Mux7.IN0
read_reg1[4] => Mux8.IN0
read_reg1[4] => Mux9.IN0
read_reg1[4] => Mux10.IN0
read_reg1[4] => Mux11.IN0
read_reg1[4] => Mux12.IN0
read_reg1[4] => Mux13.IN0
read_reg1[4] => Mux14.IN0
read_reg1[4] => Mux15.IN0
read_reg1[4] => Mux16.IN0
read_reg1[4] => Mux17.IN0
read_reg1[4] => Mux18.IN0
read_reg1[4] => Mux19.IN0
read_reg1[4] => Mux20.IN0
read_reg1[4] => Mux21.IN0
read_reg1[4] => Mux22.IN0
read_reg1[4] => Mux23.IN0
read_reg1[4] => Mux24.IN0
read_reg1[4] => Mux25.IN0
read_reg1[4] => Mux26.IN0
read_reg1[4] => Mux27.IN0
read_reg1[4] => Mux28.IN0
read_reg1[4] => Mux29.IN0
read_reg1[4] => Mux30.IN0
read_reg1[4] => Mux31.IN0
read_reg2[0] => Mux32.IN4
read_reg2[0] => Mux33.IN4
read_reg2[0] => Mux34.IN4
read_reg2[0] => Mux35.IN4
read_reg2[0] => Mux36.IN4
read_reg2[0] => Mux37.IN4
read_reg2[0] => Mux38.IN4
read_reg2[0] => Mux39.IN4
read_reg2[0] => Mux40.IN4
read_reg2[0] => Mux41.IN4
read_reg2[0] => Mux42.IN4
read_reg2[0] => Mux43.IN4
read_reg2[0] => Mux44.IN4
read_reg2[0] => Mux45.IN4
read_reg2[0] => Mux46.IN4
read_reg2[0] => Mux47.IN4
read_reg2[0] => Mux48.IN4
read_reg2[0] => Mux49.IN4
read_reg2[0] => Mux50.IN4
read_reg2[0] => Mux51.IN4
read_reg2[0] => Mux52.IN4
read_reg2[0] => Mux53.IN4
read_reg2[0] => Mux54.IN4
read_reg2[0] => Mux55.IN4
read_reg2[0] => Mux56.IN4
read_reg2[0] => Mux57.IN4
read_reg2[0] => Mux58.IN4
read_reg2[0] => Mux59.IN4
read_reg2[0] => Mux60.IN4
read_reg2[0] => Mux61.IN4
read_reg2[0] => Mux62.IN4
read_reg2[0] => Mux63.IN4
read_reg2[1] => Mux32.IN3
read_reg2[1] => Mux33.IN3
read_reg2[1] => Mux34.IN3
read_reg2[1] => Mux35.IN3
read_reg2[1] => Mux36.IN3
read_reg2[1] => Mux37.IN3
read_reg2[1] => Mux38.IN3
read_reg2[1] => Mux39.IN3
read_reg2[1] => Mux40.IN3
read_reg2[1] => Mux41.IN3
read_reg2[1] => Mux42.IN3
read_reg2[1] => Mux43.IN3
read_reg2[1] => Mux44.IN3
read_reg2[1] => Mux45.IN3
read_reg2[1] => Mux46.IN3
read_reg2[1] => Mux47.IN3
read_reg2[1] => Mux48.IN3
read_reg2[1] => Mux49.IN3
read_reg2[1] => Mux50.IN3
read_reg2[1] => Mux51.IN3
read_reg2[1] => Mux52.IN3
read_reg2[1] => Mux53.IN3
read_reg2[1] => Mux54.IN3
read_reg2[1] => Mux55.IN3
read_reg2[1] => Mux56.IN3
read_reg2[1] => Mux57.IN3
read_reg2[1] => Mux58.IN3
read_reg2[1] => Mux59.IN3
read_reg2[1] => Mux60.IN3
read_reg2[1] => Mux61.IN3
read_reg2[1] => Mux62.IN3
read_reg2[1] => Mux63.IN3
read_reg2[2] => Mux32.IN2
read_reg2[2] => Mux33.IN2
read_reg2[2] => Mux34.IN2
read_reg2[2] => Mux35.IN2
read_reg2[2] => Mux36.IN2
read_reg2[2] => Mux37.IN2
read_reg2[2] => Mux38.IN2
read_reg2[2] => Mux39.IN2
read_reg2[2] => Mux40.IN2
read_reg2[2] => Mux41.IN2
read_reg2[2] => Mux42.IN2
read_reg2[2] => Mux43.IN2
read_reg2[2] => Mux44.IN2
read_reg2[2] => Mux45.IN2
read_reg2[2] => Mux46.IN2
read_reg2[2] => Mux47.IN2
read_reg2[2] => Mux48.IN2
read_reg2[2] => Mux49.IN2
read_reg2[2] => Mux50.IN2
read_reg2[2] => Mux51.IN2
read_reg2[2] => Mux52.IN2
read_reg2[2] => Mux53.IN2
read_reg2[2] => Mux54.IN2
read_reg2[2] => Mux55.IN2
read_reg2[2] => Mux56.IN2
read_reg2[2] => Mux57.IN2
read_reg2[2] => Mux58.IN2
read_reg2[2] => Mux59.IN2
read_reg2[2] => Mux60.IN2
read_reg2[2] => Mux61.IN2
read_reg2[2] => Mux62.IN2
read_reg2[2] => Mux63.IN2
read_reg2[3] => Mux32.IN1
read_reg2[3] => Mux33.IN1
read_reg2[3] => Mux34.IN1
read_reg2[3] => Mux35.IN1
read_reg2[3] => Mux36.IN1
read_reg2[3] => Mux37.IN1
read_reg2[3] => Mux38.IN1
read_reg2[3] => Mux39.IN1
read_reg2[3] => Mux40.IN1
read_reg2[3] => Mux41.IN1
read_reg2[3] => Mux42.IN1
read_reg2[3] => Mux43.IN1
read_reg2[3] => Mux44.IN1
read_reg2[3] => Mux45.IN1
read_reg2[3] => Mux46.IN1
read_reg2[3] => Mux47.IN1
read_reg2[3] => Mux48.IN1
read_reg2[3] => Mux49.IN1
read_reg2[3] => Mux50.IN1
read_reg2[3] => Mux51.IN1
read_reg2[3] => Mux52.IN1
read_reg2[3] => Mux53.IN1
read_reg2[3] => Mux54.IN1
read_reg2[3] => Mux55.IN1
read_reg2[3] => Mux56.IN1
read_reg2[3] => Mux57.IN1
read_reg2[3] => Mux58.IN1
read_reg2[3] => Mux59.IN1
read_reg2[3] => Mux60.IN1
read_reg2[3] => Mux61.IN1
read_reg2[3] => Mux62.IN1
read_reg2[3] => Mux63.IN1
read_reg2[4] => Mux32.IN0
read_reg2[4] => Mux33.IN0
read_reg2[4] => Mux34.IN0
read_reg2[4] => Mux35.IN0
read_reg2[4] => Mux36.IN0
read_reg2[4] => Mux37.IN0
read_reg2[4] => Mux38.IN0
read_reg2[4] => Mux39.IN0
read_reg2[4] => Mux40.IN0
read_reg2[4] => Mux41.IN0
read_reg2[4] => Mux42.IN0
read_reg2[4] => Mux43.IN0
read_reg2[4] => Mux44.IN0
read_reg2[4] => Mux45.IN0
read_reg2[4] => Mux46.IN0
read_reg2[4] => Mux47.IN0
read_reg2[4] => Mux48.IN0
read_reg2[4] => Mux49.IN0
read_reg2[4] => Mux50.IN0
read_reg2[4] => Mux51.IN0
read_reg2[4] => Mux52.IN0
read_reg2[4] => Mux53.IN0
read_reg2[4] => Mux54.IN0
read_reg2[4] => Mux55.IN0
read_reg2[4] => Mux56.IN0
read_reg2[4] => Mux57.IN0
read_reg2[4] => Mux58.IN0
read_reg2[4] => Mux59.IN0
read_reg2[4] => Mux60.IN0
read_reg2[4] => Mux61.IN0
read_reg2[4] => Mux62.IN0
read_reg2[4] => Mux63.IN0
write_reg[0] => Decoder0.IN4
write_reg[0] => Equal0.IN31
write_reg[1] => Decoder0.IN3
write_reg[1] => Equal0.IN30
write_reg[2] => Decoder0.IN2
write_reg[2] => Equal0.IN29
write_reg[3] => Decoder0.IN1
write_reg[3] => Equal0.IN28
write_reg[4] => Decoder0.IN0
write_reg[4] => Equal0.IN27
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
read_data1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|RISC4|CORE:CORE|ALU:ALU
operando_a[0] => Add0.IN64
operando_a[0] => alu_result.IN0
operando_a[0] => alu_result.IN0
operando_a[0] => alu_result.IN0
operando_a[0] => ShiftLeft0.IN32
operando_a[0] => ShiftRight0.IN32
operando_a[0] => ShiftRight1.IN32
operando_a[0] => LessThan0.IN32
operando_a[0] => LessThan1.IN32
operando_a[0] => Add1.IN32
operando_a[1] => Add0.IN63
operando_a[1] => alu_result.IN0
operando_a[1] => alu_result.IN0
operando_a[1] => alu_result.IN0
operando_a[1] => ShiftLeft0.IN31
operando_a[1] => ShiftRight0.IN31
operando_a[1] => ShiftRight1.IN31
operando_a[1] => LessThan0.IN31
operando_a[1] => LessThan1.IN31
operando_a[1] => Add1.IN31
operando_a[2] => Add0.IN62
operando_a[2] => alu_result.IN0
operando_a[2] => alu_result.IN0
operando_a[2] => alu_result.IN0
operando_a[2] => ShiftLeft0.IN30
operando_a[2] => ShiftRight0.IN30
operando_a[2] => ShiftRight1.IN30
operando_a[2] => LessThan0.IN30
operando_a[2] => LessThan1.IN30
operando_a[2] => Add1.IN30
operando_a[3] => Add0.IN61
operando_a[3] => alu_result.IN0
operando_a[3] => alu_result.IN0
operando_a[3] => alu_result.IN0
operando_a[3] => ShiftLeft0.IN29
operando_a[3] => ShiftRight0.IN29
operando_a[3] => ShiftRight1.IN29
operando_a[3] => LessThan0.IN29
operando_a[3] => LessThan1.IN29
operando_a[3] => Add1.IN29
operando_a[4] => Add0.IN60
operando_a[4] => alu_result.IN0
operando_a[4] => alu_result.IN0
operando_a[4] => alu_result.IN0
operando_a[4] => ShiftLeft0.IN28
operando_a[4] => ShiftRight0.IN28
operando_a[4] => ShiftRight1.IN28
operando_a[4] => LessThan0.IN28
operando_a[4] => LessThan1.IN28
operando_a[4] => Add1.IN28
operando_a[5] => Add0.IN59
operando_a[5] => alu_result.IN0
operando_a[5] => alu_result.IN0
operando_a[5] => alu_result.IN0
operando_a[5] => ShiftLeft0.IN27
operando_a[5] => ShiftRight0.IN27
operando_a[5] => ShiftRight1.IN27
operando_a[5] => LessThan0.IN27
operando_a[5] => LessThan1.IN27
operando_a[5] => Add1.IN27
operando_a[6] => Add0.IN58
operando_a[6] => alu_result.IN0
operando_a[6] => alu_result.IN0
operando_a[6] => alu_result.IN0
operando_a[6] => ShiftLeft0.IN26
operando_a[6] => ShiftRight0.IN26
operando_a[6] => ShiftRight1.IN26
operando_a[6] => LessThan0.IN26
operando_a[6] => LessThan1.IN26
operando_a[6] => Add1.IN26
operando_a[7] => Add0.IN57
operando_a[7] => alu_result.IN0
operando_a[7] => alu_result.IN0
operando_a[7] => alu_result.IN0
operando_a[7] => ShiftLeft0.IN25
operando_a[7] => ShiftRight0.IN25
operando_a[7] => ShiftRight1.IN25
operando_a[7] => LessThan0.IN25
operando_a[7] => LessThan1.IN25
operando_a[7] => Add1.IN25
operando_a[8] => Add0.IN56
operando_a[8] => alu_result.IN0
operando_a[8] => alu_result.IN0
operando_a[8] => alu_result.IN0
operando_a[8] => ShiftLeft0.IN24
operando_a[8] => ShiftRight0.IN24
operando_a[8] => ShiftRight1.IN24
operando_a[8] => LessThan0.IN24
operando_a[8] => LessThan1.IN24
operando_a[8] => Add1.IN24
operando_a[9] => Add0.IN55
operando_a[9] => alu_result.IN0
operando_a[9] => alu_result.IN0
operando_a[9] => alu_result.IN0
operando_a[9] => ShiftLeft0.IN23
operando_a[9] => ShiftRight0.IN23
operando_a[9] => ShiftRight1.IN23
operando_a[9] => LessThan0.IN23
operando_a[9] => LessThan1.IN23
operando_a[9] => Add1.IN23
operando_a[10] => Add0.IN54
operando_a[10] => alu_result.IN0
operando_a[10] => alu_result.IN0
operando_a[10] => alu_result.IN0
operando_a[10] => ShiftLeft0.IN22
operando_a[10] => ShiftRight0.IN22
operando_a[10] => ShiftRight1.IN22
operando_a[10] => LessThan0.IN22
operando_a[10] => LessThan1.IN22
operando_a[10] => Add1.IN22
operando_a[11] => Add0.IN53
operando_a[11] => alu_result.IN0
operando_a[11] => alu_result.IN0
operando_a[11] => alu_result.IN0
operando_a[11] => ShiftLeft0.IN21
operando_a[11] => ShiftRight0.IN21
operando_a[11] => ShiftRight1.IN21
operando_a[11] => LessThan0.IN21
operando_a[11] => LessThan1.IN21
operando_a[11] => Add1.IN21
operando_a[12] => Add0.IN52
operando_a[12] => alu_result.IN0
operando_a[12] => alu_result.IN0
operando_a[12] => alu_result.IN0
operando_a[12] => ShiftLeft0.IN20
operando_a[12] => ShiftRight0.IN20
operando_a[12] => ShiftRight1.IN20
operando_a[12] => LessThan0.IN20
operando_a[12] => LessThan1.IN20
operando_a[12] => Add1.IN20
operando_a[13] => Add0.IN51
operando_a[13] => alu_result.IN0
operando_a[13] => alu_result.IN0
operando_a[13] => alu_result.IN0
operando_a[13] => ShiftLeft0.IN19
operando_a[13] => ShiftRight0.IN19
operando_a[13] => ShiftRight1.IN19
operando_a[13] => LessThan0.IN19
operando_a[13] => LessThan1.IN19
operando_a[13] => Add1.IN19
operando_a[14] => Add0.IN50
operando_a[14] => alu_result.IN0
operando_a[14] => alu_result.IN0
operando_a[14] => alu_result.IN0
operando_a[14] => ShiftLeft0.IN18
operando_a[14] => ShiftRight0.IN18
operando_a[14] => ShiftRight1.IN18
operando_a[14] => LessThan0.IN18
operando_a[14] => LessThan1.IN18
operando_a[14] => Add1.IN18
operando_a[15] => Add0.IN49
operando_a[15] => alu_result.IN0
operando_a[15] => alu_result.IN0
operando_a[15] => alu_result.IN0
operando_a[15] => ShiftLeft0.IN17
operando_a[15] => ShiftRight0.IN17
operando_a[15] => ShiftRight1.IN17
operando_a[15] => LessThan0.IN17
operando_a[15] => LessThan1.IN17
operando_a[15] => Add1.IN17
operando_a[16] => Add0.IN48
operando_a[16] => alu_result.IN0
operando_a[16] => alu_result.IN0
operando_a[16] => alu_result.IN0
operando_a[16] => ShiftLeft0.IN16
operando_a[16] => ShiftRight0.IN16
operando_a[16] => ShiftRight1.IN16
operando_a[16] => LessThan0.IN16
operando_a[16] => LessThan1.IN16
operando_a[16] => Add1.IN16
operando_a[17] => Add0.IN47
operando_a[17] => alu_result.IN0
operando_a[17] => alu_result.IN0
operando_a[17] => alu_result.IN0
operando_a[17] => ShiftLeft0.IN15
operando_a[17] => ShiftRight0.IN15
operando_a[17] => ShiftRight1.IN15
operando_a[17] => LessThan0.IN15
operando_a[17] => LessThan1.IN15
operando_a[17] => Add1.IN15
operando_a[18] => Add0.IN46
operando_a[18] => alu_result.IN0
operando_a[18] => alu_result.IN0
operando_a[18] => alu_result.IN0
operando_a[18] => ShiftLeft0.IN14
operando_a[18] => ShiftRight0.IN14
operando_a[18] => ShiftRight1.IN14
operando_a[18] => LessThan0.IN14
operando_a[18] => LessThan1.IN14
operando_a[18] => Add1.IN14
operando_a[19] => Add0.IN45
operando_a[19] => alu_result.IN0
operando_a[19] => alu_result.IN0
operando_a[19] => alu_result.IN0
operando_a[19] => ShiftLeft0.IN13
operando_a[19] => ShiftRight0.IN13
operando_a[19] => ShiftRight1.IN13
operando_a[19] => LessThan0.IN13
operando_a[19] => LessThan1.IN13
operando_a[19] => Add1.IN13
operando_a[20] => Add0.IN44
operando_a[20] => alu_result.IN0
operando_a[20] => alu_result.IN0
operando_a[20] => alu_result.IN0
operando_a[20] => ShiftLeft0.IN12
operando_a[20] => ShiftRight0.IN12
operando_a[20] => ShiftRight1.IN12
operando_a[20] => LessThan0.IN12
operando_a[20] => LessThan1.IN12
operando_a[20] => Add1.IN12
operando_a[21] => Add0.IN43
operando_a[21] => alu_result.IN0
operando_a[21] => alu_result.IN0
operando_a[21] => alu_result.IN0
operando_a[21] => ShiftLeft0.IN11
operando_a[21] => ShiftRight0.IN11
operando_a[21] => ShiftRight1.IN11
operando_a[21] => LessThan0.IN11
operando_a[21] => LessThan1.IN11
operando_a[21] => Add1.IN11
operando_a[22] => Add0.IN42
operando_a[22] => alu_result.IN0
operando_a[22] => alu_result.IN0
operando_a[22] => alu_result.IN0
operando_a[22] => ShiftLeft0.IN10
operando_a[22] => ShiftRight0.IN10
operando_a[22] => ShiftRight1.IN10
operando_a[22] => LessThan0.IN10
operando_a[22] => LessThan1.IN10
operando_a[22] => Add1.IN10
operando_a[23] => Add0.IN41
operando_a[23] => alu_result.IN0
operando_a[23] => alu_result.IN0
operando_a[23] => alu_result.IN0
operando_a[23] => ShiftLeft0.IN9
operando_a[23] => ShiftRight0.IN9
operando_a[23] => ShiftRight1.IN9
operando_a[23] => LessThan0.IN9
operando_a[23] => LessThan1.IN9
operando_a[23] => Add1.IN9
operando_a[24] => Add0.IN40
operando_a[24] => alu_result.IN0
operando_a[24] => alu_result.IN0
operando_a[24] => alu_result.IN0
operando_a[24] => ShiftLeft0.IN8
operando_a[24] => ShiftRight0.IN8
operando_a[24] => ShiftRight1.IN8
operando_a[24] => LessThan0.IN8
operando_a[24] => LessThan1.IN8
operando_a[24] => Add1.IN8
operando_a[25] => Add0.IN39
operando_a[25] => alu_result.IN0
operando_a[25] => alu_result.IN0
operando_a[25] => alu_result.IN0
operando_a[25] => ShiftLeft0.IN7
operando_a[25] => ShiftRight0.IN7
operando_a[25] => ShiftRight1.IN7
operando_a[25] => LessThan0.IN7
operando_a[25] => LessThan1.IN7
operando_a[25] => Add1.IN7
operando_a[26] => Add0.IN38
operando_a[26] => alu_result.IN0
operando_a[26] => alu_result.IN0
operando_a[26] => alu_result.IN0
operando_a[26] => ShiftLeft0.IN6
operando_a[26] => ShiftRight0.IN6
operando_a[26] => ShiftRight1.IN6
operando_a[26] => LessThan0.IN6
operando_a[26] => LessThan1.IN6
operando_a[26] => Add1.IN6
operando_a[27] => Add0.IN37
operando_a[27] => alu_result.IN0
operando_a[27] => alu_result.IN0
operando_a[27] => alu_result.IN0
operando_a[27] => ShiftLeft0.IN5
operando_a[27] => ShiftRight0.IN5
operando_a[27] => ShiftRight1.IN5
operando_a[27] => LessThan0.IN5
operando_a[27] => LessThan1.IN5
operando_a[27] => Add1.IN5
operando_a[28] => Add0.IN36
operando_a[28] => alu_result.IN0
operando_a[28] => alu_result.IN0
operando_a[28] => alu_result.IN0
operando_a[28] => ShiftLeft0.IN4
operando_a[28] => ShiftRight0.IN4
operando_a[28] => ShiftRight1.IN4
operando_a[28] => LessThan0.IN4
operando_a[28] => LessThan1.IN4
operando_a[28] => Add1.IN4
operando_a[29] => Add0.IN35
operando_a[29] => alu_result.IN0
operando_a[29] => alu_result.IN0
operando_a[29] => alu_result.IN0
operando_a[29] => ShiftLeft0.IN3
operando_a[29] => ShiftRight0.IN3
operando_a[29] => ShiftRight1.IN3
operando_a[29] => LessThan0.IN3
operando_a[29] => LessThan1.IN3
operando_a[29] => Add1.IN3
operando_a[30] => Add0.IN34
operando_a[30] => alu_result.IN0
operando_a[30] => alu_result.IN0
operando_a[30] => alu_result.IN0
operando_a[30] => ShiftLeft0.IN2
operando_a[30] => ShiftRight0.IN2
operando_a[30] => ShiftRight1.IN2
operando_a[30] => LessThan0.IN2
operando_a[30] => LessThan1.IN2
operando_a[30] => Add1.IN2
operando_a[31] => Add0.IN33
operando_a[31] => alu_result.IN0
operando_a[31] => alu_result.IN0
operando_a[31] => alu_result.IN0
operando_a[31] => ShiftLeft0.IN1
operando_a[31] => ShiftRight0.IN1
operando_a[31] => ShiftRight1.IN0
operando_a[31] => ShiftRight1.IN1
operando_a[31] => LessThan0.IN1
operando_a[31] => LessThan1.IN1
operando_a[31] => Add1.IN1
operando_b[0] => alu_result.IN1
operando_b[0] => alu_result.IN1
operando_b[0] => alu_result.IN1
operando_b[0] => ShiftLeft0.IN37
operando_b[0] => ShiftRight0.IN37
operando_b[0] => ShiftRight1.IN37
operando_b[0] => LessThan0.IN64
operando_b[0] => LessThan1.IN64
operando_b[0] => Add1.IN64
operando_b[0] => Mux31.IN15
operando_b[0] => Add0.IN32
operando_b[1] => alu_result.IN1
operando_b[1] => alu_result.IN1
operando_b[1] => alu_result.IN1
operando_b[1] => ShiftLeft0.IN36
operando_b[1] => ShiftRight0.IN36
operando_b[1] => ShiftRight1.IN36
operando_b[1] => LessThan0.IN63
operando_b[1] => LessThan1.IN63
operando_b[1] => Add1.IN63
operando_b[1] => Mux30.IN15
operando_b[1] => Add0.IN31
operando_b[2] => alu_result.IN1
operando_b[2] => alu_result.IN1
operando_b[2] => alu_result.IN1
operando_b[2] => ShiftLeft0.IN35
operando_b[2] => ShiftRight0.IN35
operando_b[2] => ShiftRight1.IN35
operando_b[2] => LessThan0.IN62
operando_b[2] => LessThan1.IN62
operando_b[2] => Add1.IN62
operando_b[2] => Mux29.IN15
operando_b[2] => Add0.IN30
operando_b[3] => alu_result.IN1
operando_b[3] => alu_result.IN1
operando_b[3] => alu_result.IN1
operando_b[3] => ShiftLeft0.IN34
operando_b[3] => ShiftRight0.IN34
operando_b[3] => ShiftRight1.IN34
operando_b[3] => LessThan0.IN61
operando_b[3] => LessThan1.IN61
operando_b[3] => Add1.IN61
operando_b[3] => Mux28.IN15
operando_b[3] => Add0.IN29
operando_b[4] => alu_result.IN1
operando_b[4] => alu_result.IN1
operando_b[4] => alu_result.IN1
operando_b[4] => ShiftLeft0.IN33
operando_b[4] => ShiftRight0.IN33
operando_b[4] => ShiftRight1.IN33
operando_b[4] => LessThan0.IN60
operando_b[4] => LessThan1.IN60
operando_b[4] => Add1.IN60
operando_b[4] => Mux27.IN15
operando_b[4] => Add0.IN28
operando_b[5] => alu_result.IN1
operando_b[5] => alu_result.IN1
operando_b[5] => alu_result.IN1
operando_b[5] => LessThan0.IN59
operando_b[5] => LessThan1.IN59
operando_b[5] => Add1.IN59
operando_b[5] => Mux26.IN15
operando_b[5] => Add0.IN27
operando_b[6] => alu_result.IN1
operando_b[6] => alu_result.IN1
operando_b[6] => alu_result.IN1
operando_b[6] => LessThan0.IN58
operando_b[6] => LessThan1.IN58
operando_b[6] => Add1.IN58
operando_b[6] => Mux25.IN15
operando_b[6] => Add0.IN26
operando_b[7] => alu_result.IN1
operando_b[7] => alu_result.IN1
operando_b[7] => alu_result.IN1
operando_b[7] => LessThan0.IN57
operando_b[7] => LessThan1.IN57
operando_b[7] => Add1.IN57
operando_b[7] => Mux24.IN15
operando_b[7] => Add0.IN25
operando_b[8] => alu_result.IN1
operando_b[8] => alu_result.IN1
operando_b[8] => alu_result.IN1
operando_b[8] => LessThan0.IN56
operando_b[8] => LessThan1.IN56
operando_b[8] => Add1.IN56
operando_b[8] => Mux23.IN15
operando_b[8] => Add0.IN24
operando_b[9] => alu_result.IN1
operando_b[9] => alu_result.IN1
operando_b[9] => alu_result.IN1
operando_b[9] => LessThan0.IN55
operando_b[9] => LessThan1.IN55
operando_b[9] => Add1.IN55
operando_b[9] => Mux22.IN15
operando_b[9] => Add0.IN23
operando_b[10] => alu_result.IN1
operando_b[10] => alu_result.IN1
operando_b[10] => alu_result.IN1
operando_b[10] => LessThan0.IN54
operando_b[10] => LessThan1.IN54
operando_b[10] => Add1.IN54
operando_b[10] => Mux21.IN15
operando_b[10] => Add0.IN22
operando_b[11] => alu_result.IN1
operando_b[11] => alu_result.IN1
operando_b[11] => alu_result.IN1
operando_b[11] => LessThan0.IN53
operando_b[11] => LessThan1.IN53
operando_b[11] => Add1.IN53
operando_b[11] => Mux20.IN15
operando_b[11] => Add0.IN21
operando_b[12] => alu_result.IN1
operando_b[12] => alu_result.IN1
operando_b[12] => alu_result.IN1
operando_b[12] => LessThan0.IN52
operando_b[12] => LessThan1.IN52
operando_b[12] => Add1.IN52
operando_b[12] => Mux19.IN15
operando_b[12] => Add0.IN20
operando_b[13] => alu_result.IN1
operando_b[13] => alu_result.IN1
operando_b[13] => alu_result.IN1
operando_b[13] => LessThan0.IN51
operando_b[13] => LessThan1.IN51
operando_b[13] => Add1.IN51
operando_b[13] => Mux18.IN15
operando_b[13] => Add0.IN19
operando_b[14] => alu_result.IN1
operando_b[14] => alu_result.IN1
operando_b[14] => alu_result.IN1
operando_b[14] => LessThan0.IN50
operando_b[14] => LessThan1.IN50
operando_b[14] => Add1.IN50
operando_b[14] => Mux17.IN15
operando_b[14] => Add0.IN18
operando_b[15] => alu_result.IN1
operando_b[15] => alu_result.IN1
operando_b[15] => alu_result.IN1
operando_b[15] => LessThan0.IN49
operando_b[15] => LessThan1.IN49
operando_b[15] => Add1.IN49
operando_b[15] => Mux16.IN15
operando_b[15] => Add0.IN17
operando_b[16] => alu_result.IN1
operando_b[16] => alu_result.IN1
operando_b[16] => alu_result.IN1
operando_b[16] => LessThan0.IN48
operando_b[16] => LessThan1.IN48
operando_b[16] => Add1.IN48
operando_b[16] => Mux15.IN15
operando_b[16] => Add0.IN16
operando_b[17] => alu_result.IN1
operando_b[17] => alu_result.IN1
operando_b[17] => alu_result.IN1
operando_b[17] => LessThan0.IN47
operando_b[17] => LessThan1.IN47
operando_b[17] => Add1.IN47
operando_b[17] => Mux14.IN15
operando_b[17] => Add0.IN15
operando_b[18] => alu_result.IN1
operando_b[18] => alu_result.IN1
operando_b[18] => alu_result.IN1
operando_b[18] => LessThan0.IN46
operando_b[18] => LessThan1.IN46
operando_b[18] => Add1.IN46
operando_b[18] => Mux13.IN15
operando_b[18] => Add0.IN14
operando_b[19] => alu_result.IN1
operando_b[19] => alu_result.IN1
operando_b[19] => alu_result.IN1
operando_b[19] => LessThan0.IN45
operando_b[19] => LessThan1.IN45
operando_b[19] => Add1.IN45
operando_b[19] => Mux12.IN15
operando_b[19] => Add0.IN13
operando_b[20] => alu_result.IN1
operando_b[20] => alu_result.IN1
operando_b[20] => alu_result.IN1
operando_b[20] => LessThan0.IN44
operando_b[20] => LessThan1.IN44
operando_b[20] => Add1.IN44
operando_b[20] => Mux11.IN15
operando_b[20] => Add0.IN12
operando_b[21] => alu_result.IN1
operando_b[21] => alu_result.IN1
operando_b[21] => alu_result.IN1
operando_b[21] => LessThan0.IN43
operando_b[21] => LessThan1.IN43
operando_b[21] => Add1.IN43
operando_b[21] => Mux10.IN15
operando_b[21] => Add0.IN11
operando_b[22] => alu_result.IN1
operando_b[22] => alu_result.IN1
operando_b[22] => alu_result.IN1
operando_b[22] => LessThan0.IN42
operando_b[22] => LessThan1.IN42
operando_b[22] => Add1.IN42
operando_b[22] => Mux9.IN15
operando_b[22] => Add0.IN10
operando_b[23] => alu_result.IN1
operando_b[23] => alu_result.IN1
operando_b[23] => alu_result.IN1
operando_b[23] => LessThan0.IN41
operando_b[23] => LessThan1.IN41
operando_b[23] => Add1.IN41
operando_b[23] => Mux8.IN15
operando_b[23] => Add0.IN9
operando_b[24] => alu_result.IN1
operando_b[24] => alu_result.IN1
operando_b[24] => alu_result.IN1
operando_b[24] => LessThan0.IN40
operando_b[24] => LessThan1.IN40
operando_b[24] => Add1.IN40
operando_b[24] => Mux7.IN15
operando_b[24] => Add0.IN8
operando_b[25] => alu_result.IN1
operando_b[25] => alu_result.IN1
operando_b[25] => alu_result.IN1
operando_b[25] => LessThan0.IN39
operando_b[25] => LessThan1.IN39
operando_b[25] => Add1.IN39
operando_b[25] => Mux6.IN15
operando_b[25] => Add0.IN7
operando_b[26] => alu_result.IN1
operando_b[26] => alu_result.IN1
operando_b[26] => alu_result.IN1
operando_b[26] => LessThan0.IN38
operando_b[26] => LessThan1.IN38
operando_b[26] => Add1.IN38
operando_b[26] => Mux5.IN15
operando_b[26] => Add0.IN6
operando_b[27] => alu_result.IN1
operando_b[27] => alu_result.IN1
operando_b[27] => alu_result.IN1
operando_b[27] => LessThan0.IN37
operando_b[27] => LessThan1.IN37
operando_b[27] => Add1.IN37
operando_b[27] => Mux4.IN15
operando_b[27] => Add0.IN5
operando_b[28] => alu_result.IN1
operando_b[28] => alu_result.IN1
operando_b[28] => alu_result.IN1
operando_b[28] => LessThan0.IN36
operando_b[28] => LessThan1.IN36
operando_b[28] => Add1.IN36
operando_b[28] => Mux3.IN15
operando_b[28] => Add0.IN4
operando_b[29] => alu_result.IN1
operando_b[29] => alu_result.IN1
operando_b[29] => alu_result.IN1
operando_b[29] => LessThan0.IN35
operando_b[29] => LessThan1.IN35
operando_b[29] => Add1.IN35
operando_b[29] => Mux2.IN15
operando_b[29] => Add0.IN3
operando_b[30] => alu_result.IN1
operando_b[30] => alu_result.IN1
operando_b[30] => alu_result.IN1
operando_b[30] => LessThan0.IN34
operando_b[30] => LessThan1.IN34
operando_b[30] => Add1.IN34
operando_b[30] => Mux1.IN15
operando_b[30] => Add0.IN2
operando_b[31] => alu_result.IN1
operando_b[31] => alu_result.IN1
operando_b[31] => alu_result.IN1
operando_b[31] => LessThan0.IN33
operando_b[31] => LessThan1.IN33
operando_b[31] => Add1.IN33
operando_b[31] => Mux0.IN15
operando_b[31] => Add0.IN1
alu_control[0] => Mux0.IN19
alu_control[0] => Mux1.IN19
alu_control[0] => Mux2.IN19
alu_control[0] => Mux3.IN19
alu_control[0] => Mux4.IN19
alu_control[0] => Mux5.IN19
alu_control[0] => Mux6.IN19
alu_control[0] => Mux7.IN19
alu_control[0] => Mux8.IN19
alu_control[0] => Mux9.IN19
alu_control[0] => Mux10.IN19
alu_control[0] => Mux11.IN19
alu_control[0] => Mux12.IN19
alu_control[0] => Mux13.IN19
alu_control[0] => Mux14.IN19
alu_control[0] => Mux15.IN19
alu_control[0] => Mux16.IN19
alu_control[0] => Mux17.IN19
alu_control[0] => Mux18.IN19
alu_control[0] => Mux19.IN19
alu_control[0] => Mux20.IN19
alu_control[0] => Mux21.IN19
alu_control[0] => Mux22.IN19
alu_control[0] => Mux23.IN19
alu_control[0] => Mux24.IN19
alu_control[0] => Mux25.IN19
alu_control[0] => Mux26.IN19
alu_control[0] => Mux27.IN19
alu_control[0] => Mux28.IN19
alu_control[0] => Mux29.IN19
alu_control[0] => Mux30.IN19
alu_control[0] => Mux31.IN19
alu_control[0] => Decoder0.IN3
alu_control[1] => Mux0.IN18
alu_control[1] => Mux1.IN18
alu_control[1] => Mux2.IN18
alu_control[1] => Mux3.IN18
alu_control[1] => Mux4.IN18
alu_control[1] => Mux5.IN18
alu_control[1] => Mux6.IN18
alu_control[1] => Mux7.IN18
alu_control[1] => Mux8.IN18
alu_control[1] => Mux9.IN18
alu_control[1] => Mux10.IN18
alu_control[1] => Mux11.IN18
alu_control[1] => Mux12.IN18
alu_control[1] => Mux13.IN18
alu_control[1] => Mux14.IN18
alu_control[1] => Mux15.IN18
alu_control[1] => Mux16.IN18
alu_control[1] => Mux17.IN18
alu_control[1] => Mux18.IN18
alu_control[1] => Mux19.IN18
alu_control[1] => Mux20.IN18
alu_control[1] => Mux21.IN18
alu_control[1] => Mux22.IN18
alu_control[1] => Mux23.IN18
alu_control[1] => Mux24.IN18
alu_control[1] => Mux25.IN18
alu_control[1] => Mux26.IN18
alu_control[1] => Mux27.IN18
alu_control[1] => Mux28.IN18
alu_control[1] => Mux29.IN18
alu_control[1] => Mux30.IN18
alu_control[1] => Mux31.IN18
alu_control[1] => Decoder0.IN2
alu_control[2] => Mux0.IN17
alu_control[2] => Mux1.IN17
alu_control[2] => Mux2.IN17
alu_control[2] => Mux3.IN17
alu_control[2] => Mux4.IN17
alu_control[2] => Mux5.IN17
alu_control[2] => Mux6.IN17
alu_control[2] => Mux7.IN17
alu_control[2] => Mux8.IN17
alu_control[2] => Mux9.IN17
alu_control[2] => Mux10.IN17
alu_control[2] => Mux11.IN17
alu_control[2] => Mux12.IN17
alu_control[2] => Mux13.IN17
alu_control[2] => Mux14.IN17
alu_control[2] => Mux15.IN17
alu_control[2] => Mux16.IN17
alu_control[2] => Mux17.IN17
alu_control[2] => Mux18.IN17
alu_control[2] => Mux19.IN17
alu_control[2] => Mux20.IN17
alu_control[2] => Mux21.IN17
alu_control[2] => Mux22.IN17
alu_control[2] => Mux23.IN17
alu_control[2] => Mux24.IN17
alu_control[2] => Mux25.IN17
alu_control[2] => Mux26.IN17
alu_control[2] => Mux27.IN17
alu_control[2] => Mux28.IN17
alu_control[2] => Mux29.IN17
alu_control[2] => Mux30.IN17
alu_control[2] => Mux31.IN17
alu_control[2] => Decoder0.IN1
alu_control[3] => Mux0.IN16
alu_control[3] => Mux1.IN16
alu_control[3] => Mux2.IN16
alu_control[3] => Mux3.IN16
alu_control[3] => Mux4.IN16
alu_control[3] => Mux5.IN16
alu_control[3] => Mux6.IN16
alu_control[3] => Mux7.IN16
alu_control[3] => Mux8.IN16
alu_control[3] => Mux9.IN16
alu_control[3] => Mux10.IN16
alu_control[3] => Mux11.IN16
alu_control[3] => Mux12.IN16
alu_control[3] => Mux13.IN16
alu_control[3] => Mux14.IN16
alu_control[3] => Mux15.IN16
alu_control[3] => Mux16.IN16
alu_control[3] => Mux17.IN16
alu_control[3] => Mux18.IN16
alu_control[3] => Mux19.IN16
alu_control[3] => Mux20.IN16
alu_control[3] => Mux21.IN16
alu_control[3] => Mux22.IN16
alu_control[3] => Mux23.IN16
alu_control[3] => Mux24.IN16
alu_control[3] => Mux25.IN16
alu_control[3] => Mux26.IN16
alu_control[3] => Mux27.IN16
alu_control[3] => Mux28.IN16
alu_control[3] => Mux29.IN16
alu_control[3] => Mux30.IN16
alu_control[3] => Mux31.IN16
alu_control[3] => Decoder0.IN0
alu_result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
alu_result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
alu_result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
alu_result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
alu_result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alu_result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alu_result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alu_result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
alu_result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alu_result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|RISC4|CORE:CORE|Control:Control
instruction[0] => Decoder0.IN6
instruction[1] => Decoder0.IN5
instruction[2] => Decoder0.IN4
instruction[3] => Decoder0.IN3
instruction[4] => Decoder0.IN2
instruction[5] => Decoder0.IN1
instruction[6] => Decoder0.IN0
Branch <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
AuipcLui[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
AuipcLui[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE


|RISC4|CORE:CORE|ALU_CONTROL:ALU_CONTROL
instruction[0] => Decoder1.IN3
instruction[1] => Decoder0.IN2
instruction[1] => Decoder1.IN2
instruction[2] => Decoder0.IN1
instruction[2] => Decoder1.IN1
instruction[3] => Decoder0.IN0
instruction[3] => Decoder1.IN0
ALUOp[0] => Mux0.IN10
ALUOp[0] => Mux1.IN10
ALUOp[0] => Mux2.IN10
ALUOp[0] => Mux3.IN10
ALUOp[1] => Mux0.IN9
ALUOp[1] => Mux1.IN9
ALUOp[1] => Mux2.IN9
ALUOp[1] => Mux3.IN9
ALUOp[2] => Mux0.IN8
ALUOp[2] => Mux1.IN8
ALUOp[2] => Mux2.IN8
ALUOp[2] => Mux3.IN8
ALUControl[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC4|CORE:CORE|ImmGen:ImmGen
inst[0] => Decoder0.IN6
inst[1] => Decoder0.IN5
inst[2] => Decoder0.IN4
inst[3] => Decoder0.IN3
inst[4] => Decoder0.IN2
inst[5] => Decoder0.IN1
inst[6] => Decoder0.IN0
inst[7] => Selector19.IN7
inst[7] => Selector24.IN5
inst[8] => Selector23.IN5
inst[9] => Selector22.IN5
inst[10] => Selector21.IN5
inst[11] => Selector20.IN5
inst[12] => Selector18.IN5
inst[13] => Selector17.IN5
inst[14] => Selector16.IN5
inst[15] => Selector15.IN5
inst[16] => Selector14.IN5
inst[17] => Selector13.IN5
inst[18] => Selector12.IN5
inst[19] => Selector11.IN5
inst[20] => Selector10.IN5
inst[20] => Selector19.IN6
inst[20] => Selector24.IN4
inst[21] => Selector9.IN5
inst[21] => Selector23.IN4
inst[22] => Selector8.IN5
inst[22] => Selector22.IN4
inst[23] => Selector7.IN5
inst[23] => Selector21.IN4
inst[24] => Selector6.IN5
inst[24] => Selector20.IN4
inst[25] => Selector5.IN5
inst[25] => imm.DATAB
inst[26] => Selector4.IN5
inst[26] => imm.DATAB
inst[27] => Selector3.IN5
inst[27] => imm.DATAB
inst[28] => Selector2.IN5
inst[28] => imm.DATAB
inst[29] => Selector1.IN5
inst[29] => imm.DATAB
inst[30] => Selector0.IN5
inst[30] => imm.DATAB
inst[31] => imm.DATAB
inst[31] => Selector0.IN4
inst[31] => Selector1.IN4
inst[31] => Selector2.IN4
inst[31] => Selector3.IN4
inst[31] => Selector4.IN4
inst[31] => Selector5.IN4
inst[31] => Selector6.IN4
inst[31] => Selector7.IN4
inst[31] => Selector8.IN4
inst[31] => Selector9.IN4
inst[31] => Selector10.IN4
inst[31] => Selector11.IN4
inst[31] => Selector12.IN4
inst[31] => Selector13.IN4
inst[31] => Selector14.IN4
inst[31] => Selector15.IN4
inst[31] => Selector16.IN4
inst[31] => Selector17.IN4
inst[31] => Selector18.IN4
inst[31] => Selector19.IN5
imm[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm.DB_MAX_OUTPUT_PORT_TYPE


|RISC4|MemoryController:MemoryController
MemWrite => MemWrite_out.DATAB
MemWrite => MemWrite_out.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => Ram_write_data.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => MemGPIO_out.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => read_data.OUTPUTSELECT
MemWrite => MemGPIOWrite.DATAIN
read_address[0] => LessThan0.IN22
read_address[0] => address_out[0].DATAIN
read_address[1] => LessThan0.IN21
read_address[1] => address_out[1].DATAIN
read_address[2] => LessThan0.IN20
read_address[2] => address_out[2].DATAIN
read_address[3] => LessThan0.IN19
read_address[3] => address_out[3].DATAIN
read_address[4] => LessThan0.IN18
read_address[4] => address_out[4].DATAIN
read_address[5] => LessThan0.IN17
read_address[5] => address_out[5].DATAIN
read_address[6] => LessThan0.IN16
read_address[6] => address_out[6].DATAIN
read_address[7] => LessThan0.IN15
read_address[7] => address_out[7].DATAIN
read_address[8] => LessThan0.IN14
read_address[8] => address_out[8].DATAIN
read_address[9] => LessThan0.IN13
read_address[9] => address_out[9].DATAIN
read_address[10] => LessThan0.IN12
read_address[10] => address_out[10].DATAIN
write_data[0] => Ram_write_data.DATAB
write_data[0] => MemGPIO_out.DATAB
write_data[1] => Ram_write_data.DATAB
write_data[1] => MemGPIO_out.DATAB
write_data[2] => Ram_write_data.DATAB
write_data[2] => MemGPIO_out.DATAB
write_data[3] => Ram_write_data.DATAB
write_data[3] => MemGPIO_out.DATAB
write_data[4] => Ram_write_data.DATAB
write_data[4] => MemGPIO_out.DATAB
write_data[5] => Ram_write_data.DATAB
write_data[5] => MemGPIO_out.DATAB
write_data[6] => Ram_write_data.DATAB
write_data[6] => MemGPIO_out.DATAB
write_data[7] => Ram_write_data.DATAB
write_data[7] => MemGPIO_out.DATAB
write_data[8] => Ram_write_data.DATAB
write_data[8] => MemGPIO_out.DATAB
write_data[9] => Ram_write_data.DATAB
write_data[9] => MemGPIO_out.DATAB
write_data[10] => Ram_write_data.DATAB
write_data[10] => MemGPIO_out.DATAB
write_data[11] => Ram_write_data.DATAB
write_data[11] => MemGPIO_out.DATAB
write_data[12] => Ram_write_data.DATAB
write_data[12] => MemGPIO_out.DATAB
write_data[13] => Ram_write_data.DATAB
write_data[13] => MemGPIO_out.DATAB
write_data[14] => Ram_write_data.DATAB
write_data[14] => MemGPIO_out.DATAB
write_data[15] => Ram_write_data.DATAB
write_data[15] => MemGPIO_out.DATAB
write_data[16] => Ram_write_data.DATAB
write_data[16] => MemGPIO_out.DATAB
write_data[17] => Ram_write_data.DATAB
write_data[17] => MemGPIO_out.DATAB
write_data[18] => Ram_write_data.DATAB
write_data[18] => MemGPIO_out.DATAB
write_data[19] => Ram_write_data.DATAB
write_data[19] => MemGPIO_out.DATAB
write_data[20] => Ram_write_data.DATAB
write_data[20] => MemGPIO_out.DATAB
write_data[21] => Ram_write_data.DATAB
write_data[21] => MemGPIO_out.DATAB
write_data[22] => Ram_write_data.DATAB
write_data[22] => MemGPIO_out.DATAB
write_data[23] => Ram_write_data.DATAB
write_data[23] => MemGPIO_out.DATAB
write_data[24] => Ram_write_data.DATAB
write_data[24] => MemGPIO_out.DATAB
write_data[25] => Ram_write_data.DATAB
write_data[25] => MemGPIO_out.DATAB
write_data[26] => Ram_write_data.DATAB
write_data[26] => MemGPIO_out.DATAB
write_data[27] => Ram_write_data.DATAB
write_data[27] => MemGPIO_out.DATAB
write_data[28] => Ram_write_data.DATAB
write_data[28] => MemGPIO_out.DATAB
write_data[29] => Ram_write_data.DATAB
write_data[29] => MemGPIO_out.DATAB
write_data[30] => Ram_write_data.DATAB
write_data[30] => MemGPIO_out.DATAB
write_data[31] => Ram_write_data.DATAB
write_data[31] => MemGPIO_out.DATAB
Ram_read_data[0] => read_data.DATAB
Ram_read_data[1] => read_data.DATAB
Ram_read_data[2] => read_data.DATAB
Ram_read_data[3] => read_data.DATAB
Ram_read_data[4] => read_data.DATAB
Ram_read_data[5] => read_data.DATAB
Ram_read_data[6] => read_data.DATAB
Ram_read_data[7] => read_data.DATAB
Ram_read_data[8] => read_data.DATAB
Ram_read_data[9] => read_data.DATAB
Ram_read_data[10] => read_data.DATAB
Ram_read_data[11] => read_data.DATAB
Ram_read_data[12] => read_data.DATAB
Ram_read_data[13] => read_data.DATAB
Ram_read_data[14] => read_data.DATAB
Ram_read_data[15] => read_data.DATAB
Ram_read_data[16] => read_data.DATAB
Ram_read_data[17] => read_data.DATAB
Ram_read_data[18] => read_data.DATAB
Ram_read_data[19] => read_data.DATAB
Ram_read_data[20] => read_data.DATAB
Ram_read_data[21] => read_data.DATAB
Ram_read_data[22] => read_data.DATAB
Ram_read_data[23] => read_data.DATAB
Ram_read_data[24] => read_data.DATAB
Ram_read_data[25] => read_data.DATAB
Ram_read_data[26] => read_data.DATAB
Ram_read_data[27] => read_data.DATAB
Ram_read_data[28] => read_data.DATAB
Ram_read_data[29] => read_data.DATAB
Ram_read_data[30] => read_data.DATAB
Ram_read_data[31] => read_data.DATAB
read_data_GPIO[0] => read_data.DATAA
read_data_GPIO[0] => read_data.DATAA
read_data_GPIO[1] => read_data.DATAA
read_data_GPIO[1] => read_data.DATAA
read_data_GPIO[2] => read_data.DATAA
read_data_GPIO[2] => read_data.DATAA
read_data_GPIO[3] => read_data.DATAA
read_data_GPIO[3] => read_data.DATAA
read_data_GPIO[4] => read_data.DATAA
read_data_GPIO[4] => read_data.DATAA
read_data_GPIO[5] => read_data.DATAA
read_data_GPIO[5] => read_data.DATAA
read_data_GPIO[6] => read_data.DATAA
read_data_GPIO[6] => read_data.DATAA
read_data_GPIO[7] => read_data.DATAA
read_data_GPIO[7] => read_data.DATAA
read_data_GPIO[8] => read_data.DATAA
read_data_GPIO[8] => read_data.DATAA
read_data_GPIO[9] => read_data.DATAA
read_data_GPIO[9] => read_data.DATAA
read_data_GPIO[10] => read_data.DATAA
read_data_GPIO[10] => read_data.DATAA
read_data_GPIO[11] => read_data.DATAA
read_data_GPIO[11] => read_data.DATAA
read_data_GPIO[12] => read_data.DATAA
read_data_GPIO[12] => read_data.DATAA
read_data_GPIO[13] => read_data.DATAA
read_data_GPIO[13] => read_data.DATAA
read_data_GPIO[14] => read_data.DATAA
read_data_GPIO[14] => read_data.DATAA
read_data_GPIO[15] => read_data.DATAA
read_data_GPIO[15] => read_data.DATAA
read_data_GPIO[16] => read_data.DATAA
read_data_GPIO[16] => read_data.DATAA
read_data_GPIO[17] => read_data.DATAA
read_data_GPIO[17] => read_data.DATAA
read_data_GPIO[18] => read_data.DATAA
read_data_GPIO[18] => read_data.DATAA
read_data_GPIO[19] => read_data.DATAA
read_data_GPIO[19] => read_data.DATAA
read_data_GPIO[20] => read_data.DATAA
read_data_GPIO[20] => read_data.DATAA
read_data_GPIO[21] => read_data.DATAA
read_data_GPIO[21] => read_data.DATAA
read_data_GPIO[22] => read_data.DATAA
read_data_GPIO[22] => read_data.DATAA
read_data_GPIO[23] => read_data.DATAA
read_data_GPIO[23] => read_data.DATAA
read_data_GPIO[24] => read_data.DATAA
read_data_GPIO[24] => read_data.DATAA
read_data_GPIO[25] => read_data.DATAA
read_data_GPIO[25] => read_data.DATAA
read_data_GPIO[26] => read_data.DATAA
read_data_GPIO[26] => read_data.DATAA
read_data_GPIO[27] => read_data.DATAA
read_data_GPIO[27] => read_data.DATAA
read_data_GPIO[28] => read_data.DATAA
read_data_GPIO[28] => read_data.DATAA
read_data_GPIO[29] => read_data.DATAA
read_data_GPIO[29] => read_data.DATAA
read_data_GPIO[30] => read_data.DATAA
read_data_GPIO[30] => read_data.DATAA
read_data_GPIO[31] => read_data.DATAA
read_data_GPIO[31] => read_data.DATAA
address_out[0] <= read_address[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= read_address[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= read_address[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= read_address[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= read_address[4].DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= read_address[5].DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= read_address[6].DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= read_address[7].DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= read_address[8].DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= read_address[9].DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= read_address[10].DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[0] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[1] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[2] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[3] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[4] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[5] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[6] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[7] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[8] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[9] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[10] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[11] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[12] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[13] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[14] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[15] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[16] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[17] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[18] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[19] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[20] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[21] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[22] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[23] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[24] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[25] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[26] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[27] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[28] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[29] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[30] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
Ram_write_data[31] <= Ram_write_data.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[0] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[1] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[2] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[3] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[4] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[5] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[6] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[7] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[8] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[9] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[10] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[11] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[12] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[13] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[14] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[15] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[16] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[17] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[18] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[19] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[20] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[21] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[22] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[23] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[24] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[25] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[26] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[27] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[28] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[29] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[30] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIO_out[31] <= MemGPIO_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_out <= MemWrite_out.DB_MAX_OUTPUT_PORT_TYPE
MemGPIOWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|RISC4|GPIO:GPIO
CLK => HEX[0]~reg0.CLK
CLK => HEX[1]~reg0.CLK
CLK => HEX[2]~reg0.CLK
CLK => HEX[3]~reg0.CLK
CLK => LEDg[0]~reg0.CLK
CLK => LEDg[1]~reg0.CLK
CLK => LEDg[2]~reg0.CLK
CLK => LEDg[3]~reg0.CLK
CLK => LEDg[4]~reg0.CLK
CLK => LEDg[5]~reg0.CLK
CLK => LEDg[6]~reg0.CLK
CLK => LEDg[7]~reg0.CLK
CLK => LEDg[8]~reg0.CLK
CLK => LEDr[0]~reg0.CLK
CLK => LEDr[1]~reg0.CLK
CLK => LEDr[2]~reg0.CLK
CLK => LEDr[3]~reg0.CLK
CLK => LEDr[4]~reg0.CLK
CLK => LEDr[5]~reg0.CLK
CLK => LEDr[6]~reg0.CLK
CLK => LEDr[7]~reg0.CLK
CLK => LEDr[8]~reg0.CLK
CLK => LEDr[9]~reg0.CLK
CLK => LEDr[10]~reg0.CLK
CLK => LEDr[11]~reg0.CLK
CLK => LEDr[12]~reg0.CLK
CLK => LEDr[13]~reg0.CLK
CLK => LEDr[14]~reg0.CLK
CLK => LEDr[15]~reg0.CLK
CLK => LEDr[16]~reg0.CLK
CLK => LEDr[17]~reg0.CLK
CLK => read_data_GPIO[0]~reg0.CLK
CLK => read_data_GPIO[1]~reg0.CLK
CLK => read_data_GPIO[2]~reg0.CLK
CLK => read_data_GPIO[3]~reg0.CLK
CLK => read_data_GPIO[4]~reg0.CLK
CLK => read_data_GPIO[5]~reg0.CLK
CLK => read_data_GPIO[6]~reg0.CLK
CLK => read_data_GPIO[7]~reg0.CLK
CLK => read_data_GPIO[8]~reg0.CLK
CLK => read_data_GPIO[9]~reg0.CLK
CLK => read_data_GPIO[10]~reg0.CLK
CLK => read_data_GPIO[11]~reg0.CLK
CLK => read_data_GPIO[12]~reg0.CLK
CLK => read_data_GPIO[13]~reg0.CLK
CLK => read_data_GPIO[14]~reg0.CLK
CLK => read_data_GPIO[15]~reg0.CLK
CLK => read_data_GPIO[16]~reg0.CLK
CLK => read_data_GPIO[17]~reg0.CLK
CLK => read_data_GPIO[18]~reg0.CLK
CLK => read_data_GPIO[19]~reg0.CLK
CLK => read_data_GPIO[20]~reg0.CLK
CLK => read_data_GPIO[21]~reg0.CLK
CLK => read_data_GPIO[22]~reg0.CLK
CLK => read_data_GPIO[23]~reg0.CLK
CLK => read_data_GPIO[24]~reg0.CLK
CLK => read_data_GPIO[25]~reg0.CLK
CLK => read_data_GPIO[26]~reg0.CLK
CLK => read_data_GPIO[27]~reg0.CLK
CLK => read_data_GPIO[28]~reg0.CLK
CLK => read_data_GPIO[29]~reg0.CLK
CLK => read_data_GPIO[30]~reg0.CLK
CLK => read_data_GPIO[31]~reg0.CLK
RST_N => HEX[0]~reg0.ACLR
RST_N => HEX[1]~reg0.ACLR
RST_N => HEX[2]~reg0.ACLR
RST_N => HEX[3]~reg0.ACLR
RST_N => LEDg[0]~reg0.ACLR
RST_N => LEDg[1]~reg0.ACLR
RST_N => LEDg[2]~reg0.ACLR
RST_N => LEDg[3]~reg0.ACLR
RST_N => LEDg[4]~reg0.ACLR
RST_N => LEDg[5]~reg0.ACLR
RST_N => LEDg[6]~reg0.ACLR
RST_N => LEDg[7]~reg0.ACLR
RST_N => LEDg[8]~reg0.ACLR
RST_N => LEDr[0]~reg0.ACLR
RST_N => LEDr[1]~reg0.ACLR
RST_N => LEDr[2]~reg0.ACLR
RST_N => LEDr[3]~reg0.ACLR
RST_N => LEDr[4]~reg0.ACLR
RST_N => LEDr[5]~reg0.ACLR
RST_N => LEDr[6]~reg0.ACLR
RST_N => LEDr[7]~reg0.ACLR
RST_N => LEDr[8]~reg0.ACLR
RST_N => LEDr[9]~reg0.ACLR
RST_N => LEDr[10]~reg0.ACLR
RST_N => LEDr[11]~reg0.ACLR
RST_N => LEDr[12]~reg0.ACLR
RST_N => LEDr[13]~reg0.ACLR
RST_N => LEDr[14]~reg0.ACLR
RST_N => LEDr[15]~reg0.ACLR
RST_N => LEDr[16]~reg0.ACLR
RST_N => LEDr[17]~reg0.ACLR
RST_N => read_data_GPIO[0]~reg0.ACLR
RST_N => read_data_GPIO[1]~reg0.ACLR
RST_N => read_data_GPIO[2]~reg0.ACLR
RST_N => read_data_GPIO[3]~reg0.ACLR
RST_N => read_data_GPIO[4]~reg0.ACLR
RST_N => read_data_GPIO[5]~reg0.ACLR
RST_N => read_data_GPIO[6]~reg0.ACLR
RST_N => read_data_GPIO[7]~reg0.ACLR
RST_N => read_data_GPIO[8]~reg0.ACLR
RST_N => read_data_GPIO[9]~reg0.ACLR
RST_N => read_data_GPIO[10]~reg0.ACLR
RST_N => read_data_GPIO[11]~reg0.ACLR
RST_N => read_data_GPIO[12]~reg0.ACLR
RST_N => read_data_GPIO[13]~reg0.ACLR
RST_N => read_data_GPIO[14]~reg0.ACLR
RST_N => read_data_GPIO[15]~reg0.ACLR
RST_N => read_data_GPIO[16]~reg0.ACLR
RST_N => read_data_GPIO[17]~reg0.ACLR
RST_N => read_data_GPIO[18]~reg0.ACLR
RST_N => read_data_GPIO[19]~reg0.ACLR
RST_N => read_data_GPIO[20]~reg0.ACLR
RST_N => read_data_GPIO[21]~reg0.ACLR
RST_N => read_data_GPIO[22]~reg0.ACLR
RST_N => read_data_GPIO[23]~reg0.ACLR
RST_N => read_data_GPIO[24]~reg0.ACLR
RST_N => read_data_GPIO[25]~reg0.ACLR
RST_N => read_data_GPIO[26]~reg0.ACLR
RST_N => read_data_GPIO[27]~reg0.ACLR
RST_N => read_data_GPIO[28]~reg0.ACLR
RST_N => read_data_GPIO[29]~reg0.ACLR
RST_N => read_data_GPIO[30]~reg0.ACLR
RST_N => read_data_GPIO[31]~reg0.ACLR
MemGPIOWrite => HEX[0]~reg0.ENA
MemGPIOWrite => read_data_GPIO[31]~reg0.ENA
MemGPIOWrite => read_data_GPIO[30]~reg0.ENA
MemGPIOWrite => read_data_GPIO[29]~reg0.ENA
MemGPIOWrite => read_data_GPIO[28]~reg0.ENA
MemGPIOWrite => read_data_GPIO[27]~reg0.ENA
MemGPIOWrite => read_data_GPIO[26]~reg0.ENA
MemGPIOWrite => read_data_GPIO[25]~reg0.ENA
MemGPIOWrite => read_data_GPIO[24]~reg0.ENA
MemGPIOWrite => read_data_GPIO[23]~reg0.ENA
MemGPIOWrite => read_data_GPIO[22]~reg0.ENA
MemGPIOWrite => read_data_GPIO[21]~reg0.ENA
MemGPIOWrite => read_data_GPIO[20]~reg0.ENA
MemGPIOWrite => read_data_GPIO[19]~reg0.ENA
MemGPIOWrite => read_data_GPIO[18]~reg0.ENA
MemGPIOWrite => read_data_GPIO[17]~reg0.ENA
MemGPIOWrite => read_data_GPIO[16]~reg0.ENA
MemGPIOWrite => read_data_GPIO[15]~reg0.ENA
MemGPIOWrite => read_data_GPIO[14]~reg0.ENA
MemGPIOWrite => read_data_GPIO[13]~reg0.ENA
MemGPIOWrite => read_data_GPIO[12]~reg0.ENA
MemGPIOWrite => read_data_GPIO[11]~reg0.ENA
MemGPIOWrite => read_data_GPIO[10]~reg0.ENA
MemGPIOWrite => read_data_GPIO[9]~reg0.ENA
MemGPIOWrite => read_data_GPIO[8]~reg0.ENA
MemGPIOWrite => read_data_GPIO[7]~reg0.ENA
MemGPIOWrite => read_data_GPIO[6]~reg0.ENA
MemGPIOWrite => read_data_GPIO[5]~reg0.ENA
MemGPIOWrite => read_data_GPIO[4]~reg0.ENA
MemGPIOWrite => read_data_GPIO[3]~reg0.ENA
MemGPIOWrite => read_data_GPIO[2]~reg0.ENA
MemGPIOWrite => read_data_GPIO[1]~reg0.ENA
MemGPIOWrite => read_data_GPIO[0]~reg0.ENA
MemGPIOWrite => LEDr[17]~reg0.ENA
MemGPIOWrite => LEDr[16]~reg0.ENA
MemGPIOWrite => LEDr[15]~reg0.ENA
MemGPIOWrite => LEDr[14]~reg0.ENA
MemGPIOWrite => LEDr[13]~reg0.ENA
MemGPIOWrite => LEDr[12]~reg0.ENA
MemGPIOWrite => LEDr[11]~reg0.ENA
MemGPIOWrite => LEDr[10]~reg0.ENA
MemGPIOWrite => LEDr[9]~reg0.ENA
MemGPIOWrite => LEDr[8]~reg0.ENA
MemGPIOWrite => LEDr[7]~reg0.ENA
MemGPIOWrite => LEDr[6]~reg0.ENA
MemGPIOWrite => LEDr[5]~reg0.ENA
MemGPIOWrite => LEDr[4]~reg0.ENA
MemGPIOWrite => LEDr[3]~reg0.ENA
MemGPIOWrite => LEDr[2]~reg0.ENA
MemGPIOWrite => LEDr[1]~reg0.ENA
MemGPIOWrite => LEDr[0]~reg0.ENA
MemGPIOWrite => LEDg[8]~reg0.ENA
MemGPIOWrite => LEDg[7]~reg0.ENA
MemGPIOWrite => LEDg[6]~reg0.ENA
MemGPIOWrite => LEDg[5]~reg0.ENA
MemGPIOWrite => LEDg[4]~reg0.ENA
MemGPIOWrite => LEDg[3]~reg0.ENA
MemGPIOWrite => LEDg[2]~reg0.ENA
MemGPIOWrite => LEDg[1]~reg0.ENA
MemGPIOWrite => LEDg[0]~reg0.ENA
MemGPIOWrite => HEX[3]~reg0.ENA
MemGPIOWrite => HEX[2]~reg0.ENA
MemGPIOWrite => HEX[1]~reg0.ENA
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
DIN[0] => read_data_GPIO[0]~reg0.DATAIN
DIN[1] => read_data_GPIO[1]~reg0.DATAIN
DIN[2] => read_data_GPIO[2]~reg0.DATAIN
DIN[3] => read_data_GPIO[3]~reg0.DATAIN
DIN[4] => read_data_GPIO[4]~reg0.DATAIN
DIN[5] => read_data_GPIO[5]~reg0.DATAIN
DIN[6] => read_data_GPIO[6]~reg0.DATAIN
DIN[7] => read_data_GPIO[7]~reg0.DATAIN
DIN[8] => read_data_GPIO[8]~reg0.DATAIN
DIN[9] => read_data_GPIO[9]~reg0.DATAIN
DIN[10] => read_data_GPIO[10]~reg0.DATAIN
DIN[11] => read_data_GPIO[11]~reg0.DATAIN
DIN[12] => read_data_GPIO[12]~reg0.DATAIN
DIN[13] => read_data_GPIO[13]~reg0.DATAIN
DIN[14] => read_data_GPIO[14]~reg0.DATAIN
DIN[15] => read_data_GPIO[15]~reg0.DATAIN
DIN[16] => read_data_GPIO[16]~reg0.DATAIN
MemGPIO[0] => HEX[0]~reg0.DATAIN
MemGPIO[0] => LEDr[0]~reg0.DATAIN
MemGPIO[0] => LEDg[0]~reg0.DATAIN
MemGPIO[1] => LEDr[1]~reg0.DATAIN
MemGPIO[1] => LEDg[1]~reg0.DATAIN
MemGPIO[1] => HEX[1]~reg0.DATAIN
MemGPIO[2] => LEDr[2]~reg0.DATAIN
MemGPIO[2] => LEDg[2]~reg0.DATAIN
MemGPIO[2] => HEX[2]~reg0.DATAIN
MemGPIO[3] => LEDr[3]~reg0.DATAIN
MemGPIO[3] => LEDg[3]~reg0.DATAIN
MemGPIO[3] => HEX[3]~reg0.DATAIN
MemGPIO[4] => LEDr[4]~reg0.DATAIN
MemGPIO[4] => LEDg[4]~reg0.DATAIN
MemGPIO[5] => LEDr[5]~reg0.DATAIN
MemGPIO[5] => LEDg[5]~reg0.DATAIN
MemGPIO[6] => LEDr[6]~reg0.DATAIN
MemGPIO[6] => LEDg[6]~reg0.DATAIN
MemGPIO[7] => LEDr[7]~reg0.DATAIN
MemGPIO[7] => LEDg[7]~reg0.DATAIN
MemGPIO[8] => LEDr[8]~reg0.DATAIN
MemGPIO[8] => LEDg[8]~reg0.DATAIN
MemGPIO[9] => LEDr[9]~reg0.DATAIN
MemGPIO[10] => LEDr[10]~reg0.DATAIN
MemGPIO[11] => LEDr[11]~reg0.DATAIN
MemGPIO[12] => LEDr[12]~reg0.DATAIN
MemGPIO[13] => LEDr[13]~reg0.DATAIN
MemGPIO[14] => LEDr[14]~reg0.DATAIN
MemGPIO[15] => LEDr[15]~reg0.DATAIN
MemGPIO[16] => LEDr[16]~reg0.DATAIN
MemGPIO[17] => LEDr[17]~reg0.DATAIN
MemGPIO[18] => ~NO_FANOUT~
MemGPIO[19] => ~NO_FANOUT~
MemGPIO[20] => ~NO_FANOUT~
MemGPIO[21] => ~NO_FANOUT~
MemGPIO[22] => ~NO_FANOUT~
MemGPIO[23] => ~NO_FANOUT~
MemGPIO[24] => ~NO_FANOUT~
MemGPIO[25] => ~NO_FANOUT~
MemGPIO[26] => ~NO_FANOUT~
MemGPIO[27] => ~NO_FANOUT~
MemGPIO[28] => ~NO_FANOUT~
MemGPIO[29] => ~NO_FANOUT~
MemGPIO[30] => ~NO_FANOUT~
MemGPIO[31] => ~NO_FANOUT~
read_data_GPIO[0] <= read_data_GPIO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[1] <= read_data_GPIO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[2] <= read_data_GPIO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[3] <= read_data_GPIO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[4] <= read_data_GPIO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[5] <= read_data_GPIO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[6] <= read_data_GPIO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[7] <= read_data_GPIO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[8] <= read_data_GPIO[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[9] <= read_data_GPIO[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[10] <= read_data_GPIO[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[11] <= read_data_GPIO[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[12] <= read_data_GPIO[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[13] <= read_data_GPIO[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[14] <= read_data_GPIO[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[15] <= read_data_GPIO[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[16] <= read_data_GPIO[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[17] <= read_data_GPIO[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[18] <= read_data_GPIO[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[19] <= read_data_GPIO[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[20] <= read_data_GPIO[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[21] <= read_data_GPIO[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[22] <= read_data_GPIO[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[23] <= read_data_GPIO[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[24] <= read_data_GPIO[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[25] <= read_data_GPIO[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[26] <= read_data_GPIO[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[27] <= read_data_GPIO[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[28] <= read_data_GPIO[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[29] <= read_data_GPIO[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[30] <= read_data_GPIO[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_GPIO[31] <= read_data_GPIO[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[0] <= LEDr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[1] <= LEDr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[2] <= LEDr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[3] <= LEDr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[4] <= LEDr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[5] <= LEDr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[6] <= LEDr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[7] <= LEDr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[8] <= LEDr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[9] <= LEDr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[10] <= LEDr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[11] <= LEDr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[12] <= LEDr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[13] <= LEDr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[14] <= LEDr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[15] <= LEDr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[16] <= LEDr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDr[17] <= LEDr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[0] <= LEDg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[1] <= LEDg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[2] <= LEDg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[3] <= LEDg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[4] <= LEDg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[5] <= LEDg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[6] <= LEDg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[7] <= LEDg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDg[8] <= LEDg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX[0] <= HEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC4|Decoder:Decoder
HEX[0] => Decoder0.IN3
HEX[1] => Decoder0.IN2
HEX[2] => Decoder0.IN1
HEX[3] => Decoder0.IN0
L0 <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
L1 <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
L2 <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
L3 <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
L4 <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
L5 <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
L6 <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


