Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 12 17:50:27 2017
| Host         : DESKTOP-V9D0PGF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GreenGoblin_won_pos_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_won_pos_reg[3]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/attack_enable_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_jump/jump_enable_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_mov/movement_enable_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: inst_graphic/GreenGoblin_enable_reg/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[0]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[1]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[2]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[3]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[4]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[5]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[6]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[7]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[8]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[9]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[0]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[1]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[2]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[3]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[4]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[5]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[6]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[7]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 822 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 565 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.537        0.000                      0                 2184        0.036        0.000                      0                 2184        3.000        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen    {0.000 20.000}     40.000          25.000          
  clkfbout_pixelClkGen    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen_1  {0.000 20.000}     40.000          25.000          
  clkfbout_pixelClkGen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_pixelClkGen         23.537        0.000                      0                 2184        0.134        0.000                      0                 2184       19.500        0.000                       0                   567  
  clkfbout_pixelClkGen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pixelClkGen_1       23.540        0.000                      0                 2184        0.134        0.000                      0                 2184       19.500        0.000                       0                   567  
  clkfbout_pixelClkGen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pixelClkGen_1  clk_out1_pixelClkGen         23.537        0.000                      0                 2184        0.036        0.000                      0                 2184  
clk_out1_pixelClkGen    clk_out1_pixelClkGen_1       23.537        0.000                      0                 2184        0.036        0.000                      0                 2184  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       23.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.537ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X66Y130        FDRE                                         r  inst_graphic/pixel_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X66Y130        FDRE                                         r  inst_graphic/pixel_in_reg[3]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X66Y130        FDRE (Setup_fdre_C_R)       -0.524    38.323    inst_graphic/pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.537    

Slack (MET) :             23.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X67Y130        FDRE                                         r  inst_graphic/pixel_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X67Y130        FDRE                                         r  inst_graphic/pixel_in_reg[2]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X67Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.632    

Slack (MET) :             23.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X67Y130        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X67Y130        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X67Y130        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.632    

Slack (MET) :             23.679ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 2.064ns (13.172%)  route 13.605ns (86.828%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.764    14.739    inst_graphic/pixel0
    SLICE_X64Y129        FDRE                                         r  inst_graphic/pixel_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y129        FDRE                                         r  inst_graphic/pixel_in_reg[7]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y129        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                 23.679    

Slack (MET) :             23.684ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.665ns  (logic 2.064ns (13.176%)  route 13.601ns (86.824%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.760    14.734    inst_graphic/pixel0
    SLICE_X65Y129        FDSE                                         r  inst_graphic/pixel_in_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X65Y129        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X65Y129        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[1]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 23.684    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.557ns  (logic 2.064ns (13.267%)  route 13.493ns (86.733%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.652    14.627    inst_graphic/pixel0
    SLICE_X63Y130        FDSE                                         r  inst_graphic/pixel_in_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X63Y130        FDSE                                         r  inst_graphic/pixel_in_reg[8]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X63Y130        FDSE (Setup_fdse_C_S)       -0.429    38.417    inst_graphic/pixel_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X36Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.406    inst_graphic/map_row[3]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.047    -0.540    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[3]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[3]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.070    -0.514    inst_graphic/map_col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[6]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[6]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.070    -0.514    inst_graphic/map_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[5]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.066    -0.518    inst_graphic/map_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X36Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[4]/Q
                         net (fo=1, routed)           0.119    -0.340    inst_graphic/map_row[4]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[4]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.070    -0.517    inst_graphic/map_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y145        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.309    inst_graphic/inst_vga/v_counter_reg__1[0]
    SLICE_X33Y144        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.836    -0.837    inst_graphic/inst_vga/clk_out1
    SLICE_X33Y144        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[0]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X33Y144        FDRE (Hold_fdre_C_D)         0.070    -0.492    inst_graphic/inst_vga/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y144        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=9, routed)           0.135    -0.324    inst_graphic/inst_vga/v_counter_reg__1[1]
    SLICE_X35Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X35Y143        FDRE (Hold_fdre_C_D)         0.066    -0.518    inst_graphic/inst_vga/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.563    -0.601    inst_graphic/clk_out1
    SLICE_X70Y147        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  inst_graphic/counter_h_reg[9]/Q
                         net (fo=4, routed)           0.141    -0.296    inst_graphic/counter_h_reg_n_0_[9]
    SLICE_X70Y146        LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    inst_graphic/counter_h[8]
    SLICE_X70Y146        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X70Y146        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X70Y146        FDRE (Hold_fdre_C_D)         0.120    -0.466    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.287    inst_graphic/map_row[6]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[6]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.075    -0.509    inst_graphic/map_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/brom_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.279ns (81.768%)  route 0.062ns (18.232%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.556    -0.608    inst_graphic/clk_out1
    SLICE_X62Y132        FDRE                                         r  inst_graphic/GreenGoblin_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  inst_graphic/GreenGoblin_offset_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.382    inst_graphic/GreenGoblin_offset[3]
    SLICE_X63Y132        LUT2 (Prop_lut2_I1_O)        0.045    -0.337 r  inst_graphic/brom_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.337    inst_graphic/brom_addr[3]_i_5_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.267 r  inst_graphic/brom_addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.267    inst_graphic/brom_addr_reg[3]_i_1_n_7
    SLICE_X63Y132        FDRE                                         r  inst_graphic/brom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.824    -0.848    inst_graphic/clk_out1
    SLICE_X63Y132        FDRE                                         r  inst_graphic/brom_addr_reg[0]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X63Y132        FDRE (Hold_fdre_C_D)         0.105    -0.490    inst_graphic/brom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y28     inst_graphic/inst_brom_wolvie/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y19     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y20     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y29     inst_graphic/inst_brom_wolvie/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y21     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y118    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y124    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y124    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y124    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y127    inst_graphic/brom_top_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y127    inst_graphic/brom_top_addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y128    inst_graphic/brom_top_addr_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y35     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_216_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y153    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_183_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X73Y117    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_39_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X82Y67     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_78_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_96_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y52     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_117_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y87     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_165_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y142     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_180_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y122    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_204_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_216_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y118    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y63     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_99_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       23.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.540ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X66Y130        FDRE                                         r  inst_graphic/pixel_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X66Y130        FDRE                                         r  inst_graphic/pixel_in_reg[3]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X66Y130        FDRE (Setup_fdre_C_R)       -0.524    38.326    inst_graphic/pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.540    

Slack (MET) :             23.635ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X67Y130        FDRE                                         r  inst_graphic/pixel_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X67Y130        FDRE                                         r  inst_graphic/pixel_in_reg[2]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X67Y130        FDRE (Setup_fdre_C_R)       -0.429    38.421    inst_graphic/pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.635    

Slack (MET) :             23.635ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X67Y130        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X67Y130        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X67Y130        FDSE (Setup_fdse_C_S)       -0.429    38.421    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.635    

Slack (MET) :             23.682ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 2.064ns (13.172%)  route 13.605ns (86.828%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.764    14.739    inst_graphic/pixel0
    SLICE_X64Y129        FDRE                                         r  inst_graphic/pixel_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y129        FDRE                                         r  inst_graphic/pixel_in_reg[7]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X64Y129        FDRE (Setup_fdre_C_R)       -0.429    38.421    inst_graphic/pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                 23.682    

Slack (MET) :             23.687ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.665ns  (logic 2.064ns (13.176%)  route 13.601ns (86.824%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.760    14.734    inst_graphic/pixel0
    SLICE_X65Y129        FDSE                                         r  inst_graphic/pixel_in_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X65Y129        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X65Y129        FDSE (Setup_fdse_C_S)       -0.429    38.421    inst_graphic/pixel_in_reg[1]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 23.687    

Slack (MET) :             23.794ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.557ns  (logic 2.064ns (13.267%)  route 13.493ns (86.733%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.652    14.627    inst_graphic/pixel0
    SLICE_X63Y130        FDSE                                         r  inst_graphic/pixel_in_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X63Y130        FDSE                                         r  inst_graphic/pixel_in_reg[8]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.094    38.849    
    SLICE_X63Y130        FDSE (Setup_fdse_C_S)       -0.429    38.420    inst_graphic/pixel_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                 23.794    

Slack (MET) :             23.823ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.421    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.823    

Slack (MET) :             23.823ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.421    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.823    

Slack (MET) :             23.823ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X64Y130        FDSE (Setup_fdse_C_S)       -0.429    38.421    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.823    

Slack (MET) :             23.823ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.094    38.850    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.421    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X36Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.406    inst_graphic/map_row[3]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.047    -0.540    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[3]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[3]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.070    -0.514    inst_graphic/map_col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[6]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[6]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.070    -0.514    inst_graphic/map_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[5]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.066    -0.518    inst_graphic/map_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X36Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[4]/Q
                         net (fo=1, routed)           0.119    -0.340    inst_graphic/map_row[4]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[4]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.070    -0.517    inst_graphic/map_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y145        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.309    inst_graphic/inst_vga/v_counter_reg__1[0]
    SLICE_X33Y144        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.836    -0.837    inst_graphic/inst_vga/clk_out1
    SLICE_X33Y144        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[0]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X33Y144        FDRE (Hold_fdre_C_D)         0.070    -0.492    inst_graphic/inst_vga/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y144        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=9, routed)           0.135    -0.324    inst_graphic/inst_vga/v_counter_reg__1[1]
    SLICE_X35Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X35Y143        FDRE (Hold_fdre_C_D)         0.066    -0.518    inst_graphic/inst_vga/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.563    -0.601    inst_graphic/clk_out1
    SLICE_X70Y147        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  inst_graphic/counter_h_reg[9]/Q
                         net (fo=4, routed)           0.141    -0.296    inst_graphic/counter_h_reg_n_0_[9]
    SLICE_X70Y146        LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    inst_graphic/counter_h[8]
    SLICE_X70Y146        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X70Y146        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X70Y146        FDRE (Hold_fdre_C_D)         0.120    -0.466    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.287    inst_graphic/map_row[6]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[6]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.075    -0.509    inst_graphic/map_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/brom_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.279ns (81.768%)  route 0.062ns (18.232%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.556    -0.608    inst_graphic/clk_out1
    SLICE_X62Y132        FDRE                                         r  inst_graphic/GreenGoblin_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  inst_graphic/GreenGoblin_offset_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.382    inst_graphic/GreenGoblin_offset[3]
    SLICE_X63Y132        LUT2 (Prop_lut2_I1_O)        0.045    -0.337 r  inst_graphic/brom_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.337    inst_graphic/brom_addr[3]_i_5_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.267 r  inst_graphic/brom_addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.267    inst_graphic/brom_addr_reg[3]_i_1_n_7
    SLICE_X63Y132        FDRE                                         r  inst_graphic/brom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.824    -0.848    inst_graphic/clk_out1
    SLICE_X63Y132        FDRE                                         r  inst_graphic/brom_addr_reg[0]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X63Y132        FDRE (Hold_fdre_C_D)         0.105    -0.490    inst_graphic/brom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y28     inst_graphic/inst_brom_wolvie/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y19     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y20     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y29     inst_graphic/inst_brom_wolvie/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y21     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y118    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y124    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y124    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y124    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y127    inst_graphic/brom_top_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y127    inst_graphic/brom_top_addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y128    inst_graphic/brom_top_addr_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y35     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_216_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y153    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_183_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X73Y117    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_39_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X82Y67     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_78_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_96_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y52     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_117_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y87     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_165_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y142     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_180_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y122    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_204_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_216_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y118    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y63     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_99_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen_1
  To Clock:  clkfbout_pixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       23.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.537ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X66Y130        FDRE                                         r  inst_graphic/pixel_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X66Y130        FDRE                                         r  inst_graphic/pixel_in_reg[3]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X66Y130        FDRE (Setup_fdre_C_R)       -0.524    38.323    inst_graphic/pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.537    

Slack (MET) :             23.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X67Y130        FDRE                                         r  inst_graphic/pixel_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X67Y130        FDRE                                         r  inst_graphic/pixel_in_reg[2]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X67Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.632    

Slack (MET) :             23.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X67Y130        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X67Y130        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X67Y130        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.632    

Slack (MET) :             23.679ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 2.064ns (13.172%)  route 13.605ns (86.828%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.764    14.739    inst_graphic/pixel0
    SLICE_X64Y129        FDRE                                         r  inst_graphic/pixel_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y129        FDRE                                         r  inst_graphic/pixel_in_reg[7]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y129        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                 23.679    

Slack (MET) :             23.684ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.665ns  (logic 2.064ns (13.176%)  route 13.601ns (86.824%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.760    14.734    inst_graphic/pixel0
    SLICE_X65Y129        FDSE                                         r  inst_graphic/pixel_in_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X65Y129        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X65Y129        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[1]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 23.684    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.557ns  (logic 2.064ns (13.267%)  route 13.493ns (86.733%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.652    14.627    inst_graphic/pixel0
    SLICE_X63Y130        FDSE                                         r  inst_graphic/pixel_in_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X63Y130        FDSE                                         r  inst_graphic/pixel_in_reg[8]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X63Y130        FDSE (Setup_fdse_C_S)       -0.429    38.417    inst_graphic/pixel_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X36Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.406    inst_graphic/map_row[3]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.047    -0.443    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[3]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[3]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.070    -0.417    inst_graphic/map_col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[6]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[6]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.070    -0.417    inst_graphic/map_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[5]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[5]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.066    -0.421    inst_graphic/map_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X36Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[4]/Q
                         net (fo=1, routed)           0.119    -0.340    inst_graphic/map_row[4]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[4]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.070    -0.420    inst_graphic/map_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y145        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.309    inst_graphic/inst_vga/v_counter_reg__1[0]
    SLICE_X33Y144        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.836    -0.837    inst_graphic/inst_vga/clk_out1
    SLICE_X33Y144        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[0]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.098    -0.465    
    SLICE_X33Y144        FDRE (Hold_fdre_C_D)         0.070    -0.395    inst_graphic/inst_vga/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y144        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=9, routed)           0.135    -0.324    inst_graphic/inst_vga/v_counter_reg__1[1]
    SLICE_X35Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X35Y143        FDRE (Hold_fdre_C_D)         0.066    -0.421    inst_graphic/inst_vga/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.563    -0.601    inst_graphic/clk_out1
    SLICE_X70Y147        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  inst_graphic/counter_h_reg[9]/Q
                         net (fo=4, routed)           0.141    -0.296    inst_graphic/counter_h_reg_n_0_[9]
    SLICE_X70Y146        LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    inst_graphic/counter_h[8]
    SLICE_X70Y146        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X70Y146        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X70Y146        FDRE (Hold_fdre_C_D)         0.120    -0.369    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.287    inst_graphic/map_row[6]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[6]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.075    -0.412    inst_graphic/map_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/brom_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.279ns (81.768%)  route 0.062ns (18.232%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.556    -0.608    inst_graphic/clk_out1
    SLICE_X62Y132        FDRE                                         r  inst_graphic/GreenGoblin_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  inst_graphic/GreenGoblin_offset_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.382    inst_graphic/GreenGoblin_offset[3]
    SLICE_X63Y132        LUT2 (Prop_lut2_I1_O)        0.045    -0.337 r  inst_graphic/brom_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.337    inst_graphic/brom_addr[3]_i_5_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.267 r  inst_graphic/brom_addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.267    inst_graphic/brom_addr_reg[3]_i_1_n_7
    SLICE_X63Y132        FDRE                                         r  inst_graphic/brom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.824    -0.848    inst_graphic/clk_out1
    SLICE_X63Y132        FDRE                                         r  inst_graphic/brom_addr_reg[0]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X63Y132        FDRE (Hold_fdre_C_D)         0.105    -0.393    inst_graphic/brom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       23.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.537ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X66Y130        FDRE                                         r  inst_graphic/pixel_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X66Y130        FDRE                                         r  inst_graphic/pixel_in_reg[3]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X66Y130        FDRE (Setup_fdre_C_R)       -0.524    38.323    inst_graphic/pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.537    

Slack (MET) :             23.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X67Y130        FDRE                                         r  inst_graphic/pixel_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X67Y130        FDRE                                         r  inst_graphic/pixel_in_reg[2]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X67Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.632    

Slack (MET) :             23.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 2.064ns (13.132%)  route 13.653ns (86.868%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.811    14.786    inst_graphic/pixel0
    SLICE_X67Y130        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X67Y130        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X67Y130        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 23.632    

Slack (MET) :             23.679ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 2.064ns (13.172%)  route 13.605ns (86.828%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.764    14.739    inst_graphic/pixel0
    SLICE_X64Y129        FDRE                                         r  inst_graphic/pixel_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y129        FDRE                                         r  inst_graphic/pixel_in_reg[7]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y129        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                 23.679    

Slack (MET) :             23.684ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.665ns  (logic 2.064ns (13.176%)  route 13.601ns (86.824%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.760    14.734    inst_graphic/pixel0
    SLICE_X65Y129        FDSE                                         r  inst_graphic/pixel_in_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X65Y129        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X65Y129        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[1]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 23.684    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.557ns  (logic 2.064ns (13.267%)  route 13.493ns (86.733%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.652    14.627    inst_graphic/pixel0
    SLICE_X63Y130        FDSE                                         r  inst_graphic/pixel_in_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.484    38.463    inst_graphic/clk_out1
    SLICE_X63Y130        FDSE                                         r  inst_graphic/pixel_in_reg[8]/C
                         clock pessimism              0.480    38.944    
                         clock uncertainty           -0.098    38.846    
    SLICE_X63Y130        FDSE (Setup_fdse_C_S)       -0.429    38.417    inst_graphic/pixel_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDSE (Setup_fdse_C_S)       -0.429    38.418    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.529ns  (logic 2.064ns (13.292%)  route 13.465ns (86.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.609    -0.931    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y72         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=101, routed)         5.478     5.065    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.189 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.189    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X62Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     5.403 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.428     8.832    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.297     9.129 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.129    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X62Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     9.370 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.736    11.106    inst_graphic/brom_top_pixel_out[3]
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.298    11.404 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.444    11.848    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.972 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           0.963    12.935    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.059 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          0.792    13.851    inst_graphic/map_col_reg[7]_2
    SLICE_X61Y130        LUT5 (Prop_lut5_I3_O)        0.124    13.975 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.623    14.598    inst_graphic/pixel0
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.485    38.464    inst_graphic/clk_out1
    SLICE_X64Y130        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.945    
                         clock uncertainty           -0.098    38.847    
    SLICE_X64Y130        FDRE (Setup_fdre_C_R)       -0.429    38.418    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X36Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.406    inst_graphic/map_row[3]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[3]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.047    -0.443    inst_graphic/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[3]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[3]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.070    -0.417    inst_graphic/map_col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[6]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[6]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.070    -0.417    inst_graphic/map_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_col_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.349    inst_graphic/map_col[5]
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y144        FDRE                                         r  inst_graphic/map_col_reg[5]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X37Y144        FDRE (Hold_fdre_C_D)         0.066    -0.421    inst_graphic/map_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X36Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[4]/Q
                         net (fo=1, routed)           0.119    -0.340    inst_graphic/map_row[4]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[4]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.070    -0.420    inst_graphic/map_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y145        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.309    inst_graphic/inst_vga/v_counter_reg__1[0]
    SLICE_X33Y144        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.836    -0.837    inst_graphic/inst_vga/clk_out1
    SLICE_X33Y144        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[0]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.098    -0.465    
    SLICE_X33Y144        FDRE (Hold_fdre_C_D)         0.070    -0.395    inst_graphic/inst_vga/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y144        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=9, routed)           0.135    -0.324    inst_graphic/inst_vga/v_counter_reg__1[1]
    SLICE_X35Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/inst_vga/clk_out1
    SLICE_X35Y143        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[1]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X35Y143        FDRE (Hold_fdre_C_D)         0.066    -0.421    inst_graphic/inst_vga/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.563    -0.601    inst_graphic/clk_out1
    SLICE_X70Y147        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  inst_graphic/counter_h_reg[9]/Q
                         net (fo=4, routed)           0.141    -0.296    inst_graphic/counter_h_reg_n_0_[9]
    SLICE_X70Y146        LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    inst_graphic/counter_h[8]
    SLICE_X70Y146        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X70Y146        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X70Y146        FDRE (Hold_fdre_C_D)         0.120    -0.369    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/inst_vga/clk_out1
    SLICE_X37Y145        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/inst_vga/map_row_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.287    inst_graphic/map_row[6]
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X37Y143        FDRE                                         r  inst_graphic/map_row_reg[6]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.075    -0.412    inst_graphic/map_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inst_graphic/GreenGoblin_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/brom_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.279ns (81.768%)  route 0.062ns (18.232%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.556    -0.608    inst_graphic/clk_out1
    SLICE_X62Y132        FDRE                                         r  inst_graphic/GreenGoblin_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  inst_graphic/GreenGoblin_offset_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.382    inst_graphic/GreenGoblin_offset[3]
    SLICE_X63Y132        LUT2 (Prop_lut2_I1_O)        0.045    -0.337 r  inst_graphic/brom_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.337    inst_graphic/brom_addr[3]_i_5_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.267 r  inst_graphic/brom_addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.267    inst_graphic/brom_addr_reg[3]_i_1_n_7
    SLICE_X63Y132        FDRE                                         r  inst_graphic/brom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.824    -0.848    inst_graphic/clk_out1
    SLICE_X63Y132        FDRE                                         r  inst_graphic/brom_addr_reg[0]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X63Y132        FDRE (Hold_fdre_C_D)         0.105    -0.393    inst_graphic/brom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.126    





