/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire [25:0] _02_;
  wire [25:0] _03_;
  wire [27:0] _04_;
  reg [27:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [25:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_24z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [22:0] celloutsig_1_14z;
  wire [49:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_1z ? celloutsig_1_6z[6] : celloutsig_1_4z;
  assign celloutsig_1_2z = ~(celloutsig_1_1z & in_data[175]);
  assign celloutsig_0_8z = ~(celloutsig_0_7z[1] & celloutsig_0_1z[4]);
  assign celloutsig_0_22z = ~(celloutsig_0_3z[0] | celloutsig_0_16z[9]);
  assign celloutsig_0_32z = ~((celloutsig_0_17z[0] | celloutsig_0_21z[2]) & (celloutsig_0_19z[5] | celloutsig_0_2z[1]));
  assign celloutsig_1_1z = ~((in_data[110] | in_data[171]) & (in_data[108] | in_data[97]));
  assign celloutsig_0_66z = { celloutsig_0_16z[10:5], celloutsig_0_0z, celloutsig_0_22z } + _01_;
  assign celloutsig_0_14z = { _02_[25:20], _01_, _02_[11:6], _00_, _02_[4:1], celloutsig_0_10z } + { _03_[25], _02_[25:20], _01_, _02_[11:6], _00_, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z, 1'h1 };
  assign celloutsig_0_19z = celloutsig_0_14z[18:10] + { celloutsig_0_14z[0], celloutsig_0_17z };
  assign celloutsig_0_24z = celloutsig_0_2z[13:4] + celloutsig_0_12z[12:3];
  reg [27:0] _16_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 28'h0000000;
    else _16_ <= { celloutsig_0_4z[7:3], 2'h3, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _04_[27], _03_[25], _02_[25:20], _01_, _02_[11:6], _00_, _02_[4:1], _04_[0] } = _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 28'h0000000;
    else _05_ <= { celloutsig_0_14z[24:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z } / { 1'h1, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_12z[16:13] / { 1'h1, celloutsig_0_2z[4], celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_67z = { celloutsig_0_24z[6:0], celloutsig_0_32z } === celloutsig_0_17z;
  assign celloutsig_0_18z = ! in_data[64:59];
  assign celloutsig_0_0z = in_data[29:27] < in_data[39:37];
  assign celloutsig_1_3z = { in_data[163:161], celloutsig_1_1z, celloutsig_1_0z } < in_data[189:185];
  assign celloutsig_1_18z = celloutsig_1_10z & ~(celloutsig_1_11z);
  assign celloutsig_0_7z = { celloutsig_0_1z[4:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, 1'h1 };
  assign celloutsig_0_2z = { in_data[17:15], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[21:5], in_data[0] };
  assign celloutsig_0_4z = celloutsig_0_1z[14:6] * celloutsig_0_1z[10:2];
  assign celloutsig_1_6z = { in_data[119:112], celloutsig_1_2z, celloutsig_1_2z } * in_data[106:97];
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_6z } * { in_data[129:119], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_1_4z = { in_data[133:121], celloutsig_1_3z, celloutsig_1_2z } !== in_data[173:159];
  assign celloutsig_1_5z = { in_data[101:100], celloutsig_1_0z } !== { in_data[109], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_6z[1:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z } !== { in_data[150:140], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_9z = in_data[113:110] !== { in_data[144], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_6z = | in_data[60:50];
  assign celloutsig_1_10z = | { celloutsig_1_4z, celloutsig_1_2z, in_data[155:144] };
  assign celloutsig_0_11z = | { _00_, _02_[8:6], _02_[4:1], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_14z[10:7], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z } << { celloutsig_0_12z[17:14], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_1z[6:4] >> celloutsig_0_1z[3:1];
  assign celloutsig_0_16z = { _03_[25], _02_[25:20], _01_[7:3] } >> _05_[11:0];
  assign celloutsig_1_12z = { celloutsig_1_6z[5], celloutsig_1_8z, celloutsig_1_2z } >>> { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[175:174], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_3z } >>> in_data[142:134];
  assign celloutsig_1_17z = { celloutsig_1_14z[21:3], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z } >>> { in_data[160:122], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_17z[7:1], celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z } >>> { celloutsig_1_14z[18:7], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[67:53] - { in_data[18:5], celloutsig_0_0z };
  assign celloutsig_1_8z = ~((celloutsig_1_6z[5] & celloutsig_1_3z) | celloutsig_1_1z);
  assign celloutsig_1_0z = ~((in_data[168] & in_data[97]) | (in_data[181] & in_data[166]));
  assign celloutsig_0_10z = ~((in_data[13] & in_data[36]) | (celloutsig_0_1z[9] & celloutsig_0_7z[4]));
  assign { celloutsig_0_12z[0], celloutsig_0_12z[17:2] } = { celloutsig_0_6z, celloutsig_0_2z[15:0] } ^ { celloutsig_0_8z, celloutsig_0_2z[18:4], celloutsig_0_10z };
  assign { _02_[19:12], _02_[5], _02_[0] } = { _01_, _00_, celloutsig_0_10z };
  assign _03_[24:0] = { _02_[25:20], _01_, _02_[11:6], _00_, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z, 1'h1 };
  assign _04_[26:1] = { _03_[25], _02_[25:20], _01_, _02_[11:6], _00_, _02_[4:1] };
  assign { out_data[128], out_data[116:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
