Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture cheating of entity xil_defaultlib.Generic_ALU [generic_alu_default]
Compiling architecture cheat_test of entity xil_defaultlib.alu_testbench
Built simulation snapshot ALU_Testbench_behav
