
*** Running vivado
    with args -log img_pro.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source img_pro.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/Xilinx/Vivado/2018.3/scripts/Vivado_init.tcl'
source img_pro.tcl -notrace
Command: synth_design -top img_pro -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 401.203 ; gain = 101.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'img_pro' [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:9]
INFO: [Synth 8-6157] synthesizing module 'rgb2yuv' [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:6]
WARNING: [Synth 8-6014] Unused sequential element rgb_r1_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:61]
WARNING: [Synth 8-6014] Unused sequential element rgb_r2_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:62]
WARNING: [Synth 8-6014] Unused sequential element rgb_g1_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:64]
WARNING: [Synth 8-6014] Unused sequential element rgb_g2_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:65]
WARNING: [Synth 8-6014] Unused sequential element rgb_b1_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:67]
WARNING: [Synth 8-6014] Unused sequential element rgb_b2_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:68]
WARNING: [Synth 8-6014] Unused sequential element yuv_cb0_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:87]
WARNING: [Synth 8-6014] Unused sequential element yuv_cr0_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:88]
WARNING: [Synth 8-6014] Unused sequential element yuv_cb1_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:53]
WARNING: [Synth 8-6014] Unused sequential element yuv_cr1_reg was removed.  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:54]
INFO: [Synth 8-6155] done synthesizing module 'rgb2yuv' (1#1) [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:6]
INFO: [Synth 8-6157] synthesizing module 'im2bw' [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v:5]
	Parameter THRESHOLD bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'im2bw' (2#1) [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v:5]
INFO: [Synth 8-6157] synthesizing module 'dilation' [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v:8]
INFO: [Synth 8-638] synthesizing module 'shift_RAM_3X3_1bit' [c:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_1bit/synth/shift_RAM_3X3_1bit.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 640 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_1bit/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_1bit/synth/shift_RAM_3X3_1bit.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'shift_RAM_3X3_1bit' (7#1) [c:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_1bit/synth/shift_RAM_3X3_1bit.vhd:68]
WARNING: [Synth 8-689] width (8) of port connection 'Q' does not match port width (1) of module 'shift_RAM_3X3_1bit' [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v:138]
WARNING: [Synth 8-689] width (8) of port connection 'D' does not match port width (1) of module 'shift_RAM_3X3_1bit' [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v:142]
WARNING: [Synth 8-689] width (8) of port connection 'Q' does not match port width (1) of module 'shift_RAM_3X3_1bit' [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v:145]
WARNING: [Synth 8-3848] Net din in module/entity dilation does not have driver. [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v:135]
INFO: [Synth 8-6155] done synthesizing module 'dilation' (8#1) [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v:8]
WARNING: [Synth 8-5788] Register img_vs_out_reg in module img_pro is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [Synth 8-5788] Register img_clken_out_reg in module img_pro is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [Synth 8-6155] done synthesizing module 'img_pro' (9#1) [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:9]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_12_legacy has unconnected port a[3]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_12_legacy has unconnected port a[2]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_12_legacy has unconnected port a[1]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_12_legacy has unconnected port a[0]
WARNING: [Synth 8-3331] design dilation has unconnected port in_vsync
WARNING: [Synth 8-3331] design dilation has unconnected port in_clken
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 474.758 ; gain = 174.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ins_shift_RAM_0:D[0] to constant 0 [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v:134]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.758 ; gain = 174.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.758 ; gain = 174.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 791.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 791.730 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 791.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 791.730 ; gain = 491.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 791.730 ; gain = 491.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ins_dilation/ins_shift_RAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ins_dilation/ins_shift_RAM_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 791.730 ; gain = 491.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 791.730 ; gain = 491.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'data_valid_out_reg' into 'ins_im2bw/yuv_valid_d_reg' [C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:94]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_12_legacy has unconnected port a[3]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_12_legacy has unconnected port a[2]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_12_legacy has unconnected port a[1]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_12_legacy has unconnected port a[0]
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_g0_reg[0]' (FDC) to 'ins_rgb2yuv/rgb_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_b0_reg[13]' (FDC) to 'ins_rgb2yuv/rgb_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_b0_reg[14]' (FDC) to 'ins_rgb2yuv/rgb_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_r0_reg[15]' (FDC) to 'ins_rgb2yuv/rgb_b0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_rgb2yuv/rgb_b0_reg[15] )
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[0]' (FDC) to 'img_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[1]' (FDC) to 'img_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[2]' (FDC) to 'img_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[3]' (FDC) to 'img_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[4]' (FDC) to 'img_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[5]' (FDC) to 'img_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[6]' (FDC) to 'img_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[7]' (FDC) to 'img_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[8]' (FDC) to 'img_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[9]' (FDC) to 'img_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[10]' (FDC) to 'img_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[11]' (FDC) to 'img_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[12]' (FDC) to 'img_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[13]' (FDC) to 'img_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[14]' (FDC) to 'img_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[15]' (FDC) to 'img_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_valid_d_reg[1]' (FDC) to 'ins_im2bw/yuv_valid_d_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 791.730 ; gain = 491.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 794.594 ; gain = 494.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 794.965 ; gain = 495.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin ins_dilation/ins_shift_RAM_0:D[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    24|
|3     |LUT1    |     4|
|4     |LUT2    |    43|
|5     |LUT3    |    33|
|6     |LUT4    |    23|
|7     |LUT5    |     4|
|8     |LUT6    |     5|
|9     |SRLC32E |    40|
|10    |FDCE    |    71|
|11    |FDRE    |    14|
|12    |IBUF    |    29|
|13    |OBUF    |    27|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 805.340 ; gain = 188.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 805.340 ; gain = 505.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 816.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 816.898 ; gain = 521.887
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/baddog/Desktop/img_sim/img_sim/img_sim.runs/synth_1/img_pro.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file img_pro_utilization_synth.rpt -pb img_pro_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 11:35:43 2024...
