// Seed: 1289327800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10 = id_1;
  assign id_7 = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd57
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  wire [id_3 : -1  -  -1] id_5;
  wire id_6;
  assign id_4[id_3] = -1;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_5,
      id_1,
      id_5,
      id_6,
      id_6,
      id_5
  );
endmodule
