# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AXI2WB_bridge test.srcs/sources_1/new/Cmplt_top.v" \
"../../../../AXI2WB_bridge test.srcs/sources_1/new/axi_master_dummy.v" \
"../../../../AXI2WB_bridge test.srcs/sources_1/imports/AXI_WISHBONE_BRIDGE/complete_bridge.v" \
"../../../../AXI2WB_bridge test.srcs/sources_1/new/wb_slave_dummy.v" \
"../../../../AXI2WB_bridge test.srcs/sim_1/new/cmplt_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
