============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 20 2021  10:43:27 am
  Module:                 top_nft
  Operating conditions:   NCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   BCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (768 ps) Late External Delay Assertion at pin intr_overflow_o
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.select_reg/CP
          Clock: (R) clk
       Endpoint: (R) intr_overflow_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1132                  
             Slack:=     768                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11346 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.select_reg/CP        -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.select_reg/Q         -       CP->Q  R     DFKCNQD4HPBWPLVT      2   9.5    21    78      78    (-,-) 
  dut_pmu_ahb/g94149/ZN                    -       A2->ZN F     ND2D3HPBWPLVT         6  32.5    67    46     124    (-,-) 
  dut_pmu_ahb/g80490/ZN                    -       I->ZN  R     INVD2HPBWPLVT         2  22.4    61    51     175    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96252/ZN       -       I->ZN  F     INVD4HPBWPLVT        11  55.7    50    43     218    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96251/ZN       -       I->ZN  R     INVD6HPBWPLVT        12  82.2    70    53     271    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96179/Z        -       I->Z   R     BUFFD4HPBWPLVT       10  44.6    60    59     330    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96178/ZN       -       I->ZN  F     INVD3HPBWPLVT         7  25.7    36    33     363    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96177/ZN       -       I->ZN  R     INVD2HPBWPLVT        10  33.2    84    57     420    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96176/Z        -       I->Z   R     BUFFD2HPBWPLVT        6  18.8    51    59     479    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96174/ZN       -       I->ZN  F     INVD2HPBWPLVT         3  12.0    28    25     504    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92716__6417/ZN -       C1->ZN R     OAI222D4HPBWPLVT      4  11.7    27   110     614    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92333__2802/Z  -       A2->Z  R     AN4XD1HPBWPLVT        1   3.7    37    66     680    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92249__7098/ZN -       A2->ZN F     ND2D1HPBWPLVT         1   5.4    39    33     713    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92157__1881/ZN -       A1->ZN R     OAI31D2HPBWPLVT       3   8.8    89    70     783    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92110__6260/Z  -       A1->Z  R     OR4D1HPBWPLVT         1   3.4    28    63     846    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92091__4733/ZN -       A3->ZN F     NR4D0HPBWPLVT         1   3.7    43    33     879    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92080__2802/ZN -       A1->ZN R     ND3D1HPBWPLVT         1   6.9    49    38     916    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92075__1617/Z  -       A1->Z  R     AN2D8HPBWPLVT         1 502.1   312   207    1123    (-,-) 
  intr_overflow_o                          -       -      R     (port)                -     -     -     9    1132    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 2: MET (786 ps) Late External Delay Assertion at pin intr_RDC_o
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk3.state_reg[1]/CP
          Clock: (R) clk
       Endpoint: (F) intr_RDC_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=     786                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11352 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk3.state_reg[1]/CP     -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk3.state_reg[1]/Q      -       CP->Q  F     DFQD4HPBWPLVT          8  25.0    34   100     100    (-,-) 
  dut_pmu_ahb/g94530/Z                    -       I->Z   F     BUFFD6HPBWPLVT        15  44.6    32    50     150    (-,-) 
  dut_pmu_ahb/g94525/ZN                   -       I->ZN  R     INVD2HPBWPLVT          8  25.5    65    46     196    (-,-) 
  dut_pmu_ahb/g94506/Z                    -       A1->Z  R     OR2D2HPBWPLVT         10  26.5    74    81     277    (-,-) 
  dut_pmu_ahb/g80503/ZN                   -       I->ZN  F     INVD1HPBWPLVT          2   7.6    38    34     311    (-,-) 
  dut_pmu_ahb/g80221/ZN                   -       A2->ZN R     OAI21D2HPBWPLVT        5  13.4    79    58     369    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95304/ZN      -       A1->ZN R     IND2D1HPBWP            2   8.1    66    78     447    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97570/ZN      -       A2->ZN F     ND3D2HPBWPLVT          1   3.7    44    32     479    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97568/ZN      -       A2->ZN F     IOA21D2HPBWPLVT        2   6.3    27    52     532    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97173/ZN      -       A1->ZN F     IND2D2HPBWPLVT         1   5.0    40    40     572    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94395/ZN      -       A1->ZN R     ND2D2HPBWPLVT          2   6.5    28    24     596    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97171/ZN      -       A1->ZN R     INR2D2HPBWPLVT         1   5.1    38    46     642    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94366/ZN      -       B1->ZN F     INR2D2HPBWPLVT         1   4.9    18    16     658    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94337/ZN      -       A1->ZN R     NR2D2HPBWPLVT          1   5.1    36    26     684    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97906/ZN      -       A->ZN  F     MAOI222D1HPBWPLVT      1   4.9    85    55     739    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97905/CO      -       A->CO  F     FCICIND1HPBWPLVT       2   6.2    42    87     826    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92472__1617/Z -       A1->Z  F     OR2XD1HPBWPLVT         1   6.1    30    54     879    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92273__2802/Z -       A1->Z  F     OR4D8HPBWPLVT          2 504.5   222   228    1107    (-,-) 
  intr_RDC_o                              -       -      F     (port)                 -     -     -     7    1114    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 3: MET (790 ps) Late External Delay Assertion at pin hrdata_o[18]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[18]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1110                  
             Slack:=     790                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11327 

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)         2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT      3  26.4    38   125     125    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        9  52.2    48    39     164    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT      16  39.4    37    52     216    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT       13  32.2   306   180     397    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT       12  27.9   141   123     520    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT      14  35.9    92    86     606    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT       6  13.4   157   120     726    (-,-) 
  dut_pmu_ahb/g116382/Z                     -       B1->Z  R     AO221D0HPBWPLVT      1   3.1    44    88     813    (-,-) 
  dut_pmu_ahb/g115567/Z                     -       C->Z   R     AO221D0HPBWPLVT      1   6.2    69    75     888    (-,-) 
  dut_pmu_ahb/g115528/Z                     -       A1->Z  R     OR2D8HPBWPLVT        1 502.1   310   213    1101    (-,-) 
  hrdata_o[18]                              -       -      R     (port)               -     -     -     9    1110    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 4: MET (794 ps) Late External Delay Assertion at pin hrdata_o[8]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1106                  
             Slack:=     794                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11337 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  27.3    71   145     145    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         13  38.3    44    39     184    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         13  32.1   305   184     368    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT          3   9.7    64    25     393    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT          8  18.7    95    70     464    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT         14  33.5   166   122     586    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP             7  16.0   100   112     698    (-,-) 
  dut_pmu_ahb/g116444/Z                     -       A1->Z  R     AO221D0HPBWPLVT        1   3.4    47    75     773    (-,-) 
  dut_pmu_ahb/g116010/ZN                    -       C->ZN  F     AOI211XD0HPBWPLVT      1   3.6    73    40     813    (-,-) 
  dut_pmu_ahb/g115801/Z                     -       A1->Z  F     AO31D1HPBWPLVT         1   3.7    27    60     873    (-,-) 
  dut_pmu_ahb/g115489/ZN                    -       A2->ZN R     ND4D8HPBWPLVT          1 502.1   311   225    1097    (-,-) 
  hrdata_o[8]                               -       -      R     (port)                 -     -     -     9    1106    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 5: MET (798 ps) Late External Delay Assertion at pin hrdata_o[24]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[4]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[24]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=     798                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11321 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[4]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[4]/Q  -       CP->Q  F     DFD4HPBWPLVT          12  43.8    44   110     110    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A2->ZN R     NR2D3HPBWPLVT          4  19.6    74    57     167    (-,-) 
  dut_pmu_ahb/g94549/ZN                     -       I->ZN  F     INVD4HPBWPLVT         14  45.7    46    41     207    (-,-) 
  dut_pmu_ahb/g117302/ZN                    -       A1->ZN R     NR2D1HPBWPLVT         13  32.6   310   185     392    (-,-) 
  dut_pmu_ahb/g117264/ZN                    -       I->ZN  F     INVD2HPBWPLVT          4  12.0    77    41     432    (-,-) 
  dut_pmu_ahb/g117260/ZN                    -       I->ZN  R     INVD2HPBWPLVT         14  32.5    84    67     500    (-,-) 
  dut_pmu_ahb/g117251/Z                     -       I->Z   R     CKBD1HPBWP            11  27.6   166   133     632    (-,-) 
  dut_pmu_ahb/g116277/Z                     -       B1->Z  R     AO221D0HPBWPLVT        1   3.5    48    91     723    (-,-) 
  dut_pmu_ahb/g115898/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.7    80    39     763    (-,-) 
  dut_pmu_ahb/g115821/Z                     -       A1->Z  F     AN4XD1HPBWPLVT         1   3.6    22    49     812    (-,-) 
  dut_pmu_ahb/g115534/ZN                    -       B1->ZN R     OAI22D1HPBWPLVT        1   6.2   101    62     874    (-,-) 
  dut_pmu_ahb/g115523/Z                     -       A1->Z  R     OR2D8HPBWPLVT          1 502.1   310   219    1093    (-,-) 
  hrdata_o[24]                              -       -      R     (port)                 -     -     -     9    1102    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 6: MET (801 ps) Late External Delay Assertion at pin hrdata_o[25]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[25]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1099                  
             Slack:=     801                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11320 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  26.4    38   125     125    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  52.2    48    39     164    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  39.4    37    52     216    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.2   306   180     397    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  27.9   141   123     520    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.9    92    86     606    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  13.4   157   120     726    (-,-) 
  dut_pmu_ahb/g115697/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.1    44    88     813    (-,-) 
  dut_pmu_ahb/g115607/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.6    75    37     850    (-,-) 
  dut_pmu_ahb/g115495/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   311   239    1090    (-,-) 
  hrdata_o[25]                              -       -      R     (port)                -     -     -     9    1099    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 7: MET (802 ps) Late External Delay Assertion at pin hrdata_o[1]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1098                  
             Slack:=     802                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11344 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  45.6    48   111     111    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   8.8    49    41     153    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  14.5    90    64     216    (-,-) 
  dut_pmu_ahb/g117329/ZN                    -       I->ZN  R     INVD3HPBWPLVT        15  36.7    68    61     277    (-,-) 
  dut_pmu_ahb/g117109/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         7  17.7   106    77     354    (-,-) 
  dut_pmu_ahb/g117075/ZN                    -       I->ZN  R     INVD1HPBWPLVT         8  19.8   103    85     439    (-,-) 
  dut_pmu_ahb/g117074/Z                     -       I->Z   R     BUFFD2HPBWPLVT       13  28.8    75    74     513    (-,-) 
  dut_pmu_ahb/g117069/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  32.9   163   118     631    (-,-) 
  dut_pmu_ahb/g116333/ZN                    -       C1->ZN F     AOI222D0HPBWPLVT      1   3.7   102    81     712    (-,-) 
  dut_pmu_ahb/g115624/Z                     -       A3->Z  F     AN4XD1HPBWPLVT        1   3.1    20    58     770    (-,-) 
  dut_pmu_ahb/g115542/ZN                    -       B2->ZN R     OAI221D0HPBWPLVT      1   6.2   154    92     862    (-,-) 
  dut_pmu_ahb/g115508/Z                     -       A1->Z  R     OR2D8HPBWPLVT         1 502.1   310   227    1089    (-,-) 
  hrdata_o[1]                               -       -      R     (port)                -     -     -     9    1098    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 8: MET (804 ps) Late External Delay Assertion at pin hrdata_o[17]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[17]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=     804                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11328 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  26.4    38   125     125    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  52.2    48    39     164    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  39.4    37    52     216    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.2   306   180     397    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  27.9   141   123     520    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.9    92    86     606    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  13.4   157   120     726    (-,-) 
  dut_pmu_ahb/g116383/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.1    44    88     813    (-,-) 
  dut_pmu_ahb/g115571/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.7    78    37     851    (-,-) 
  dut_pmu_ahb/g115506/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   311   236    1087    (-,-) 
  hrdata_o[17]                              -       -      R     (port)                -     -     -     9    1096    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 9: MET (804 ps) Late External Delay Assertion at pin hrdata_o[21]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[21]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=     804                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11324 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  26.4    38   125     125    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  52.2    48    39     164    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  39.4    37    52     216    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.2   306   180     397    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  27.9   141   123     520    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.9    92    86     606    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  13.4   157   120     726    (-,-) 
  dut_pmu_ahb/g116423/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.1    44    88     813    (-,-) 
  dut_pmu_ahb/g115563/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.7    78    37     851    (-,-) 
  dut_pmu_ahb/g115530/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   311   236    1087    (-,-) 
  hrdata_o[21]                              -       -      R     (port)                -     -     -     9    1096    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 10: MET (804 ps) Late External Delay Assertion at pin hrdata_o[22]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[22]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=     804                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11323 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  26.4    38   125     125    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  52.2    48    39     164    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  39.4    37    52     216    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.2   306   180     397    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  27.9   141   123     520    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.9    92    86     606    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  13.4   157   120     726    (-,-) 
  dut_pmu_ahb/g116415/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.1    44    88     813    (-,-) 
  dut_pmu_ahb/g115543/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.7    78    37     851    (-,-) 
  dut_pmu_ahb/g115504/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   311   236    1087    (-,-) 
  hrdata_o[22]                              -       -      R     (port)                -     -     -     9    1096    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 11: MET (804 ps) Late External Delay Assertion at pin hrdata_o[23]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[23]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=     804                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11322 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  26.4    38   125     125    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  52.2    48    39     164    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  39.4    37    52     216    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.2   306   180     397    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  27.9   141   123     520    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.9    92    86     606    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  13.4   157   120     726    (-,-) 
  dut_pmu_ahb/g116387/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.1    44    88     813    (-,-) 
  dut_pmu_ahb/g115564/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.7    78    37     851    (-,-) 
  dut_pmu_ahb/g115529/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   311   236    1087    (-,-) 
  hrdata_o[23]                              -       -      R     (port)                -     -     -     9    1096    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 12: MET (804 ps) Late External Delay Assertion at pin hrdata_o[19]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[19]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=     804                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11326 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN F     DFKCND4HPBWPLVT       3  25.7    28   111     111    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN R     ND2D8HPBWPLVT         9  54.5    42    33     144    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   R     BUFFD4HPBWPLVT       16  39.8    54    52     196    (-,-) 
  dut_pmu_ahb/g117500/ZN                    -       A2->ZN F     NR2D2HPBWPLVT        13  32.1    57    46     243    (-,-) 
  dut_pmu_ahb/g117383/ZN                    -       I->ZN  R     INVD1HPBWPLVT         6  19.5   100    71     313    (-,-) 
  dut_pmu_ahb/g117382/ZN                    -       I->ZN  F     INVD2HPBWPLVT        13  28.5    58    52     365    (-,-) 
  dut_pmu_ahb/g117380/Z                     -       I->Z   F     CKBD1HPBWP           15  34.9   245   172     537    (-,-) 
  dut_pmu_ahb/g115885/Z                     -       A1->Z  F     AO221D0HPBWPLVT       1   3.1    47   132     669    (-,-) 
  dut_pmu_ahb/g115721/ZN                    -       C->ZN  R     AOI221D0HPBWPLVT      1   3.8   161   123     791    (-,-) 
  dut_pmu_ahb/g115510/ZN                    -       B->ZN  F     OAI21D1HPBWPLVT       1   3.7    58    47     839    (-,-) 
  dut_pmu_ahb/g115494/ZN                    -       A1->ZN R     ND2D1HPBWPLVT         1   3.7    31    30     869    (-,-) 
  dut_pmu_ahb/g115490/ZN                    -       A2->ZN F     ND4D8HPBWPLVT         1 502.1   202   218    1087    (-,-) 
  hrdata_o[19]                              -       -      F     (port)                -     -     -     9    1096    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 13: MET (805 ps) Late External Delay Assertion at pin hrdata_o[14]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1095                  
             Slack:=     805                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11331 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT        3  26.4    38   125     125    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A1->ZN F     NR2D3HPBWPLVT          4  19.1    33    24     149    (-,-) 
  dut_pmu_ahb/g94549/ZN                     -       I->ZN  R     INVD4HPBWPLVT         14  47.2    61    44     193    (-,-) 
  dut_pmu_ahb/g117504/ZN                    -       A1->ZN F     NR2D1HPBWPLVT          4  10.5    42    38     231    (-,-) 
  dut_pmu_ahb/g117466/Z                     -       I->Z   F     CKBD1HPBWPLVT         15  35.3   196   136     367    (-,-) 
  dut_pmu_ahb/g117461/Z                     -       I->Z   F     BUFFD4HPBWPLVT        13  31.2    36    74     441    (-,-) 
  dut_pmu_ahb/g117460/Z                     -       I->Z   F     CKBD1HPBWP            13  28.5   201   141     582    (-,-) 
  dut_pmu_ahb/g115921/Z                     -       B2->Z  F     AO22D0HPBWPLVT         1   3.3    38   108     691    (-,-) 
  dut_pmu_ahb/g115755/ZN                    -       C->ZN  R     AOI211XD0HPBWPLVT      1   3.7    80    68     759    (-,-) 
  dut_pmu_ahb/g115618/ZN                    -       A1->ZN F     ND4D1HPBWPLVT          1   3.6    79    53     812    (-,-) 
  dut_pmu_ahb/g115566/ZN                    -       A1->ZN R     AOI22D1HPBWPLVT        1   3.7    64    55     866    (-,-) 
  dut_pmu_ahb/g115493/ZN                    -       A1->ZN F     ND4D8HPBWPLVT          1 502.1   202   219    1086    (-,-) 
  hrdata_o[14]                              -       -      F     (port)                 -     -     -     9    1095    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 14: MET (806 ps) Late External Delay Assertion at pin hrdata_o[31]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[31]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1094                  
             Slack:=     806                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11314 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  27.3    71   145     145    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         13  38.3    44    39     184    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         13  32.1   305   184     368    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT          3   9.7    64    25     393    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT          8  18.7    95    70     464    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT         14  33.5   166   122     586    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP             7  16.0   100   112     698    (-,-) 
  dut_pmu_ahb/g115649/ZN                    -       A2->ZN F     AOI221D0HPBWPLVT       1   3.6    85    54     751    (-,-) 
  dut_pmu_ahb/g115540/ZN                    -       A2->ZN R     AOI31D1HPBWPLVT        1   3.5    70    57     808    (-,-) 
  dut_pmu_ahb/g115516/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.7    66    44     852    (-,-) 
  dut_pmu_ahb/g115499/ZN                    -       A1->ZN R     ND4D8HPBWPLVT          1 502.1   311   233    1086    (-,-) 
  hrdata_o[31]                              -       -      R     (port)                 -     -     -     9    1094    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 15: MET (807 ps) Late External Delay Assertion at pin intr_quota_o
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[7]/CP
          Clock: (R) clk
       Endpoint: (F) intr_quota_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1093                  
             Slack:=     807                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11347 

#---------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[7]/CP              -       -      R     (arrival)         2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[7]/QN              -       CP->QN R     DFKCND4HPBWPLVT      7  27.9    40   126     126    (-,-) 
  dut_pmu_ahb/g94556/ZN                                  -       A1->ZN F     ND2D4HPBWPLVT        8  30.4    52    38     164    (-,-) 
  dut_pmu_ahb/g80479/ZN                                  -       A1->ZN R     NR2XD3HPBWPLVT       3  15.1    36    32     196    (-,-) 
  dut_pmu_ahb/g80475/ZN                                  -       I->ZN  F     INVD2HPBWPLVT        2  11.8    24    22     219    (-,-) 
  dut_pmu_ahb/g80431/Z                                   -       A1->Z  F     OR2D1HPBWPLVT        2   7.0    34    50     269    (-,-) 
  dut_pmu_ahb/g117300/Z                                  -       A1->Z  F     OR2D4HPBWPLVT       12  38.9    43    64     334    (-,-) 
  dut_pmu_ahb/g117212/ZN                                 -       I->ZN  R     INVD3HPBWPLVT       13  40.3    69    51     384    (-,-) 
  dut_pmu_ahb/g117198/Z                                  -       I->Z   R     BUFFD4HPBWPLVT       9  28.2    40    48     433    (-,-) 
  dut_pmu_ahb/g117197/ZN                                 -       I->ZN  F     INVD1HPBWPLVT        3   9.8    36    32     465    (-,-) 
  dut_pmu_ahb/g116909/Z                                  -       S->Z   R     MUX2D2HPBWPLVT       3   8.3    36    70     534    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2287/ZN -       B1->ZN F     INR2XD0HPBWPLVT      2   5.7    46    35     569    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2257/ZN -       A1->ZN F     IND3D1HPBWPLVT       2   6.3    72    75     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2240/Z  -       B->Z   F     AO211D1HPBWPLVT      2   6.2    39    95     739    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2234/Z  -       A2->Z  F     OA221D1HPBWPLVT      1   3.7    29    59     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2232/ZN -       B->ZN  R     OAI31D1HPBWPLVT      1   3.7    82    30     828    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2231/ZN -       B1->ZN F     IIND4D1HPBWPLVT      1   5.8    94    73     902    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g29183/Z           -       A1->Z  F     OR2D8HPBWPLVT        2 504.5   210   185    1087    (-,-) 
  intr_quota_o                                           -       -      F     (port)               -     -     -     7    1093    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (807 ps) Late External Delay Assertion at pin hrdata_o[30]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[30]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1093                  
             Slack:=     807                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11315 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  27.3    71   145     145    (-,-) 
  dut_pmu_ahb/g94544/ZN                     -       A1->ZN F     NR2XD3HPBWPLVT         6  32.3    47    40     185    (-,-) 
  dut_pmu_ahb/g94539/ZN                     -       I->ZN  R     INVD6HPBWPLVT         13  37.1    36    33     218    (-,-) 
  dut_pmu_ahb/g117301/ZN                    -       A2->ZN F     NR2D1HPBWPLVT          9  24.2    83    57     275    (-,-) 
  dut_pmu_ahb/g117234/ZN                    -       I->ZN  R     INVD3HPBWPLVT          7  20.3    46    44     319    (-,-) 
  dut_pmu_ahb/g117233/ZN                    -       I->ZN  F     INVD2HPBWPLVT         13  28.9    50    41     360    (-,-) 
  dut_pmu_ahb/g117231/Z                     -       I->Z   F     CKBD1HPBWP            13  28.9   204   147     507    (-,-) 
  dut_pmu_ahb/g116808/Z                     -       B2->Z  F     AO22D0HPBWPLVT         1   3.4    38   109     616    (-,-) 
  dut_pmu_ahb/g116291/ZN                    -       B->ZN  R     AOI211XD0HPBWPLVT      1   3.7    99    66     682    (-,-) 
  dut_pmu_ahb/g115825/ZN                    -       A1->ZN F     ND4D1HPBWPLVT          1   3.1    75    53     734    (-,-) 
  dut_pmu_ahb/g115520/ZN                    -       B1->ZN R     AOI221D0HPBWPLVT       1   3.7   155   114     848    (-,-) 
  dut_pmu_ahb/g115500/ZN                    -       A1->ZN F     ND4D8HPBWPLVT          1 502.1   202   236    1084    (-,-) 
  hrdata_o[30]                              -       -      F     (port)                 -     -     -     9    1093    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 17: MET (812 ps) Late External Delay Assertion at pin hrdata_o[27]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[27]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1088                  
             Slack:=     812                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11318 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  45.6    48   111     111    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   8.8    49    41     153    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  14.5    90    64     216    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          3   8.3    90    74     290    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  32.8    84    78     368    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT        14  33.9    86    78     446    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT         10  24.2    51    45     491    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT         14  33.5   166   105     596    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  35.9    92    88     683    (-,-) 
  dut_pmu_ahb/g117135/ZN                    -       I->ZN  F     INVD1HPBWPLVT          2   5.8    38    32     716    (-,-) 
  dut_pmu_ahb/g117134/ZN                    -       I->ZN  R     INVD1HPBWPLVT          2   6.0    36    31     747    (-,-) 
  dut_pmu_ahb/g116020/ZN                    -       A1->ZN F     AOI211XD0HPBWPLVT      1   3.6    58    45     792    (-,-) 
  dut_pmu_ahb/g115740/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.6    27    61     853    (-,-) 
  dut_pmu_ahb/g115501/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   311   226    1079    (-,-) 
  hrdata_o[27]                              -       -      R     (port)                 -     -     -     9    1088    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 18: MET (812 ps) Late External Delay Assertion at pin hrdata_o[15]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1088                  
             Slack:=     812                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11330 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/Q  -       CP->Q  F     DFKCND4HPBWPLVT        3  14.5    24    98      98    (-,-) 
  dut_pmu_ahb/g76613/Z                      -       I->Z   F     BUFFD4HPBWPLVT        13  34.1    33    43     141    (-,-) 
  dut_pmu_ahb/g117277/ZN                    -       A1->ZN R     ND2D1HPBWPLVT          5  13.6    75    50     191    (-,-) 
  dut_pmu_ahb/g117181/ZN                    -       I->ZN  F     INVD1HPBWPLVT          4  11.3    47    42     233    (-,-) 
  dut_pmu_ahb/g117107/ZN                    -       A2->ZN R     ND2D1HPBWPLVT          3   8.7    52    43     276    (-,-) 
  dut_pmu_ahb/g117025/ZN                    -       I->ZN  F     INVD1HPBWPLVT         10  23.1    78    58     334    (-,-) 
  dut_pmu_ahb/g117016/Z                     -       I->Z   F     CKBD1HPBWP            13  28.3   200   151     486    (-,-) 
  dut_pmu_ahb/g117014/Z                     -       I->Z   F     CKBD1HPBWP            10  23.1   165   153     638    (-,-) 
  dut_pmu_ahb/g116549/Z                     -       A1->Z  F     AO22D0HPBWPLVT         1   3.4    37    92     731    (-,-) 
  dut_pmu_ahb/g116015/ZN                    -       B->ZN  R     AOI211XD0HPBWPLVT      1   3.7    80    66     797    (-,-) 
  dut_pmu_ahb/g115741/Z                     -       A2->Z  R     AO31D1HPBWPLVT         1   3.7    33    62     859    (-,-) 
  dut_pmu_ahb/g115502/ZN                    -       A3->ZN F     ND4D8HPBWPLVT          1 502.1   202   220    1079    (-,-) 
  hrdata_o[15]                              -       -      F     (port)                 -     -     -     9    1088    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 19: MET (814 ps) Late External Delay Assertion at pin hrdata_o[13]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1086                  
             Slack:=     814                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11332 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT          4  27.3    71   145     145    (-,-) 
  dut_pmu_ahb/g94544/ZN                     -       A1->ZN F     NR2XD3HPBWPLVT        6  32.3    47    40     185    (-,-) 
  dut_pmu_ahb/g94539/ZN                     -       I->ZN  R     INVD6HPBWPLVT        13  37.1    36    33     218    (-,-) 
  dut_pmu_ahb/g117503/ZN                    -       A2->ZN F     NR2D2HPBWP           14  32.8    72    53     271    (-,-) 
  dut_pmu_ahb/g117441/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   8.7    52    47     318    (-,-) 
  dut_pmu_ahb/g117442/ZN                    -       I->ZN  F     INVD1HPBWPLVT         6  13.7    49    42     360    (-,-) 
  dut_pmu_ahb/g117439/Z                     -       I->Z   F     CKBD1HPBWP           15  33.2   233   163     522    (-,-) 
  dut_pmu_ahb/g116279/ZN                    -       B1->ZN R     AOI221D0HPBWPLVT      1   3.7   155   145     667    (-,-) 
  dut_pmu_ahb/g115813/ZN                    -       A3->ZN F     ND4D1HPBWPLVT         1   3.1    76    59     726    (-,-) 
  dut_pmu_ahb/g115726/ZN                    -       B1->ZN R     AOI221D0HPBWPLVT      1   3.7   155   114     841    (-,-) 
  dut_pmu_ahb/g115496/ZN                    -       A2->ZN F     ND4D8HPBWPLVT         1 502.1   202   236    1077    (-,-) 
  hrdata_o[13]                              -       -      F     (port)                -     -     -     9    1086    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 20: MET (814 ps) Late External Delay Assertion at pin hrdata_o[28]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[28]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1086                  
             Slack:=     814                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11317 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/Q  -       CP->Q  F     DFKCND4HPBWPLVT       3  14.5    24    98      98    (-,-) 
  dut_pmu_ahb/g76613/Z                      -       I->Z   F     BUFFD4HPBWPLVT       13  34.1    33    43     141    (-,-) 
  dut_pmu_ahb/g117277/ZN                    -       A1->ZN R     ND2D1HPBWPLVT         5  13.6    75    50     191    (-,-) 
  dut_pmu_ahb/g117181/ZN                    -       I->ZN  F     INVD1HPBWPLVT         4  11.3    47    42     233    (-,-) 
  dut_pmu_ahb/g117107/ZN                    -       A2->ZN R     ND2D1HPBWPLVT         3   8.7    52    43     276    (-,-) 
  dut_pmu_ahb/g117025/ZN                    -       I->ZN  F     INVD1HPBWPLVT        10  23.1    78    58     334    (-,-) 
  dut_pmu_ahb/g117016/Z                     -       I->Z   F     CKBD1HPBWP           13  28.3   200   151     486    (-,-) 
  dut_pmu_ahb/g117014/Z                     -       I->Z   F     CKBD1HPBWP           10  23.1   165   153     638    (-,-) 
  dut_pmu_ahb/g116332/ZN                    -       C1->ZN R     AOI222D0HPBWPLVT      1   3.7   170   148     786    (-,-) 
  dut_pmu_ahb/g115799/Z                     -       A2->Z  R     AO31D1HPBWPLVT        1   3.7    34    70     857    (-,-) 
  dut_pmu_ahb/g115505/ZN                    -       A3->ZN F     ND4D8HPBWPLVT         1 502.1   202   220    1077    (-,-) 
  hrdata_o[28]                              -       -      F     (port)                -     -     -     9    1086    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 21: MET (815 ps) Late External Delay Assertion at pin hrdata_o[26]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[4]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[26]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=     815                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11319 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[4]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[4]/Q  -       CP->Q  F     DFD4HPBWPLVT         12  43.8    44   110     110    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A2->ZN R     NR2D3HPBWPLVT         4  19.6    74    57     167    (-,-) 
  dut_pmu_ahb/g94549/ZN                     -       I->ZN  F     INVD4HPBWPLVT        14  45.7    46    41     207    (-,-) 
  dut_pmu_ahb/g117302/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.6   310   185     392    (-,-) 
  dut_pmu_ahb/g117264/ZN                    -       I->ZN  F     INVD2HPBWPLVT         4  12.0    77    41     432    (-,-) 
  dut_pmu_ahb/g117260/ZN                    -       I->ZN  R     INVD2HPBWPLVT        14  32.5    84    67     500    (-,-) 
  dut_pmu_ahb/g117259/Z                     -       I->Z   R     BUFFD2HPBWPLVT       13  28.6    74    71     571    (-,-) 
  dut_pmu_ahb/g117258/ZN                    -       I->ZN  F     INVD1HPBWPLVT         1   3.7    29    24     595    (-,-) 
  dut_pmu_ahb/g115781/Z                     -       A1->Z  F     OA222D1HPBWPLVT       1   3.7    36    58     653    (-,-) 
  dut_pmu_ahb/g115642/ZN                    -       B->ZN  R     OAI211D1HPBWPLVT      1   3.5    55    31     684    (-,-) 
  dut_pmu_ahb/g115570/ZN                    -       A1->ZN F     NR4D0HPBWPLVT         1   3.1    59    32     717    (-,-) 
  dut_pmu_ahb/g115539/ZN                    -       C->ZN  R     AOI221D0HPBWPLVT      1   3.7   155   124     840    (-,-) 
  dut_pmu_ahb/g115507/ZN                    -       A1->ZN F     ND4D8HPBWPLVT         1 502.1   202   236    1076    (-,-) 
  hrdata_o[26]                              -       -      F     (port)                -     -     -     9    1085    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 22: MET (816 ps) Late External Delay Assertion at pin hrdata_o[6]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=     816                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11339 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  45.6    48   111     111    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   8.8    49    41     153    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  14.5    90    64     216    (-,-) 
  dut_pmu_ahb/g117104/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         12  27.8   266   172     388    (-,-) 
  dut_pmu_ahb/g116963/Z                     -       I->Z   R     CKBD1HPBWP            12  27.6   167   160     549    (-,-) 
  dut_pmu_ahb/g116961/Z                     -       I->Z   R     CKBD1HPBWP            11  27.6   166   147     696    (-,-) 
  dut_pmu_ahb/g116004/ZN                    -       A2->ZN F     AOI211XD0HPBWPLVT      1   3.7    74    64     760    (-,-) 
  dut_pmu_ahb/g115730/ZN                    -       A1->ZN R     AOI31D1HPBWPLVT        1   3.7    69    51     811    (-,-) 
  dut_pmu_ahb/g115605/Z                     -       A1->Z  R     OA21D1HPBWPLVT         1   6.1    40    54     865    (-,-) 
  dut_pmu_ahb/g115509/Z                     -       A2->Z  R     OR2D8HPBWPLVT          1 502.1   309   210    1074    (-,-) 
  hrdata_o[6]                               -       -      R     (port)                 -     -     -     9    1084    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 23: MET (817 ps) Late External Delay Assertion at pin hrdata_o[20]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[20]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=     817                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11325 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT          4  27.3    71   145     145    (-,-) 
  dut_pmu_ahb/g94544/ZN                     -       A1->ZN F     NR2XD3HPBWPLVT        6  32.3    47    40     185    (-,-) 
  dut_pmu_ahb/g94539/ZN                     -       I->ZN  R     INVD6HPBWPLVT        13  37.1    36    33     218    (-,-) 
  dut_pmu_ahb/g117503/ZN                    -       A2->ZN F     NR2D2HPBWP           14  32.8    72    53     271    (-,-) 
  dut_pmu_ahb/g117441/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   8.7    52    47     318    (-,-) 
  dut_pmu_ahb/g117442/ZN                    -       I->ZN  F     INVD1HPBWPLVT         6  13.7    49    42     360    (-,-) 
  dut_pmu_ahb/g117439/Z                     -       I->Z   F     CKBD1HPBWP           15  33.2   233   163     522    (-,-) 
  dut_pmu_ahb/g116040/ZN                    -       C1->ZN R     AOI222D0HPBWPLVT      1   3.7   170   159     681    (-,-) 
  dut_pmu_ahb/g115633/ZN                    -       A4->ZN F     ND4D1HPBWPLVT         1   3.1    75    59     740    (-,-) 
  dut_pmu_ahb/g115568/ZN                    -       A1->ZN R     AOI221D0HPBWPLVT      1   3.7   155    98     838    (-,-) 
  dut_pmu_ahb/g115536/ZN                    -       A1->ZN F     ND4D8HPBWPLVT         1 502.1   202   236    1074    (-,-) 
  hrdata_o[20]                              -       -      F     (port)                -     -     -     9    1083    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 24: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1037                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97849/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    24    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1078/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    52    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1137    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1036                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97850/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    24    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1068/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    52    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1036                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97854/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    24    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1069/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    52    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[18]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1036                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97847/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    23    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1079/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    52    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[18]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1036                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97853/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    22    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1066/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    51    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1036                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97848/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    23    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1070/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    51    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1036                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97846/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    23    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1076/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    51    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[19]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1036                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97855/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    22    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1074/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    51    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[19]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[17]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1036                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97844/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.4    22    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1080/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    51    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[17]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (822 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      41                  
     Required Time:=    1959                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1037                  
             Slack:=     822                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1090/Z  -       A1->Z  F     AO21D1HPBWPLVT        1  4.7    27    47    1091    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1077/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.6    25    46    1137    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1137    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (823 ps) Late External Delay Assertion at pin hrdata_o[9]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=     823                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11336 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/Q  -       CP->Q  R     DFKCND4HPBWPLVT       3  14.8    28    90      90    (-,-) 
  dut_pmu_ahb/g76613/Z                      -       I->Z   R     BUFFD4HPBWPLVT       13  35.3    48    47     137    (-,-) 
  dut_pmu_ahb/g117277/ZN                    -       A1->ZN F     ND2D1HPBWPLVT         5  13.5    84    60     197    (-,-) 
  dut_pmu_ahb/g117105/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        10  24.8   239   156     353    (-,-) 
  dut_pmu_ahb/g116984/ZN                    -       I->ZN  F     INVD1HPBWPLVT         2   5.8    66    41     394    (-,-) 
  dut_pmu_ahb/g116983/ZN                    -       I->ZN  R     INVD1HPBWPLVT         9  21.5   109    78     473    (-,-) 
  dut_pmu_ahb/g116981/Z                     -       I->Z   R     BUFFD2HPBWPLVT       15  34.3    88    81     554    (-,-) 
  dut_pmu_ahb/g116977/Z                     -       I->Z   R     CKBD1HPBWPLVT        15  32.3   160   118     672    (-,-) 
  dut_pmu_ahb/g117677/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        3   7.7   113    92     764    (-,-) 
  dut_pmu_ahb/g116051/ZN                    -       A1->ZN F     AOI222D0HPBWPLVT      1   3.6    89    59     823    (-,-) 
  dut_pmu_ahb/g115519/ZN                    -       A4->ZN R     ND4D8HPBWPLVT         1 502.1   311   245    1068    (-,-) 
  hrdata_o[9]                               -       -      R     (port)                -     -     -     9    1077    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 35: MET (823 ps) Late External Delay Assertion at pin hrdata_o[16]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[16]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=     823                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11329 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/Q  -       CP->Q  R     DFKCND4HPBWPLVT       3  14.8    28    90      90    (-,-) 
  dut_pmu_ahb/g76613/Z                      -       I->Z   R     BUFFD4HPBWPLVT       13  35.3    48    47     137    (-,-) 
  dut_pmu_ahb/g117277/ZN                    -       A1->ZN F     ND2D1HPBWPLVT         5  13.5    84    60     197    (-,-) 
  dut_pmu_ahb/g117105/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        10  24.8   239   156     353    (-,-) 
  dut_pmu_ahb/g116984/ZN                    -       I->ZN  F     INVD1HPBWPLVT         2   5.8    66    41     394    (-,-) 
  dut_pmu_ahb/g116983/ZN                    -       I->ZN  R     INVD1HPBWPLVT         9  21.5   109    78     473    (-,-) 
  dut_pmu_ahb/g116981/Z                     -       I->Z   R     BUFFD2HPBWPLVT       15  34.3    88    81     554    (-,-) 
  dut_pmu_ahb/g116977/Z                     -       I->Z   R     CKBD1HPBWPLVT        15  32.3   160   118     672    (-,-) 
  dut_pmu_ahb/g117677/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        3   7.7   113    92     764    (-,-) 
  dut_pmu_ahb/g116049/ZN                    -       A1->ZN F     AOI222D0HPBWPLVT      1   3.6    89    59     823    (-,-) 
  dut_pmu_ahb/g115512/ZN                    -       A4->ZN R     ND4D8HPBWPLVT         1 502.1   311   245    1068    (-,-) 
  hrdata_o[16]                              -       -      R     (port)                -     -     -     9    1077    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 36: MET (823 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/CP->D
           View: view_typ
          Group: C2C
     Startpoint: (R) dut_pmu_ahb/genblk1.select_reg/CP
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      41                  
     Required Time:=    1959                  
      Launch Clock:-       0                  
         Data Path:-    1136                  
             Slack:=     823                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.select_reg/CP                       -       -      R     (arrival)          2704    -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.select_reg/Q                        -       CP->Q  R     DFKCNQD4HPBWPLVT      2  9.5    21    78      78    (-,-) 
  dut_pmu_ahb/g94149/ZN                                   -       A2->ZN F     ND2D3HPBWPLVT         6 32.5    67    46     124    (-,-) 
  dut_pmu_ahb/g94112/ZN                                   -       A3->ZN R     NR3D3HPBWPLVT         2 12.6    48    52     176    (-,-) 
  dut_pmu_ahb/g94028/ZN                                   -       A1->ZN F     ND2D4HPBWPLVT         2 13.9    30    27     203    (-,-) 
  dut_pmu_ahb/g93861/ZN                                   -       A1->ZN R     NR2XD4HPBWPLVT        3 14.8    28    24     227    (-,-) 
  dut_pmu_ahb/g93625/ZN                                   -       I->ZN  F     INVD4HPBWPLVT         3 15.3    17    17     244    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A1->ZN R     NR2XD1HPBWPLVT        1  5.4    35    25     268    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN R     IND2D4HPBWPLVT        2 22.5    38    44     312    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  F     INVD12HPBWPLVT       17 71.0    25    24     336    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95323/ZN                      -       A2->ZN R     ND2D2HPBWPLVT         1  8.4    29    25     361    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95238/Z                       -       I->Z   R     BUFFD12HPBWPLVT       7 87.5    43    48     409    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94312/ZN                      -       A1->ZN F     ND2D8HPBWPLVT        12 38.0    38    34     443    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94246/ZN                      -       A1->ZN R     NR2XD2HPBWPLVT        1  9.6    34    29     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94041/ZN                      -       A1->ZN F     NR2XD3HPBWPLVT        1 24.6    37    28     500    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93959/ZN                      -       I->ZN  R     INVD16HPBWPLVT       32 82.7    31    30     529    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97383/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT       4 10.9    40    56     585    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28584/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.6    39    56     641    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28258/ZN           -       A1->ZN F     NR2XD1HPBWPLVT        1  5.0    27    24     665    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28206/ZN           -       A1->ZN R     ND2D2HPBWPLVT         1  4.6    28    19     684    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28174/ZN           -       A1->ZN F     NR2XD1HPBWPLVT        1  5.0    27    22     705    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A1->ZN R     ND2D2HPBWPLVT         2  9.8    32    26     731    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  R     AN2D2HPBWPLVT         2 12.3    40    54     784    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN F     NR2XD3HPBWPLVT        2  9.4    22    23     808    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.0    31    24     832    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.2    27    22     854    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.7    32    25     879    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.2    64    44     923    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 11.9    35    32     955    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.2    28    22     977    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.2    29    23    1000    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.2    26    21    1021    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN R     ND2D4HPBWPLVT         4 15.6    29    23    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1082/ZN -       A1->ZN F     ND2D3HPBWPLVT         3 12.0    33    26    1070    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1073/ZN -       A1->ZN R     NR2XD2HPBWPLVT        1  4.8    23    21    1091    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1062/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.6    25    45    1136    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1136    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (825 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[23]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      42                  
     Required Time:=    1958                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1033                  
             Slack:=     825                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1084/ZN -       A1->ZN R     AOI31D2HPBWPLVT       1  4.5    51    30    1074    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1064/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.6    30    59    1133    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[23]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1133    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (826 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][31]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (R) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (F) dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-       8                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1066                  
             Slack:=     826                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                                                     -       -      R     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                                            -       A2->Z  R     AN2XD1HPBWPLVT        7 20.8   107    99     199    (-,-) 
  dut_pmu_ahb/g94326/ZN                                                           -       I->ZN  F     INVD2HPBWPLVT        12 35.8    69    61     260    (-,-) 
  dut_pmu_ahb/g80326/ZN                                                           -       A2->ZN R     OAI21D4HPBWPLVT       6 21.7    68    60     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95964/ZN                                              -       I->ZN  F     CKND3HPBWPLVT         7 27.0    56    49     370    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95962/ZN                                              -       I->ZN  R     INVD2HPBWPLVT        10 34.2    87    63     433    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95010/Z                                               -       S->Z   F     MUX2D1HPBWPLVT        3  8.0    38    72     505    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1171/ZN -       A1->ZN F     INR2D2HPBWPLVT        3  8.1    30    43     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1158/ZN -       A2->ZN F     IOA21D1HPBWPLVT       1  3.7    33    50     599    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97692/Z                                               -       B->Z   F     AO31D1HPBWPLVT        1  5.1    30    70     669    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1148/CO -       CI->CO F     FA1D2HPBWPLVT         1  5.1    26    49     718    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1147/CO -       CI->CO F     FA1D2HPBWPLVT         2  8.4    32    53     771    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1146/ZN -       A1->ZN R     ND2D2HPBWPLVT         3 10.4    38    28     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1144/ZN -       A1->ZN F     ND2D2HPBWPLVT         3 11.1    38    31     830    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1141/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  7.9    29    26     856    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1133/ZN -       A1->ZN F     ND2D2HPBWPLVT         2 11.6    52    30     886    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1130/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 13.6    38    31     917    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1119/ZN -       B1->ZN F     IND2D4HPBWPLVT        4 14.5    30    26     943    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1110/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2 10.9    35    28     972    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1106/ZN -       B1->ZN F     IND2D4HPBWPLVT        4 14.6    30    26     997    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1099/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  8.2    37    25    1022    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1096/ZN -       B1->ZN F     IND2D2HPBWPLVT        3  8.9    35    30    1052    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1094/ZN -       B1->ZN F     MOAI22D1HPBWPLVT      1  3.1    42    48    1099    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g52263/Z                                               -       A1->Z  F     AO22D0HPBWPLVT        1  3.6    38    67    1166    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][31]/D              -       -      F     DFQD1HPBWPLVT         1    -     -     0    1166    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (826 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][23]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (R) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      23                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1050                  
             Slack:=     826                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                                                     -       -      R     (arrival)            1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                                            -       A2->Z  R     AN2XD1HPBWPLVT       7 20.8   107    99     199    (-,-) 
  dut_pmu_ahb/g94326/ZN                                                           -       I->ZN  F     INVD2HPBWPLVT       12 35.8    69    61     260    (-,-) 
  dut_pmu_ahb/g80326/ZN                                                           -       A2->ZN R     OAI21D4HPBWPLVT      6 21.7    68    60     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95964/ZN                                              -       I->ZN  F     CKND3HPBWPLVT        7 27.0    56    49     370    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95962/ZN                                              -       I->ZN  R     INVD2HPBWPLVT       10 34.2    87    63     433    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95010/Z                                               -       S->Z   R     MUX2D1HPBWPLVT       3  8.3    52    89     522    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1171/ZN -       A1->ZN R     INR2D2HPBWPLVT       3  8.3    51    59     581    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1158/ZN -       A2->ZN R     IOA21D1HPBWPLVT      1  3.8    35    56     637    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97692/Z                                               -       B->Z   R     AO31D1HPBWPLVT       1  5.3    38    46     683    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1148/CO -       CI->CO R     FA1D2HPBWPLVT        1  5.3    29    47     730    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1147/CO -       CI->CO R     FA1D2HPBWPLVT        2  8.6    36    51     781    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1146/ZN -       A1->ZN F     ND2D2HPBWPLVT        3 10.3    38    30     811    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1144/ZN -       A1->ZN R     ND2D2HPBWPLVT        3 11.6    37    31     842    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1141/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  7.7    25    21     862    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1140/ZN -       I->ZN  R     INVD1HPBWPLVT        2  5.6    33    26     889    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1132/Z  -       A1->Z  R     OR2D1HPBWPLVT        3  8.1    48    53     942    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1122/Z  -       A1->Z  R     OR2D1HPBWPLVT        3  9.9    56    61    1003    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1112/ZN -       A1->ZN F     NR2XD1HPBWPLVT       2  7.1    49    32    1034    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1101/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.2    28    58    1092    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g52255/Z                                               -       A1->Z  R     AO22D0HPBWPLVT       1  3.6    47    58    1150    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][23]/D              -       -      R     DFQD1HPBWPLVT        1    -     -     0    1150    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (827 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      41                  
     Required Time:=    1959                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1032                  
             Slack:=     827                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97845/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.7    31    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1081/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.6    25    47    1132    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1132    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (827 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      41                  
     Required Time:=    1959                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1032                  
             Slack:=     827                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97852/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.7    31    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1075/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.6    25    47    1132    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1132    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 42: MET (827 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      41                  
     Required Time:=    1959                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1032                  
             Slack:=     827                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97856/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.7    31    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1071/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.6    25    47    1132    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1132    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (827 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      41                  
     Required Time:=    1959                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1032                  
             Slack:=     827                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 44.4    22    42    1044    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97851/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.7    31    41    1085    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1072/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.6    25    47    1132    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1132    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (827 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/CP->D
           View: view_typ
          Group: C2C
     Startpoint: (R) dut_pmu_ahb/genblk1.select_reg/CP
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      44                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-    1129                  
             Slack:=     827                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.select_reg/CP                       -       -      R     (arrival)          2704    -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.select_reg/Q                        -       CP->Q  R     DFKCNQD4HPBWPLVT      2  9.5    21    78      78    (-,-) 
  dut_pmu_ahb/g94149/ZN                                   -       A2->ZN F     ND2D3HPBWPLVT         6 32.5    67    46     124    (-,-) 
  dut_pmu_ahb/g94112/ZN                                   -       A3->ZN R     NR3D3HPBWPLVT         2 12.6    48    52     176    (-,-) 
  dut_pmu_ahb/g94028/ZN                                   -       A1->ZN F     ND2D4HPBWPLVT         2 13.9    30    27     203    (-,-) 
  dut_pmu_ahb/g93861/ZN                                   -       A1->ZN R     NR2XD4HPBWPLVT        3 14.8    28    24     227    (-,-) 
  dut_pmu_ahb/g93625/ZN                                   -       I->ZN  F     INVD4HPBWPLVT         3 15.3    17    17     244    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A1->ZN R     NR2XD1HPBWPLVT        1  5.4    35    25     268    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN R     IND2D4HPBWPLVT        2 22.5    38    44     312    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  F     INVD12HPBWPLVT       17 71.0    25    24     336    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95323/ZN                      -       A2->ZN R     ND2D2HPBWPLVT         1  8.4    29    25     361    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95238/Z                       -       I->Z   R     BUFFD12HPBWPLVT       7 87.5    43    48     409    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94312/ZN                      -       A1->ZN F     ND2D8HPBWPLVT        12 38.0    38    34     443    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94246/ZN                      -       A1->ZN R     NR2XD2HPBWPLVT        1  9.6    34    29     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94041/ZN                      -       A1->ZN F     NR2XD3HPBWPLVT        1 24.6    37    28     500    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93959/ZN                      -       I->ZN  R     INVD16HPBWPLVT       32 82.7    31    30     529    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97383/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT       4 10.9    40    56     585    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28584/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.6    39    56     641    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28258/ZN           -       A1->ZN F     NR2XD1HPBWPLVT        1  5.0    27    24     665    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28206/ZN           -       A1->ZN R     ND2D2HPBWPLVT         1  4.6    28    19     684    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28174/ZN           -       A1->ZN F     NR2XD1HPBWPLVT        1  5.0    27    22     705    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A1->ZN R     ND2D2HPBWPLVT         2  9.8    32    26     731    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  R     AN2D2HPBWPLVT         2 12.3    40    54     784    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN F     NR2XD3HPBWPLVT        2  9.4    22    23     808    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.0    31    24     832    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.2    27    22     854    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.7    32    25     879    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.2    64    44     923    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 11.9    35    32     955    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.2    28    22     977    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.2    29    23    1000    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT      16 44.7    26    38    1038    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1124/Z  -       I->Z   R     CKBD1HPBWPLVT         2  6.6    38    43    1081    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1095/ZN -       B1->ZN R     MOAI22D1HPBWPLVT      1  3.6    50    48    1128    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1129    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (828 ps) Late External Delay Assertion at pin hrdata_o[11]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1072                  
             Slack:=     828                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11334 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT          4  27.3    71   145     145    (-,-) 
  dut_pmu_ahb/g94544/ZN                     -       A1->ZN F     NR2XD3HPBWPLVT        6  32.3    47    40     185    (-,-) 
  dut_pmu_ahb/g94539/ZN                     -       I->ZN  R     INVD6HPBWPLVT        13  37.1    36    33     218    (-,-) 
  dut_pmu_ahb/g117503/ZN                    -       A2->ZN F     NR2D2HPBWP           14  32.8    72    53     271    (-,-) 
  dut_pmu_ahb/g117441/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   8.7    52    47     318    (-,-) 
  dut_pmu_ahb/g117435/ZN                    -       I->ZN  F     INVD1HPBWPLVT        15  33.2   110    76     394    (-,-) 
  dut_pmu_ahb/g117434/Z                     -       I->Z   F     CKBD1HPBWPLVT        13  31.3   175   135     529    (-,-) 
  dut_pmu_ahb/g116498/Z                     -       C1->Z  F     AO222D1HPBWPLVT       1   3.1    34   126     655    (-,-) 
  dut_pmu_ahb/g116266/ZN                    -       C->ZN  R     AOI221D0HPBWPLVT      1   3.7   155   118     773    (-,-) 
  dut_pmu_ahb/g115586/Z                     -       A2->Z  R     AO31D1HPBWPLVT        1   3.7    33    69     843    (-,-) 
  dut_pmu_ahb/g115498/ZN                    -       A3->ZN F     ND4D8HPBWPLVT         1 502.1   202   220    1062    (-,-) 
  hrdata_o[11]                              -       -      F     (port)                -     -     -     9    1072    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 46: MET (828 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[33]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[33]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      44                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1027                  
             Slack:=     828                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    21    1024    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN F     ND2D4HPBWPLVT         4 15.4    29    24    1048    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1083/ZN -       A1->ZN R     ND2D1HPBWPLVT         2  6.6    42    31    1079    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1061/ZN -       B1->ZN R     MOAI22D1HPBWPLVT      1  3.6    50    48    1127    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[33]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1127    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (829 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[35]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[35]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      44                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1027                  
             Slack:=     829                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    21    1024    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN F     ND2D4HPBWPLVT         4 15.4    29    24    1048    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1085/ZN -       A1->ZN R     ND2D1HPBWPLVT         2  6.6    42    31    1079    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1063/ZN -       B1->ZN R     MOAI22D1HPBWPLVT      1  3.6    50    48    1127    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[35]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0    1127    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (829 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][30]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (R) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      23                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1048                  
             Slack:=     829                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                                                     -       -      R     (arrival)            1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                                            -       A2->Z  R     AN2XD1HPBWPLVT       7 20.8   107    99     199    (-,-) 
  dut_pmu_ahb/g94326/ZN                                                           -       I->ZN  F     INVD2HPBWPLVT       12 35.8    69    61     260    (-,-) 
  dut_pmu_ahb/g80326/ZN                                                           -       A2->ZN R     OAI21D4HPBWPLVT      6 21.7    68    60     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95964/ZN                                              -       I->ZN  F     CKND3HPBWPLVT        7 27.0    56    49     370    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95962/ZN                                              -       I->ZN  R     INVD2HPBWPLVT       10 34.2    87    63     433    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95010/Z                                               -       S->Z   R     MUX2D1HPBWPLVT       3  8.3    52    89     522    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1171/ZN -       A1->ZN R     INR2D2HPBWPLVT       3  8.3    51    59     581    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1158/ZN -       A2->ZN R     IOA21D1HPBWPLVT      1  3.8    35    56     637    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97692/Z                                               -       B->Z   R     AO31D1HPBWPLVT       1  5.3    38    46     683    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1148/CO -       CI->CO R     FA1D2HPBWPLVT        1  5.3    29    47     730    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1147/CO -       CI->CO R     FA1D2HPBWPLVT        2  8.6    36    51     781    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1146/ZN -       A1->ZN F     ND2D2HPBWPLVT        3 10.3    38    30     811    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1144/ZN -       A1->ZN R     ND2D2HPBWPLVT        3 11.6    37    31     842    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1141/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  7.7    25    21     862    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1133/ZN -       A1->ZN R     ND2D2HPBWPLVT        2 12.4    43    28     891    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1130/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 13.2    47    23     914    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1119/ZN -       B1->ZN R     IND2D4HPBWPLVT       4 15.1    31    28     941    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1110/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2 10.6    28    22     964    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1106/ZN -       B1->ZN R     IND2D4HPBWPLVT       4 15.2    31    23     987    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1099/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  7.9    46    20    1006    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1097/ZN -       B1->ZN R     INR2D1HPBWPLVT       1  3.2    48    40    1047    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1095/ZN -       A1->ZN R     IND2D1HPBWPLVT       1  3.2    29    42    1089    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g52262/Z                                               -       A1->Z  R     AO22D0HPBWPLVT       1  3.6    47    59    1148    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][30]/D              -       -      R     DFQD1HPBWPLVT        1    -     -     0    1148    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (830 ps) Late External Delay Assertion at pin hrdata_o[5]
           View: view_typ
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1070                  
             Slack:=     830                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_supersl_2_line_11340 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  45.6    48   111     111    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   8.8    49    41     153    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  14.5    90    64     216    (-,-) 
  dut_pmu_ahb/g117104/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        12  27.8   266   172     388    (-,-) 
  dut_pmu_ahb/g116963/Z                     -       I->Z   R     CKBD1HPBWP           12  27.6   167   160     549    (-,-) 
  dut_pmu_ahb/g116961/Z                     -       I->Z   R     CKBD1HPBWP           11  27.6   166   147     696    (-,-) 
  dut_pmu_ahb/g116005/ZN                    -       A1->ZN F     AOI221D0HPBWPLVT      1   3.7    89    67     763    (-,-) 
  dut_pmu_ahb/g115632/ZN                    -       A1->ZN R     ND4D1HPBWPLVT         1   3.7    46    40     803    (-,-) 
  dut_pmu_ahb/g115582/ZN                    -       A1->ZN F     ND2D1HPBWPLVT         1   3.6    37    29     832    (-,-) 
  dut_pmu_ahb/g115515/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   311   229    1061    (-,-) 
  hrdata_o[5]                               -       -      R     (port)                -     -     -     9    1070    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 50: MET (831 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[32]/CP->D
           View: view_typ
          Group: I2C
     Startpoint: (F) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      69                  
     Required Time:=    1931                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1000                  
             Slack:=     831                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_supersl_2_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                             -       -      F     (arrival)             1  3.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                    -       A2->Z  F     AN2XD1HPBWPLVT        7 20.3    70    97     197    (-,-) 
  dut_pmu_ahb/g94326/ZN                                   -       I->ZN  R     INVD2HPBWPLVT        12 37.0    93    71     268    (-,-) 
  dut_pmu_ahb/g94325/Z                                    -       I->Z   R     BUFFD2HPBWPLVT       13 38.6    98    85     353    (-,-) 
  dut_pmu_ahb/g94324/Z                                    -       I->Z   R     CKBD1HPBWP            6 17.1   106   104     456    (-,-) 
  dut_pmu_ahb/g93244/ZN                                   -       A2->ZN F     MOAI22D1HPBWPLVT      1  3.6    48    40     497    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93312__2398/ZN                -       B1->ZN R     AOI22D1HPBWPLVT       1  5.2    78    64     561    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97411/ZN                      -       B->ZN  F     IOA21D2HPBWPLVT       4 11.3    47    39     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97837/Z                       -       A1->Z  F     AO22D1HPBWPLVT        1  4.4    28    60     660    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28390/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    27    28     688    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28245/Z            -       A1->Z  R     AN2XD1HPBWPLVT        1  5.5    35    44     732    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28127/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2 10.7    37    31     763    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1335/ZN -       A1->ZN R     NR2XD2HPBWPLVT        3 14.7    45    35     798    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1233/ZN -       A1->ZN F     OAI21D4HPBWPLVT       3  9.7    30    25     823    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1201/ZN -       A1->ZN R     ND2D2HPBWPLVT         1  8.3    29    24     848    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1186/ZN -       A1->ZN F     ND2D4HPBWPLVT         1  8.0    20    19     866    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       B->ZN  R     AOI31D4HPBWPLVT       6 23.2    87    65     931    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 11.6    32    27     958    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    22     979    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 13.8    32    23    1002    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.3    25    21    1024    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN F     ND2D4HPBWPLVT         4 15.4    29    24    1048    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1067/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.4    29    52    1100    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[32]/D  -       -      R     DFKCNQD1HPBWPLVT      1    -     -     0    1100    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------


