// Seed: 3879028171
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  tri   id_7,
    output uwire id_8,
    input  uwire id_9,
    input  wire  id_10,
    input  uwire id_11
    , id_13
);
  wire id_14;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9
    , id_15,
    input tri0 id_10,
    output logic id_11
    , id_16,
    output tri1 id_12,
    input wand id_13
);
  wire id_17;
  initial begin : LABEL_0
    id_11 <= id_15;
    assert (1);
  end
  module_0 modCall_1 (
      id_0,
      id_8,
      id_3,
      id_5,
      id_1,
      id_4,
      id_8,
      id_1,
      id_2,
      id_7,
      id_9,
      id_9
  );
endmodule
