ModuleName Operaotr
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b3
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 96 ,Y1: 96 ,X2: 168 ,Y2: 96
Edge X1: 168 ,Y1: 96 ,X2: 168 ,Y2: 768
End
Branches
Branch Left: 168 ,Top: 128
BranchStrList
7
End
Branch Left: 168 ,Top: 216
BranchStrList
6
End
Branch Left: 168 ,Top: 296
BranchStrList
5
End
Branch Left: 168 ,Top: 376
BranchStrList
4
End
Branch Left: 168 ,Top: 456
BranchStrList
3
End
Branch Left: 168 ,Top: 536
BranchStrList
2
End
Branch Left: 168 ,Top: 600
BranchStrList
1
End
Branch Left: 168 ,Top: 696
BranchStrList
0
End
End
Wire Name: b4
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 120 ,Y1: 64 ,X2: 192 ,Y2: 64
Edge X1: 192 ,Y1: 64 ,X2: 192 ,Y2: 776
End
Branches
Branch Left: 192 ,Top: 112
BranchStrList
7
End
Branch Left: 192 ,Top: 232
BranchStrList
6
End
Branch Left: 192 ,Top: 280
BranchStrList
5
End
Branch Left: 192 ,Top: 360
BranchStrList
4
End
Branch Left: 192 ,Top: 440
BranchStrList
3
End
Branch Left: 192 ,Top: 520
BranchStrList
2
End
Branch Left: 192 ,Top: 584
BranchStrList
1
End
Branch Left: 192 ,Top: 680
BranchStrList
0
End
End
Wire Name: b2
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1104 ,Y1: 72 ,X2: 1224 ,Y2: 72
Edge X1: 1104 ,Y1: 72 ,X2: 1104 ,Y2: 728
End
Branches
Branch Left: 1104 ,Top: 128
BranchStrList
7
End
Branch Left: 1104 ,Top: 224
BranchStrList
6
End
Branch Left: 1104 ,Top: 288
BranchStrList
5
End
Branch Left: 1104 ,Top: 368
BranchStrList
4
End
Branch Left: 1104 ,Top: 448
BranchStrList
3
End
Branch Left: 1104 ,Top: 528
BranchStrList
2
End
Branch Left: 1104 ,Top: 592
BranchStrList
1
End
Branch Left: 1104 ,Top: 688
BranchStrList
0
End
End
End
Ports
Port Left: 120 Top: 64 ,Orientation: 0
Portname: IN ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 96 Top: 96 ,Orientation: 0
Portname: SV ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1224 Top: 72 ,Orientation: 0
Portname: Out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
End
Symbols
Symbol Left: 592 Top: 168
Name: s0
LibraryName: (NoLibraryName)
IpName: Nor
SymbolParameters
End
Symbol Left: 592 Top: 272
Name: s1
LibraryName: (NoLibraryName)
IpName: Xnor
SymbolParameters
End
Symbol Left: 592 Top: 384
Name: s2
LibraryName: (NoLibraryName)
IpName: XorOp
SymbolParameters
End
End
Texts
End
Links
End
