{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702729991413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702729991413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 20:33:11 2023 " "Processing started: Sat Dec 16 20:33:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702729991413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702729991413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702729991413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702729991603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/rs232.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/uart_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/uart_rx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublepulse.v 1 1 " "Found 1 design units, including 1 entities, in source file doublepulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 DoublePulse " "Found entity 1: DoublePulse" {  } { { "DoublePulse.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/DoublePulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k1module.v 1 1 " "Found 1 design units, including 1 entities, in source file k1module.v" { { "Info" "ISGN_ENTITY_NAME" "1 K1Module " "Found entity 1: K1Module" {  } { { "K1Module.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/K1Module.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_unit_final.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_unit_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_UNIT_FINAL " "Found entity 1: tb_UNIT_FINAL" {  } { { "tb_UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/tb_UNIT_FINAL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad.v 1 1 " "Found 1 design units, including 1 entities, in source file ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "ad.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/ad.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_final.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 UNIT_FINAL " "Found entity 1: UNIT_FINAL" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/key_filter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702729991656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702729991656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UNIT_FINAL " "Elaborating entity \"UNIT_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702729991679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EnableOut UNIT_FINAL.v(34) " "Verilog HDL or VHDL warning at UNIT_FINAL.v(34): object \"EnableOut\" assigned a value but never read" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702729991681 "|UNIT_FINAL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx UNIT_FINAL.v(9) " "Output port \"tx\" at UNIT_FINAL.v(9) has no driver" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702729991681 "|UNIT_FINAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:ad " "Elaborating entity \"ad\" for hierarchy \"ad:ad\"" {  } { { "UNIT_FINAL.v" "ad" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702729991682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoublePulse DoublePulse:DoublePulse1 " "Elaborating entity \"DoublePulse\" for hierarchy \"DoublePulse:DoublePulse1\"" {  } { { "UNIT_FINAL.v" "DoublePulse1" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702729991684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_rd_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_rd_inst\"" {  } { { "UNIT_FINAL.v" "key_rd_inst" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702729991708 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1702729992326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702729992540 "|UNIT_FINAL|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "K_2 GND " "Pin \"K_2\" is stuck at GND" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702729992540 "|UNIT_FINAL|K_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "K_4 GND " "Pin \"K_4\" is stuck at GND" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702729992540 "|UNIT_FINAL|K_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 VCC " "Pin \"LED5\" is stuck at VCC" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702729992540 "|UNIT_FINAL|LED5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1702729992540 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702729992739 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_rst_n " "No output dependent on input pin \"sys_rst_n\"" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702729992752 "|UNIT_FINAL|sys_rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/gitsinglepulse/GR202300909PCB_TEST/GR202300909TEST_code/UNIT_FINAL.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702729992752 "|UNIT_FINAL|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1702729992752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702729992753 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702729992753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "568 " "Implemented 568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702729992753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702729992753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702729992828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 20:33:12 2023 " "Processing ended: Sat Dec 16 20:33:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702729992828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702729992828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702729992828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702729992828 ""}
