<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Minixionary: uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Minixionary
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">uart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef _UART_H_</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define _UART_H_</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160; </div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;lcom/lcf.h&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="group__uart.html#gaff2bfed027a9e9c4a9e89485a63356ad">   16</a></span>&#160;<span class="preprocessor">#define COM1_BASE_ADDR 0x3F8 </span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="group__uart.html#ga3685c78b9bd6dd0fa3861807e24a4e1b">   17</a></span>&#160;<span class="preprocessor">#define COM1_IRQ 4 </span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="group__uart.html#ga7f5d5e060aebe6d83877539cc6131df7">   18</a></span>&#160;<span class="preprocessor">#define COM2_BASE_ADDR 0x2F8 </span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="group__uart.html#gab02d84052a299a0c207a8ea4c1a5636d">   19</a></span>&#160;<span class="preprocessor">#define COM2_IRQ 3 </span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="group__uart.html#ga60dc7185c07a121eeb29f21662740e8e">   21</a></span>&#160;<span class="preprocessor">#define RECEIVER_BUFFER_REG 0 </span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="group__uart.html#ga061ca5733cddf1ea7ca81d1af13ea386">   22</a></span>&#160;<span class="preprocessor">#define TRANSMITTER_HOLDING_REG 0 </span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="group__uart.html#gabb4887f946c4539cbbe03347c8a8d1cd">   23</a></span>&#160;<span class="preprocessor">#define INTERRUPT_ENABLE_REG 1 </span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="group__uart.html#ga9824e1d0f3e501fa9031dcf2bc6afd76">   24</a></span>&#160;<span class="preprocessor">#define INTERRUPT_IDENTIFICATION_REG 2 </span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="group__uart.html#ga29432833b09d7fb87e2045094eb22a2b">   25</a></span>&#160;<span class="preprocessor">#define FIFO_CTRL_REG 2 </span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="group__uart.html#gada8be7ba5a8c891cfe9563155faca0c6">   26</a></span>&#160;<span class="preprocessor">#define LINE_CTRL_REG 3 </span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="group__uart.html#ga5a375d0d8943d1501138c208070e29f0">   27</a></span>&#160;<span class="preprocessor">#define LINE_STATUS_REG 5 </span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="group__uart.html#gab801e055044a209a9870650479be14c1">   28</a></span>&#160;<span class="preprocessor">#define DIVISOR_LATCH_LSB 0 </span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group__uart.html#ga11d25bb245c875432c59dfad58587483">   29</a></span>&#160;<span class="preprocessor">#define DIVISOR_LATCH_MSB 1 </span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="group__uart.html#ga0a460fb4af3fee43e9c9dbbec4b81016">   31</a></span>&#160;<span class="preprocessor">#define DIVISOR_LATCH_DIVIDEND  115200 </span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="group__uart.html#ga49084d8590ce93c293d7d37c15f4d667">   33</a></span>&#160;<span class="preprocessor">#define LCR_WORD_LEN (BIT(0) | BIT(1)) </span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group__uart.html#ga814227c6848f8b56451cc64b03a38261">   34</a></span>&#160;<span class="preprocessor">#define LCR_NO_STOP_BITS BIT(2) </span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group__uart.html#ga0efda63a135658ae9d70ed0f13ff0ad6">   35</a></span>&#160;<span class="preprocessor">#define LCR_NO_STOP_PARTIY (BIT(3) | BIT(4) | BIT(5)) </span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group__uart.html#gad928a779a99f96dc5808d80d8ee09ba5">   36</a></span>&#160;<span class="preprocessor">#define LCR_SET_BREAK_ENABLE BIT(6) </span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group__uart.html#gabf2bd916f47a96ef67cf4f4d9be7108b">   37</a></span>&#160;<span class="preprocessor">#define LCR_DLAB_SELECT_DL BIT(7) </span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group__uart.html#ga2ac6e26903f2848772b729cddf1cd29e">   39</a></span>&#160;<span class="preprocessor">#define LSR_RECEIVER_READY BIT(0) </span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group__uart.html#ga1a2e230078e0423a6f7681d30d8e3798">   40</a></span>&#160;<span class="preprocessor">#define LSR_OVERRUN_ERROR BIT(1) </span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group__uart.html#ga33db06ef4a01ba3df88ea1ff7255032d">   41</a></span>&#160;<span class="preprocessor">#define LSR_PARITY_ERROR BIT(2) </span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group__uart.html#ga3b8c453276843a913d454684a4069a58">   42</a></span>&#160;<span class="preprocessor">#define LSR_FRAMING_ERROR BIT(3) </span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group__uart.html#ga7627097cd345712b52b14a51fbb9356a">   43</a></span>&#160;<span class="preprocessor">#define LSR_BREAK_INTERRUPT BIT(4) </span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__uart.html#ga3a9e9cf040bafea8d8a86f1569ead242">   44</a></span>&#160;<span class="preprocessor">#define LSR_TRANSMITTER_HOLDING_REGISTER_EMPTY BIT(5) </span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__uart.html#ga9190bd9a868f59e4fd5a3e76e90b2386">   45</a></span>&#160;<span class="preprocessor">#define LSR_TRANSMITTER_EMPTY BIT(6) </span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__uart.html#ga7afe0c8c2673984fc574786f8059df52">   47</a></span>&#160;<span class="preprocessor">#define IER_ENABLE_RECEIVED_DATA_INTERRUPT BIT(0) </span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__uart.html#ga0e150610858bc4b676f463b65cf8b9e9">   48</a></span>&#160;<span class="preprocessor">#define IER_ENABLE_TRANSMITTER_EMPTY_INTERRUPT BIT(1) </span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__uart.html#ga8d72bac6ba91c126d7cbe40b21125067">   49</a></span>&#160;<span class="preprocessor">#define IER_ENABLE_RECEIVER_LINE_STATUS_INTERRUPT BIT(2) </span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__uart.html#ga69a711fe12e6017bebcc7d086f0ea10f">   50</a></span>&#160;<span class="preprocessor">#define IER_UNCHANGED_BITS (BIT(3) | BIT(4) | BIT(5) | BIT(6) | BIT(7)) </span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__uart.html#ga80134463e40501ac988b2b275fdcce60">   52</a></span>&#160;<span class="preprocessor">#define IIR_INTERRUPT_STATUS BIT(0) </span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__uart.html#ga74d071bad54e38fdd9f14cd3be0f46b9">   53</a></span>&#160;<span class="preprocessor">#define IIR_INTERRUPT_ORIGIN (BIT(1) | BIT(2) | BIT(3)) </span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__uart.html#ga9eeaa4018a3f83d123eea881983f70a1">   54</a></span>&#160;<span class="preprocessor">#define IIR_64_BYTE_FIFO BIT(5) </span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__uart.html#ga32eb0e446021cd517ce250fc61392c5f">   55</a></span>&#160;<span class="preprocessor">#define IIR_FIFO_STATUS (BIT(6) | BIT(7)) </span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__uart.html#ga13f6ea4f0e07fb12e8163349d4a95a87">   57</a></span>&#160;<span class="preprocessor">#define FCR_ENABLE_FIFO BIT(0) </span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__uart.html#gaf306e9dc0f51f05584e7d9b1f760442d">   58</a></span>&#160;<span class="preprocessor">#define FCR_CLEAR_RECEIVE_FIFO BIT(1) </span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__uart.html#ga990943af0dbd68dc7f41fbd2acf1ed3f">   59</a></span>&#160;<span class="preprocessor">#define FCR_CLEAR_TRANSMIT_FIFO BIT(2) </span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__uart.html#ga5ed424be3d89b098837d23561c4a04a8">   60</a></span>&#160;<span class="preprocessor">#define FCR_FIFO_INTERRUPT_TRIGGER_LEVEL (BIT(6) | BIT(7)) </span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__uart.html#ga126094edfacdb5b37c162ae16c8a56ab">   62</a></span>&#160;<span class="preprocessor">#define UART_DELAY_US 20000 </span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__uart.html#gae0b31963cd54f77e7493d534d8a2bf5a">   63</a></span>&#160;<span class="preprocessor">#define UART_MAX_TRIES 3 </span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__uart.html#ga54dcfc42834e0f55df8676c5381f64d3">   69</a></span>&#160;<span class="preprocessor">typedef enum word_len {</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3abaf2f1716107773d12e26dc368aba9e5">   70</a></span>&#160;    <a class="code" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3abaf2f1716107773d12e26dc368aba9e5">WORD_LEN_5_BITS</a> = 0, </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a097069665ba0bd123b06a8fd7c0acbf7">   71</a></span>&#160;    <a class="code" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a097069665ba0bd123b06a8fd7c0acbf7">WORD_LEN_6_BITS</a> = 1, </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a785f16c9bb70a94bb5fa923a9b2073af">   72</a></span>&#160;    <a class="code" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a785f16c9bb70a94bb5fa923a9b2073af">WORD_LEN_7_BITS</a> = 2, </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a9467ab32491c7209065f0d0e683cf005">WORD_LEN_8_BITS</a> = 3 </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__uart.html#gabe2e24e3b68fa430a865b2b98afa79a4">   74</a></span>&#160;} <a class="code" href="group__uart.html#gabe2e24e3b68fa430a865b2b98afa79a4">word_len_t</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__uart.html#ga62d49d97117baa12d4ccc139f067ffdb">   80</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__uart.html#ga62d49d97117baa12d4ccc139f067ffdb">parity</a> {</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba90674e2854f8cd4ce76ea0b4cd4546cc">   81</a></span>&#160;    <a class="code" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba90674e2854f8cd4ce76ea0b4cd4546cc">PARITY_NONE</a> = 0, </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba41443d13b163ffeaf59c4667472bc49c">   82</a></span>&#160;    <a class="code" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba41443d13b163ffeaf59c4667472bc49c">PARITY_ODD</a> = 1, </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdbae6172576b70fc73aefabd529c103c9b8">   83</a></span>&#160;    <a class="code" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdbae6172576b70fc73aefabd529c103c9b8">PARITY_EVEN</a> = 3, </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba8eeff3cfe6d6c5485fe51e6bbaf63ab3">   84</a></span>&#160;    <a class="code" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba8eeff3cfe6d6c5485fe51e6bbaf63ab3">PARITY_ONE</a> = 5, </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdbab64bf159007d02ae19b88748bc20dd81">PARITY_ZERO</a> = 7 </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdbab64bf159007d02ae19b88748bc20dd81">   86</a></span>&#160;} <a class="code" href="group__uart.html#gabb076254374c4a07f6cbc7385a56f423">parity_t</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__uart.html#ga6aa174597b135a579c4669238f471105">   92</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__uart.html#ga6aa174597b135a579c4669238f471105">no_stop_bits</a> {</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__uart.html#gga6aa174597b135a579c4669238f471105ad5532387a525860bca665f556b235a61">   93</a></span>&#160;    <a class="code" href="group__uart.html#gga6aa174597b135a579c4669238f471105ad5532387a525860bca665f556b235a61">STOP_BITS_1</a> = 0, </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__uart.html#gga6aa174597b135a579c4669238f471105a47dc89ff50980f11f25190d3a05ed055">   94</a></span>&#160;    <a class="code" href="group__uart.html#gga6aa174597b135a579c4669238f471105a47dc89ff50980f11f25190d3a05ed055">STOP_BITS_2</a> = 1, </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__uart.html#ga4be85794f87bb907dc13afd7cf517f87">   95</a></span>&#160;} <a class="code" href="group__uart.html#ga4be85794f87bb907dc13afd7cf517f87">no_stop_bits_t</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__uart.html#ga598aa077992ce6f68c609808961b16a0">  101</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__uart.html#ga598aa077992ce6f68c609808961b16a0">fifo_int_trigger_level</a> {</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0a324a56513ad1e6068ecc295965093321">  102</a></span>&#160;    <a class="code" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0a324a56513ad1e6068ecc295965093321">FIFO_1_BYTE</a> = 0, </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ac907b3f68f94fc48cfa3aebd15245fd8">  103</a></span>&#160;    <a class="code" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ac907b3f68f94fc48cfa3aebd15245fd8">FIFO_4_BYTES</a> = 1, </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ab9e1e48875547dc551b7c8c5454a4727">  104</a></span>&#160;    <a class="code" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ab9e1e48875547dc551b7c8c5454a4727">FIFO_8_BYTES</a> = 2, </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ad2f5a2a092234eb04ea981eb340c9412">FIFO_14_BYTES</a> = 3 </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__uart.html#ga1a278341de54ab62d2b4f9dbab137e07">  106</a></span>&#160;} <a class="code" href="group__uart.html#ga1a278341de54ab62d2b4f9dbab137e07">fifo_int_trigger_level_t</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__uart.html#ga307372288602ea8501c646dd2070ab20">  112</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__uart.html#ga307372288602ea8501c646dd2070ab20">interrupt_origin</a> {</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a02b6c676ce9b93ea9670e5ee280985f6">  113</a></span>&#160;    <a class="code" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a02b6c676ce9b93ea9670e5ee280985f6">INT_ORIGIN_MODEM_STATUS</a> = 0, </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a92dbe8a49329211ecaabb3cdc677f9f4">  114</a></span>&#160;    <a class="code" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a92dbe8a49329211ecaabb3cdc677f9f4">INT_ORIGIN_TRANSMITTER_EMPTY</a> = 1, </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__uart.html#gga307372288602ea8501c646dd2070ab20afed6c50aef4cf567c3af39407070eaca">  115</a></span>&#160;    <a class="code" href="group__uart.html#gga307372288602ea8501c646dd2070ab20afed6c50aef4cf567c3af39407070eaca">INT_ORIGIN_CHAR_TIMEOUT</a> = 6, </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__uart.html#gga307372288602ea8501c646dd2070ab20aca7b9bbf00dbcf600aabe18f189c3859">  116</a></span>&#160;    <a class="code" href="group__uart.html#gga307372288602ea8501c646dd2070ab20aca7b9bbf00dbcf600aabe18f189c3859">INT_ORIGIN_RECEIVED_DATA</a> = 2, </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a645a7449bbdfc48aeb346cbb3b5c97de">  117</a></span>&#160;    <a class="code" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a645a7449bbdfc48aeb346cbb3b5c97de">INT_ORIGIN_LINE_STATUS</a> = 3, </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__uart.html#gaeeaa41e9dfd6859dfd91af954e2df00f">  118</a></span>&#160;} <a class="code" href="group__uart.html#gaeeaa41e9dfd6859dfd91af954e2df00f">interrupt_origin_t</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__uart.html#gad69d56e458c2228695b44e7a9b2446dd">  124</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__uart.html#gad69d56e458c2228695b44e7a9b2446dd">fifo_status</a> {</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446ddabe035f29d7f2323f11006b228d714a09">  125</a></span>&#160;    <a class="code" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446ddabe035f29d7f2323f11006b228d714a09">NO_FIFO</a> = 0, </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446dda0e6d88bc473b9720343d4fa4bade1752">  126</a></span>&#160;    <a class="code" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446dda0e6d88bc473b9720343d4fa4bade1752">FIFO_UNUSABLE</a> = 2, </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446dda24e8a278e1b012c2087925cd26bbdd9c">  127</a></span>&#160;    <a class="code" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446dda24e8a278e1b012c2087925cd26bbdd9c">FIFO_ENABLED</a> = 3, </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__uart.html#ga9c25ca1c0f55a1f933d7dc07cc90e3b9">  128</a></span>&#160;} <a class="code" href="group__uart.html#ga9c25ca1c0f55a1f933d7dc07cc90e3b9">fifo_status_t</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structinterrupt__identification.html">  134</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structinterrupt__identification.html">interrupt_identification</a> {</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structinterrupt__identification.html#a39f16d585c4531d2bf2562631a775d73">  135</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structinterrupt__identification.html#a39f16d585c4531d2bf2562631a775d73">pending</a>; </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structinterrupt__identification.html#acc6557358acdd656053c08514939715a">  136</a></span>&#160;    <a class="code" href="group__uart.html#gaeeaa41e9dfd6859dfd91af954e2df00f">interrupt_origin_t</a> <a class="code" href="structinterrupt__identification.html#acc6557358acdd656053c08514939715a">origin</a>; </div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structinterrupt__identification.html#af0cbd3368c4799319ed430fd77fe4adf">  137</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structinterrupt__identification.html#af0cbd3368c4799319ed430fd77fe4adf">fifo_64_bytes</a>; </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structinterrupt__identification.html#a3adbec3fe771e76abfef19e783af2dea">  138</a></span>&#160;    <a class="code" href="group__uart.html#ga9c25ca1c0f55a1f933d7dc07cc90e3b9">fifo_status_t</a> <a class="code" href="structinterrupt__identification.html#a3adbec3fe771e76abfef19e783af2dea">fifo_status</a>; </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__uart.html#ga166712c10fd306ea6bffdc1926573627">  139</a></span>&#160;} <a class="code" href="group__uart.html#ga166712c10fd306ea6bffdc1926573627">interrupt_identification_t</a>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gada1e08319ec7cbdee656119d432065a0">com1_subscribe_int</a>(uint8_t *bit_no);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#ga085298fb12885a08ca7ad943fdd5b22d">com1_unsubscribe_int</a>();</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__uart.html#ga2820f530017133c17706dbc238f738d9">com1_ih</a>();</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__uart.html#gac9e27c3effc4daed84fb28ade5e853cb">uart_handle_error</a>();</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gad4aa4e56e05d1a1907de15efa9f098dd">uart_identify_interrupt</a>(<a class="code" href="structinterrupt__identification.html">interrupt_identification_t</a> *int_ident);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gac56dcef886bb66f75de8fe196316995d">uart_config_params</a>(<a class="code" href="group__uart.html#gabe2e24e3b68fa430a865b2b98afa79a4">word_len_t</a> <a class="code" href="group__uart.html#ga54dcfc42834e0f55df8676c5381f64d3">word_len</a>, <a class="code" href="group__uart.html#gabb076254374c4a07f6cbc7385a56f423">parity_t</a> <a class="code" href="group__uart.html#ga62d49d97117baa12d4ccc139f067ffdb">parity</a>, </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                       <a class="code" href="group__uart.html#ga4be85794f87bb907dc13afd7cf517f87">no_stop_bits_t</a> <a class="code" href="group__uart.html#ga6aa174597b135a579c4669238f471105">no_stop_bits</a>, uint16_t bit_rate);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gab5a56e4469594d67651f2b6d9d380f56">uart_config_int</a>(<span class="keywordtype">bool</span> received_data_int, <span class="keywordtype">bool</span> transmitter_empty_int, <span class="keywordtype">bool</span> receiver_line_status_int);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gaf159013e818705c412e6585603c55da2">uart_enable_fifo</a>(<a class="code" href="group__uart.html#ga1a278341de54ab62d2b4f9dbab137e07">fifo_int_trigger_level_t</a> trigger_level);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#ga1975f8b129ad7fe81b0199dadabc703a">uart_set_bit_rate</a>(uint16_t bit_rate);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gac3d220a27d08a43a58c904f3f2113d14">uart_init_sw_queues</a>();</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__uart.html#gaffd1e39d413095e8cb2d5026e6232e65">uart_delete_sw_queues</a>();</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#ga044300424f25aaf6d622538cafe79d90">uart_receive_bytes</a>();</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#ga8219117bdd64ba6474c847fd89efbd41">uart_send_bytes</a>();</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#ga00a2984ead2b73e2871dfda7c1ac49e3">uart_send_byte</a>(uint8_t <span class="keywordtype">byte</span>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gac447d0f6cdbf08eb8522cebae17e7e77">uart_read_byte</a>(uint8_t *<span class="keywordtype">byte</span>);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__uart.html#gac45f99478cc354b6836c7bfbcb84d679">uart_received_bytes</a>();</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gadce4962e8e0ec14a02056e7d8db4eb28">uart_flush_received_bytes</a>(uint8_t *no_bytes, uint8_t *first, uint8_t *last);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__uart.html#gac96631fa37beaf3259b9237b806c1f98">uart_clear_hw_fifos</a>();</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _UART_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__uart_html_ga11d25bb245c875432c59dfad58587483"><div class="ttname"><a href="group__uart.html#ga11d25bb245c875432c59dfad58587483">DIVISOR_LATCH_MSB</a></div><div class="ttdeci">#define DIVISOR_LATCH_MSB</div><div class="ttdoc">Divisor latch most significant byte.</div><div class="ttdef"><b>Definition:</b> uart.h:29</div></div>
<div class="ttc" id="agroup__uart_html_gga54dcfc42834e0f55df8676c5381f64d3a9467ab32491c7209065f0d0e683cf005"><div class="ttname"><a href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a9467ab32491c7209065f0d0e683cf005">WORD_LEN_8_BITS</a></div><div class="ttdeci">@ WORD_LEN_8_BITS</div><div class="ttdef"><b>Definition:</b> uart.h:73</div></div>
<div class="ttc" id="agroup__uart_html_ga1a2e230078e0423a6f7681d30d8e3798"><div class="ttname"><a href="group__uart.html#ga1a2e230078e0423a6f7681d30d8e3798">LSR_OVERRUN_ERROR</a></div><div class="ttdeci">#define LSR_OVERRUN_ERROR</div><div class="ttdoc">Line status register overrun error.</div><div class="ttdef"><b>Definition:</b> uart.h:40</div></div>
<div class="ttc" id="agroup__i8254_html_gacf926951944b6cf370b7229ebd50dd8b"><div class="ttname"><a href="group__i8254.html#gacf926951944b6cf370b7229ebd50dd8b">TIMER_FREQ</a></div><div class="ttdeci">#define TIMER_FREQ</div><div class="ttdoc">clock frequency for timer in PC and AT</div><div class="ttdef"><b>Definition:</b> i8254.h:16</div></div>
<div class="ttc" id="agroup__uart_html_gac3d220a27d08a43a58c904f3f2113d14"><div class="ttname"><a href="group__uart.html#gac3d220a27d08a43a58c904f3f2113d14">uart_init_sw_queues</a></div><div class="ttdeci">int uart_init_sw_queues()</div><div class="ttdoc">Initializes serial port software queues.</div><div class="ttdef"><b>Definition:</b> uart.c:151</div></div>
<div class="ttc" id="agroup__uart_html_gab801e055044a209a9870650479be14c1"><div class="ttname"><a href="group__uart.html#gab801e055044a209a9870650479be14c1">DIVISOR_LATCH_LSB</a></div><div class="ttdeci">#define DIVISOR_LATCH_LSB</div><div class="ttdoc">Divisor latch least significant byte.</div><div class="ttdef"><b>Definition:</b> uart.h:28</div></div>
<div class="ttc" id="agroup__uart_html_ga307372288602ea8501c646dd2070ab20"><div class="ttname"><a href="group__uart.html#ga307372288602ea8501c646dd2070ab20">interrupt_origin</a></div><div class="ttdeci">interrupt_origin</div><div class="ttdoc">Enumerated type for representing the origin of the interrupt.</div><div class="ttdef"><b>Definition:</b> uart.h:112</div></div>
<div class="ttc" id="astructinterrupt__identification_html_af0cbd3368c4799319ed430fd77fe4adf"><div class="ttname"><a href="structinterrupt__identification.html#af0cbd3368c4799319ed430fd77fe4adf">interrupt_identification::fifo_64_bytes</a></div><div class="ttdeci">bool fifo_64_bytes</div><div class="ttdoc">True if 64-byte FIFO, false otherwise.</div><div class="ttdef"><b>Definition:</b> uart.h:137</div></div>
<div class="ttc" id="agroup__uart_html_ga54dcfc42834e0f55df8676c5381f64d3"><div class="ttname"><a href="group__uart.html#ga54dcfc42834e0f55df8676c5381f64d3">word_len</a></div><div class="ttdeci">word_len</div><div class="ttdoc">Enumerated type for specifying the word lenght parameter of the communication protocol.</div><div class="ttdef"><b>Definition:</b> uart.h:69</div></div>
<div class="ttc" id="agroup__uart_html_gga598aa077992ce6f68c609808961b16a0a324a56513ad1e6068ecc295965093321"><div class="ttname"><a href="group__uart.html#gga598aa077992ce6f68c609808961b16a0a324a56513ad1e6068ecc295965093321">FIFO_1_BYTE</a></div><div class="ttdeci">@ FIFO_1_BYTE</div><div class="ttdef"><b>Definition:</b> uart.h:102</div></div>
<div class="ttc" id="agroup__uart_html_ga990943af0dbd68dc7f41fbd2acf1ed3f"><div class="ttname"><a href="group__uart.html#ga990943af0dbd68dc7f41fbd2acf1ed3f">FCR_CLEAR_TRANSMIT_FIFO</a></div><div class="ttdeci">#define FCR_CLEAR_TRANSMIT_FIFO</div><div class="ttdoc">FIFO control register clear transmit FIFO.</div><div class="ttdef"><b>Definition:</b> uart.h:59</div></div>
<div class="ttc" id="agroup__i8254_html_ga82c9f607c359eddcd723e9b20f2931e7"><div class="ttname"><a href="group__i8254.html#ga82c9f607c359eddcd723e9b20f2931e7">MASK_INITIAL</a></div><div class="ttdeci">#define MASK_INITIAL</div><div class="ttdoc">Initialization mode mask.</div><div class="ttdef"><b>Definition:</b> i8254.h:62</div></div>
<div class="ttc" id="agroup__uart_html_ggad69d56e458c2228695b44e7a9b2446ddabe035f29d7f2323f11006b228d714a09"><div class="ttname"><a href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446ddabe035f29d7f2323f11006b228d714a09">NO_FIFO</a></div><div class="ttdeci">@ NO_FIFO</div><div class="ttdef"><b>Definition:</b> uart.h:125</div></div>
<div class="ttc" id="agroup__uart_html_ga1975f8b129ad7fe81b0199dadabc703a"><div class="ttname"><a href="group__uart.html#ga1975f8b129ad7fe81b0199dadabc703a">uart_set_bit_rate</a></div><div class="ttdeci">int uart_set_bit_rate(uint16_t bit_rate)</div><div class="ttdoc">Specifies the bit rate for the serial port.</div><div class="ttdef"><b>Definition:</b> uart.c:324</div></div>
<div class="ttc" id="agroup__uart_html_gaf159013e818705c412e6585603c55da2"><div class="ttname"><a href="group__uart.html#gaf159013e818705c412e6585603c55da2">uart_enable_fifo</a></div><div class="ttdeci">int uart_enable_fifo(fifo_int_trigger_level_t trigger_level)</div><div class="ttdoc">Enables serial port hardware FIFOs.</div><div class="ttdef"><b>Definition:</b> uart.c:275</div></div>
<div class="ttc" id="agroup__dispatcher_html_gga3b65133bb9997cd1ccf311af0927fc9ea3edbad3c9ebc8f96d52326e2ac4b6f7a"><div class="ttname"><a href="group__dispatcher.html#gga3b65133bb9997cd1ccf311af0927fc9ea3edbad3c9ebc8f96d52326e2ac4b6f7a">UART_ERROR_EVENT</a></div><div class="ttdeci">@ UART_ERROR_EVENT</div><div class="ttdef"><b>Definition:</b> dispatcher.h:28</div></div>
<div class="ttc" id="agroup__queue_html_ga24ec1e60eaa37239a1b49c6f7321c9d9"><div class="ttname"><a href="group__queue.html#ga24ec1e60eaa37239a1b49c6f7321c9d9">queue_top</a></div><div class="ttdeci">int queue_top(queue_t *queue, void *el)</div><div class="ttdoc">Gets the element at the front of the given queue.</div><div class="ttdef"><b>Definition:</b> queue.c:83</div></div>
<div class="ttc" id="agroup__uart_html_ga9eeaa4018a3f83d123eea881983f70a1"><div class="ttname"><a href="group__uart.html#ga9eeaa4018a3f83d123eea881983f70a1">IIR_64_BYTE_FIFO</a></div><div class="ttdeci">#define IIR_64_BYTE_FIFO</div><div class="ttdoc">Interrupt identification register 64 byte FIFO mask.</div><div class="ttdef"><b>Definition:</b> uart.h:54</div></div>
<div class="ttc" id="agroup__queue_html_gaf5a6849cf11a4207ac2dcdd0cfb01e7d"><div class="ttname"><a href="group__queue.html#gaf5a6849cf11a4207ac2dcdd0cfb01e7d">delete_queue</a></div><div class="ttdeci">void delete_queue(queue_t *queue)</div><div class="ttdoc">Frees the space allocated in memory to store the content of a given queue.</div><div class="ttdef"><b>Definition:</b> queue.c:35</div></div>
<div class="ttc" id="agroup__uart_html_gabb076254374c4a07f6cbc7385a56f423"><div class="ttname"><a href="group__uart.html#gabb076254374c4a07f6cbc7385a56f423">parity_t</a></div><div class="ttdeci">enum parity parity_t</div><div class="ttdoc">Enumerated type for specifying the parity parameter of the communication protocol.</div></div>
<div class="ttc" id="adispatcher_8h_html"><div class="ttname"><a href="dispatcher_8h.html">dispatcher.h</a></div><div class="ttdoc">File dedicated to handling and dispatching events.</div></div>
<div class="ttc" id="astructinterrupt__identification_html"><div class="ttname"><a href="structinterrupt__identification.html">interrupt_identification</a></div><div class="ttdoc">Interrupt identification info.</div><div class="ttdef"><b>Definition:</b> uart.h:134</div></div>
<div class="ttc" id="agroup__i8254_html_ga4c2eecbfb96744a9c2af71dba75ecb18"><div class="ttname"><a href="group__i8254.html#ga4c2eecbfb96744a9c2af71dba75ecb18">TIMER_RB_CMD</a></div><div class="ttdeci">#define TIMER_RB_CMD</div><div class="ttdoc">Read Back Command.</div><div class="ttdef"><b>Definition:</b> i8254.h:36</div></div>
<div class="ttc" id="agroup__uart_html_ga13f6ea4f0e07fb12e8163349d4a95a87"><div class="ttname"><a href="group__uart.html#ga13f6ea4f0e07fb12e8163349d4a95a87">FCR_ENABLE_FIFO</a></div><div class="ttdeci">#define FCR_ENABLE_FIFO</div><div class="ttdoc">FIFO control register enable FIFO.</div><div class="ttdef"><b>Definition:</b> uart.h:57</div></div>
<div class="ttc" id="agroup__uart_html_gga62d49d97117baa12d4ccc139f067ffdbae6172576b70fc73aefabd529c103c9b8"><div class="ttname"><a href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdbae6172576b70fc73aefabd529c103c9b8">PARITY_EVEN</a></div><div class="ttdeci">@ PARITY_EVEN</div><div class="ttdef"><b>Definition:</b> uart.h:83</div></div>
<div class="ttc" id="agroup__uart_html_gga598aa077992ce6f68c609808961b16a0ad2f5a2a092234eb04ea981eb340c9412"><div class="ttname"><a href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ad2f5a2a092234eb04ea981eb340c9412">FIFO_14_BYTES</a></div><div class="ttdeci">@ FIFO_14_BYTES</div><div class="ttdef"><b>Definition:</b> uart.h:105</div></div>
<div class="ttc" id="agroup__uart_html_ga3685c78b9bd6dd0fa3861807e24a4e1b"><div class="ttname"><a href="group__uart.html#ga3685c78b9bd6dd0fa3861807e24a4e1b">COM1_IRQ</a></div><div class="ttdeci">#define COM1_IRQ</div><div class="ttdoc">COM1 IRQ line.</div><div class="ttdef"><b>Definition:</b> uart.h:17</div></div>
<div class="ttc" id="agroup__dispatcher_html_ga2926174cdc0ff4f89e646c1e8dcf0bfd"><div class="ttname"><a href="group__dispatcher.html#ga2926174cdc0ff4f89e646c1e8dcf0bfd">dispatcher_queue_event</a></div><div class="ttdeci">int dispatcher_queue_event(event_t event)</div><div class="ttdoc">Adds an event to the event queue.</div><div class="ttdef"><b>Definition:</b> dispatcher.c:120</div></div>
<div class="ttc" id="agroup__uart_html_gaffd1e39d413095e8cb2d5026e6232e65"><div class="ttname"><a href="group__uart.html#gaffd1e39d413095e8cb2d5026e6232e65">uart_delete_sw_queues</a></div><div class="ttdeci">void uart_delete_sw_queues()</div><div class="ttdoc">Frees the memory allocated for serial port software queues.</div><div class="ttdef"><b>Definition:</b> uart.c:163</div></div>
<div class="ttc" id="agroup__uart_html_ga085298fb12885a08ca7ad943fdd5b22d"><div class="ttname"><a href="group__uart.html#ga085298fb12885a08ca7ad943fdd5b22d">com1_unsubscribe_int</a></div><div class="ttdeci">int com1_unsubscribe_int()</div><div class="ttdoc">Unsubscribes COM1 interrupts.</div><div class="ttdef"><b>Definition:</b> uart.c:18</div></div>
<div class="ttc" id="agroup__uart_html_ga9824e1d0f3e501fa9031dcf2bc6afd76"><div class="ttname"><a href="group__uart.html#ga9824e1d0f3e501fa9031dcf2bc6afd76">INTERRUPT_IDENTIFICATION_REG</a></div><div class="ttdeci">#define INTERRUPT_IDENTIFICATION_REG</div><div class="ttdoc">Interrupt identification register.</div><div class="ttdef"><b>Definition:</b> uart.h:24</div></div>
<div class="ttc" id="agroup__uart_html_ga3b8c453276843a913d454684a4069a58"><div class="ttname"><a href="group__uart.html#ga3b8c453276843a913d454684a4069a58">LSR_FRAMING_ERROR</a></div><div class="ttdeci">#define LSR_FRAMING_ERROR</div><div class="ttdoc">Line status register framing error.</div><div class="ttdef"><b>Definition:</b> uart.h:42</div></div>
<div class="ttc" id="agroup__uart_html_gga62d49d97117baa12d4ccc139f067ffdbab64bf159007d02ae19b88748bc20dd81"><div class="ttname"><a href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdbab64bf159007d02ae19b88748bc20dd81">PARITY_ZERO</a></div><div class="ttdeci">@ PARITY_ZERO</div><div class="ttdef"><b>Definition:</b> uart.h:85</div></div>
<div class="ttc" id="agroup__uart_html_ga8219117bdd64ba6474c847fd89efbd41"><div class="ttname"><a href="group__uart.html#ga8219117bdd64ba6474c847fd89efbd41">uart_send_bytes</a></div><div class="ttdeci">int uart_send_bytes()</div><div class="ttdoc">Sends bytes from a software queue into the serial port.</div><div class="ttdef"><b>Definition:</b> uart.c:102</div></div>
<div class="ttc" id="agroup__queue_html_ga09a3da9bf84f747356ef8050447bf35a"><div class="ttname"><a href="group__queue.html#ga09a3da9bf84f747356ef8050447bf35a">queue_is_empty</a></div><div class="ttdeci">bool queue_is_empty(queue_t *queue)</div><div class="ttdoc">Checks if a given queue is empty.</div><div class="ttdef"><b>Definition:</b> queue.c:75</div></div>
<div class="ttc" id="agroup__uart_html_ga80134463e40501ac988b2b275fdcce60"><div class="ttname"><a href="group__uart.html#ga80134463e40501ac988b2b275fdcce60">IIR_INTERRUPT_STATUS</a></div><div class="ttdeci">#define IIR_INTERRUPT_STATUS</div><div class="ttdoc">Interrupt identification register interrupt status mask.</div><div class="ttdef"><b>Definition:</b> uart.h:52</div></div>
<div class="ttc" id="agroup__i8254_html_gaef9234dcdd15863f19b0e2c5f5a95975"><div class="ttname"><a href="group__i8254.html#gaef9234dcdd15863f19b0e2c5f5a95975">MASK_BASE</a></div><div class="ttdeci">#define MASK_BASE</div><div class="ttdoc">Counting base mask.</div><div class="ttdef"><b>Definition:</b> i8254.h:60</div></div>
<div class="ttc" id="agroup__uart_html_ga044300424f25aaf6d622538cafe79d90"><div class="ttname"><a href="group__uart.html#ga044300424f25aaf6d622538cafe79d90">uart_receive_bytes</a></div><div class="ttdeci">int uart_receive_bytes()</div><div class="ttdoc">Receives bytes from the serial port and puts them in a software queue.</div><div class="ttdef"><b>Definition:</b> uart.c:84</div></div>
<div class="ttc" id="astructinterrupt__identification_html_a39f16d585c4531d2bf2562631a775d73"><div class="ttname"><a href="structinterrupt__identification.html#a39f16d585c4531d2bf2562631a775d73">interrupt_identification::pending</a></div><div class="ttdeci">bool pending</div><div class="ttdoc">Whether an interruption is pending.</div><div class="ttdef"><b>Definition:</b> uart.h:135</div></div>
<div class="ttc" id="agroup__uart_html_ga598aa077992ce6f68c609808961b16a0"><div class="ttname"><a href="group__uart.html#ga598aa077992ce6f68c609808961b16a0">fifo_int_trigger_level</a></div><div class="ttdeci">fifo_int_trigger_level</div><div class="ttdoc">Enumerated type for specifying the FIFO interrupt trigger level.</div><div class="ttdef"><b>Definition:</b> uart.h:101</div></div>
<div class="ttc" id="ai8254_8h_html"><div class="ttname"><a href="i8254_8h.html">i8254.h</a></div><div class="ttdoc">Constants for programming the i8254 Timer.</div></div>
<div class="ttc" id="agroup__uart_html_gaff2bfed027a9e9c4a9e89485a63356ad"><div class="ttname"><a href="group__uart.html#gaff2bfed027a9e9c4a9e89485a63356ad">COM1_BASE_ADDR</a></div><div class="ttdeci">#define COM1_BASE_ADDR</div><div class="ttdoc">Base adress of COM1.</div><div class="ttdef"><b>Definition:</b> uart.h:16</div></div>
<div class="ttc" id="agroup__uart_html_ggad69d56e458c2228695b44e7a9b2446dda24e8a278e1b012c2087925cd26bbdd9c"><div class="ttname"><a href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446dda24e8a278e1b012c2087925cd26bbdd9c">FIFO_ENABLED</a></div><div class="ttdeci">@ FIFO_ENABLED</div><div class="ttdef"><b>Definition:</b> uart.h:127</div></div>
<div class="ttc" id="agroup__uart_html_gab5a56e4469594d67651f2b6d9d380f56"><div class="ttname"><a href="group__uart.html#gab5a56e4469594d67651f2b6d9d380f56">uart_config_int</a></div><div class="ttdeci">int uart_config_int(bool received_data_int, bool transmitter_empty_int, bool receiver_line_status_int)</div><div class="ttdoc">Configures the interrupts of the serial port.</div><div class="ttdef"><b>Definition:</b> uart.c:259</div></div>
<div class="ttc" id="agroup__uart_html_gga307372288602ea8501c646dd2070ab20a02b6c676ce9b93ea9670e5ee280985f6"><div class="ttname"><a href="group__uart.html#gga307372288602ea8501c646dd2070ab20a02b6c676ce9b93ea9670e5ee280985f6">INT_ORIGIN_MODEM_STATUS</a></div><div class="ttdeci">@ INT_ORIGIN_MODEM_STATUS</div><div class="ttdef"><b>Definition:</b> uart.h:113</div></div>
<div class="ttc" id="agroup__uart_html_gadce4962e8e0ec14a02056e7d8db4eb28"><div class="ttname"><a href="group__uart.html#gadce4962e8e0ec14a02056e7d8db4eb28">uart_flush_received_bytes</a></div><div class="ttdeci">int uart_flush_received_bytes(uint8_t *no_bytes, uint8_t *first, uint8_t *last)</div><div class="ttdoc">Flushes all bytes being received from the serial port.</div><div class="ttdef"><b>Definition:</b> uart.c:168</div></div>
<div class="ttc" id="astructqueue_html"><div class="ttname"><a href="structqueue.html">queue</a></div><div class="ttdef"><b>Definition:</b> queue.c:6</div></div>
<div class="ttc" id="agroup__uart_html_gga62d49d97117baa12d4ccc139f067ffdba41443d13b163ffeaf59c4667472bc49c"><div class="ttname"><a href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba41443d13b163ffeaf59c4667472bc49c">PARITY_ODD</a></div><div class="ttdeci">@ PARITY_ODD</div><div class="ttdef"><b>Definition:</b> uart.h:82</div></div>
<div class="ttc" id="auart_8h_html"><div class="ttname"><a href="uart_8h.html">uart.h</a></div><div class="ttdoc">File dedicated to the interaction with the serial port.</div></div>
<div class="ttc" id="agroup__uart_html_gac56dcef886bb66f75de8fe196316995d"><div class="ttname"><a href="group__uart.html#gac56dcef886bb66f75de8fe196316995d">uart_config_params</a></div><div class="ttdeci">int uart_config_params(word_len_t word_len, parity_t parity, no_stop_bits_t no_stop_bits, uint16_t bit_rate)</div><div class="ttdoc">Configures the parameters of the serial port.</div><div class="ttdef"><b>Definition:</b> uart.c:246</div></div>
<div class="ttc" id="agroup__uart_html_gga307372288602ea8501c646dd2070ab20a645a7449bbdfc48aeb346cbb3b5c97de"><div class="ttname"><a href="group__uart.html#gga307372288602ea8501c646dd2070ab20a645a7449bbdfc48aeb346cbb3b5c97de">INT_ORIGIN_LINE_STATUS</a></div><div class="ttdeci">@ INT_ORIGIN_LINE_STATUS</div><div class="ttdef"><b>Definition:</b> uart.h:117</div></div>
<div class="ttc" id="agroup__queue_html_ga81880a2f29871356ccddd8f20ec99e9e"><div class="ttname"><a href="group__queue.html#ga81880a2f29871356ccddd8f20ec99e9e">queue_pop</a></div><div class="ttdeci">int queue_pop(queue_t *queue)</div><div class="ttdoc">Removes the element at the front of the given queue.</div><div class="ttdef"><b>Definition:</b> queue.c:103</div></div>
<div class="ttc" id="agroup__queue_html_gac48edd86870cd2e9c26035f22fdf31d4"><div class="ttname"><a href="group__queue.html#gac48edd86870cd2e9c26035f22fdf31d4">new_queue</a></div><div class="ttdeci">queue_t * new_queue(size_t element_size, size_t capacity)</div><div class="ttdoc">Initializes of a new queue.</div><div class="ttdef"><b>Definition:</b> queue.c:15</div></div>
<div class="ttc" id="agroup__uart_html_gad4aa4e56e05d1a1907de15efa9f098dd"><div class="ttname"><a href="group__uart.html#gad4aa4e56e05d1a1907de15efa9f098dd">uart_identify_interrupt</a></div><div class="ttdeci">int uart_identify_interrupt(interrupt_identification_t *int_ident)</div><div class="ttdoc">Indentifies the serial port interrupt.</div><div class="ttdef"><b>Definition:</b> uart.c:215</div></div>
<div class="ttc" id="agroup__i8254_html_ga282832448fb0281ef53d243c1cd48491"><div class="ttname"><a href="group__i8254.html#ga282832448fb0281ef53d243c1cd48491">TIMER_CTRL</a></div><div class="ttdeci">#define TIMER_CTRL</div><div class="ttdoc">Control register.</div><div class="ttdef"><b>Definition:</b> i8254.h:25</div></div>
<div class="ttc" id="agroup__uart_html_gac9e27c3effc4daed84fb28ade5e853cb"><div class="ttname"><a href="group__uart.html#gac9e27c3effc4daed84fb28ade5e853cb">uart_handle_error</a></div><div class="ttdeci">void uart_handle_error()</div><div class="ttdoc">Handles a serial port error interrupt.</div><div class="ttdef"><b>Definition:</b> uart.c:137</div></div>
<div class="ttc" id="agroup__uart_html_ga2820f530017133c17706dbc238f738d9"><div class="ttname"><a href="group__uart.html#ga2820f530017133c17706dbc238f738d9">com1_ih</a></div><div class="ttdeci">void com1_ih()</div><div class="ttdoc">COM1 interrupt handler.</div><div class="ttdef"><b>Definition:</b> uart.c:22</div></div>
<div class="ttc" id="agroup__uart_html_ga2ac6e26903f2848772b729cddf1cd29e"><div class="ttname"><a href="group__uart.html#ga2ac6e26903f2848772b729cddf1cd29e">LSR_RECEIVER_READY</a></div><div class="ttdeci">#define LSR_RECEIVER_READY</div><div class="ttdoc">Line status register receiver ready.</div><div class="ttdef"><b>Definition:</b> uart.h:39</div></div>
<div class="ttc" id="agroup__i8254_html_ga2c9e596737fc7590ff2da769126bf48b"><div class="ttname"><a href="group__i8254.html#ga2c9e596737fc7590ff2da769126bf48b">TIMER</a></div><div class="ttdeci">#define TIMER(n)</div><div class="ttdoc">Timer n count register.</div><div class="ttdef"><b>Definition:</b> i8254.h:24</div></div>
<div class="ttc" id="agroup__uart_html_ga3a9e9cf040bafea8d8a86f1569ead242"><div class="ttname"><a href="group__uart.html#ga3a9e9cf040bafea8d8a86f1569ead242">LSR_TRANSMITTER_HOLDING_REGISTER_EMPTY</a></div><div class="ttdeci">#define LSR_TRANSMITTER_HOLDING_REGISTER_EMPTY</div><div class="ttdoc">Line status register transmitter holding register empty.</div><div class="ttdef"><b>Definition:</b> uart.h:44</div></div>
<div class="ttc" id="agroup__i8254_html_ga89046d454c956583ea41c689fe55ab9f"><div class="ttname"><a href="group__i8254.html#ga89046d454c956583ea41c689fe55ab9f">MASK_MODE</a></div><div class="ttdeci">#define MASK_MODE</div><div class="ttdoc">Operating mode mask.</div><div class="ttdef"><b>Definition:</b> i8254.h:61</div></div>
<div class="ttc" id="agroup__uart_html_ga1a278341de54ab62d2b4f9dbab137e07"><div class="ttname"><a href="group__uart.html#ga1a278341de54ab62d2b4f9dbab137e07">fifo_int_trigger_level_t</a></div><div class="ttdeci">enum fifo_int_trigger_level fifo_int_trigger_level_t</div><div class="ttdoc">Enumerated type for specifying the FIFO interrupt trigger level.</div></div>
<div class="ttc" id="agroup__uart_html_gga62d49d97117baa12d4ccc139f067ffdba8eeff3cfe6d6c5485fe51e6bbaf63ab3"><div class="ttname"><a href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba8eeff3cfe6d6c5485fe51e6bbaf63ab3">PARITY_ONE</a></div><div class="ttdeci">@ PARITY_ONE</div><div class="ttdef"><b>Definition:</b> uart.h:84</div></div>
<div class="ttc" id="agroup__i8254_html_ga6c248216df24b5e9d907d126d80bd195"><div class="ttname"><a href="group__i8254.html#ga6c248216df24b5e9d907d126d80bd195">TIMER_RB_COUNT_</a></div><div class="ttdeci">#define TIMER_RB_COUNT_</div><div class="ttdoc">READ-BACK count.</div><div class="ttdef"><b>Definition:</b> i8254.h:56</div></div>
<div class="ttc" id="agroup__uart_html_gga307372288602ea8501c646dd2070ab20afed6c50aef4cf567c3af39407070eaca"><div class="ttname"><a href="group__uart.html#gga307372288602ea8501c646dd2070ab20afed6c50aef4cf567c3af39407070eaca">INT_ORIGIN_CHAR_TIMEOUT</a></div><div class="ttdeci">@ INT_ORIGIN_CHAR_TIMEOUT</div><div class="ttdef"><b>Definition:</b> uart.h:115</div></div>
<div class="ttc" id="agroup__uart_html_ga126094edfacdb5b37c162ae16c8a56ab"><div class="ttname"><a href="group__uart.html#ga126094edfacdb5b37c162ae16c8a56ab">UART_DELAY_US</a></div><div class="ttdeci">#define UART_DELAY_US</div><div class="ttdoc">Delay before retrying to read receiver buffer register when flushing it.</div><div class="ttdef"><b>Definition:</b> uart.h:62</div></div>
<div class="ttc" id="aqueue_8h_html"><div class="ttname"><a href="queue_8h.html">queue.h</a></div><div class="ttdoc">File dedicated to queues.</div></div>
<div class="ttc" id="agroup__uart_html_ga62d49d97117baa12d4ccc139f067ffdb"><div class="ttname"><a href="group__uart.html#ga62d49d97117baa12d4ccc139f067ffdb">parity</a></div><div class="ttdeci">parity</div><div class="ttdoc">Enumerated type for specifying the parity parameter of the communication protocol.</div><div class="ttdef"><b>Definition:</b> uart.h:80</div></div>
<div class="ttc" id="agroup__uart_html_gga307372288602ea8501c646dd2070ab20aca7b9bbf00dbcf600aabe18f189c3859"><div class="ttname"><a href="group__uart.html#gga307372288602ea8501c646dd2070ab20aca7b9bbf00dbcf600aabe18f189c3859">INT_ORIGIN_RECEIVED_DATA</a></div><div class="ttdeci">@ INT_ORIGIN_RECEIVED_DATA</div><div class="ttdef"><b>Definition:</b> uart.h:116</div></div>
<div class="ttc" id="agroup__i8254_html_ga8c0f1933323274c765e23837e4fbc8c7"><div class="ttname"><a href="group__i8254.html#ga8c0f1933323274c765e23837e4fbc8c7">TIMER_LSB_MSB</a></div><div class="ttdeci">#define TIMER_LSB_MSB</div><div class="ttdoc">Initialize LSB first and MSB afterwards.</div><div class="ttdef"><b>Definition:</b> i8254.h:42</div></div>
<div class="ttc" id="agroup__uart_html_gabf2bd916f47a96ef67cf4f4d9be7108b"><div class="ttname"><a href="group__uart.html#gabf2bd916f47a96ef67cf4f4d9be7108b">LCR_DLAB_SELECT_DL</a></div><div class="ttdeci">#define LCR_DLAB_SELECT_DL</div><div class="ttdoc">Line control register dlab mask.</div><div class="ttdef"><b>Definition:</b> uart.h:37</div></div>
<div class="ttc" id="agroup__uart_html_ga74d071bad54e38fdd9f14cd3be0f46b9"><div class="ttname"><a href="group__uart.html#ga74d071bad54e38fdd9f14cd3be0f46b9">IIR_INTERRUPT_ORIGIN</a></div><div class="ttdeci">#define IIR_INTERRUPT_ORIGIN</div><div class="ttdoc">Interrupt identification register interrupt origin mask.</div><div class="ttdef"><b>Definition:</b> uart.h:53</div></div>
<div class="ttc" id="agroup__uart_html_gga307372288602ea8501c646dd2070ab20a92dbe8a49329211ecaabb3cdc677f9f4"><div class="ttname"><a href="group__uart.html#gga307372288602ea8501c646dd2070ab20a92dbe8a49329211ecaabb3cdc677f9f4">INT_ORIGIN_TRANSMITTER_EMPTY</a></div><div class="ttdeci">@ INT_ORIGIN_TRANSMITTER_EMPTY</div><div class="ttdef"><b>Definition:</b> uart.h:114</div></div>
<div class="ttc" id="agroup__uart_html_ga60dc7185c07a121eeb29f21662740e8e"><div class="ttname"><a href="group__uart.html#ga60dc7185c07a121eeb29f21662740e8e">RECEIVER_BUFFER_REG</a></div><div class="ttdeci">#define RECEIVER_BUFFER_REG</div><div class="ttdoc">Receiver buffer register.</div><div class="ttdef"><b>Definition:</b> uart.h:21</div></div>
<div class="ttc" id="agroup__uart_html_gga6aa174597b135a579c4669238f471105ad5532387a525860bca665f556b235a61"><div class="ttname"><a href="group__uart.html#gga6aa174597b135a579c4669238f471105ad5532387a525860bca665f556b235a61">STOP_BITS_1</a></div><div class="ttdeci">@ STOP_BITS_1</div><div class="ttdef"><b>Definition:</b> uart.h:93</div></div>
<div class="ttc" id="agroup__uart_html_gad69d56e458c2228695b44e7a9b2446dd"><div class="ttname"><a href="group__uart.html#gad69d56e458c2228695b44e7a9b2446dd">fifo_status</a></div><div class="ttdeci">fifo_status</div><div class="ttdoc">Enumerated type for representing the FIFO status.</div><div class="ttdef"><b>Definition:</b> uart.h:124</div></div>
<div class="ttc" id="agroup__uart_html_gac45f99478cc354b6836c7bfbcb84d679"><div class="ttname"><a href="group__uart.html#gac45f99478cc354b6836c7bfbcb84d679">uart_received_bytes</a></div><div class="ttdeci">bool uart_received_bytes()</div><div class="ttdoc">Checks if there are unread received bytes in the software queue.</div><div class="ttdef"><b>Definition:</b> uart.c:80</div></div>
<div class="ttc" id="agroup__uart_html_ggad69d56e458c2228695b44e7a9b2446dda0e6d88bc473b9720343d4fa4bade1752"><div class="ttname"><a href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446dda0e6d88bc473b9720343d4fa4bade1752">FIFO_UNUSABLE</a></div><div class="ttdeci">@ FIFO_UNUSABLE</div><div class="ttdef"><b>Definition:</b> uart.h:126</div></div>
<div class="ttc" id="agroup__i8254_html_gaf598b17740e07842a0545af512714711"><div class="ttname"><a href="group__i8254.html#gaf598b17740e07842a0545af512714711">TIMER_RB_SEL</a></div><div class="ttdeci">#define TIMER_RB_SEL(n)</div><div class="ttdoc">READ-BACK timer select.</div><div class="ttdef"><b>Definition:</b> i8254.h:58</div></div>
<div class="ttc" id="agroup__uart_html_gada8be7ba5a8c891cfe9563155faca0c6"><div class="ttname"><a href="group__uart.html#gada8be7ba5a8c891cfe9563155faca0c6">LINE_CTRL_REG</a></div><div class="ttdeci">#define LINE_CTRL_REG</div><div class="ttdoc">Line control register.</div><div class="ttdef"><b>Definition:</b> uart.h:26</div></div>
<div class="ttc" id="agroup__uart_html_gga6aa174597b135a579c4669238f471105a47dc89ff50980f11f25190d3a05ed055"><div class="ttname"><a href="group__uart.html#gga6aa174597b135a579c4669238f471105a47dc89ff50980f11f25190d3a05ed055">STOP_BITS_2</a></div><div class="ttdeci">@ STOP_BITS_2</div><div class="ttdef"><b>Definition:</b> uart.h:94</div></div>
<div class="ttc" id="agroup__uart_html_gga54dcfc42834e0f55df8676c5381f64d3a785f16c9bb70a94bb5fa923a9b2073af"><div class="ttname"><a href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a785f16c9bb70a94bb5fa923a9b2073af">WORD_LEN_7_BITS</a></div><div class="ttdeci">@ WORD_LEN_7_BITS</div><div class="ttdef"><b>Definition:</b> uart.h:72</div></div>
<div class="ttc" id="agroup__uart_html_ga061ca5733cddf1ea7ca81d1af13ea386"><div class="ttname"><a href="group__uart.html#ga061ca5733cddf1ea7ca81d1af13ea386">TRANSMITTER_HOLDING_REG</a></div><div class="ttdeci">#define TRANSMITTER_HOLDING_REG</div><div class="ttdoc">Transmitter holding register.</div><div class="ttdef"><b>Definition:</b> uart.h:22</div></div>
<div class="ttc" id="agroup__uart_html_ga4be85794f87bb907dc13afd7cf517f87"><div class="ttname"><a href="group__uart.html#ga4be85794f87bb907dc13afd7cf517f87">no_stop_bits_t</a></div><div class="ttdeci">enum no_stop_bits no_stop_bits_t</div><div class="ttdoc">Enumerated type for specifying the number of stop bits parameter of the communication protocol.</div></div>
<div class="ttc" id="agroup__uart_html_ga6aa174597b135a579c4669238f471105"><div class="ttname"><a href="group__uart.html#ga6aa174597b135a579c4669238f471105">no_stop_bits</a></div><div class="ttdeci">no_stop_bits</div><div class="ttdoc">Enumerated type for specifying the number of stop bits parameter of the communication protocol.</div><div class="ttdef"><b>Definition:</b> uart.h:92</div></div>
<div class="ttc" id="agroup__uart_html_ga69a711fe12e6017bebcc7d086f0ea10f"><div class="ttname"><a href="group__uart.html#ga69a711fe12e6017bebcc7d086f0ea10f">IER_UNCHANGED_BITS</a></div><div class="ttdeci">#define IER_UNCHANGED_BITS</div><div class="ttdoc">Interrupt enable register unchanged bits mask.</div><div class="ttdef"><b>Definition:</b> uart.h:50</div></div>
<div class="ttc" id="agroup__i8254_html_ga6a4822642d40c248435692324a818010"><div class="ttname"><a href="group__i8254.html#ga6a4822642d40c248435692324a818010">TIMER_SEL0</a></div><div class="ttdeci">#define TIMER_SEL0</div><div class="ttdoc">Control Word for Timer 0.</div><div class="ttdef"><b>Definition:</b> i8254.h:33</div></div>
<div class="ttc" id="agroup__uart_html_gga54dcfc42834e0f55df8676c5381f64d3a097069665ba0bd123b06a8fd7c0acbf7"><div class="ttname"><a href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a097069665ba0bd123b06a8fd7c0acbf7">WORD_LEN_6_BITS</a></div><div class="ttdeci">@ WORD_LEN_6_BITS</div><div class="ttdef"><b>Definition:</b> uart.h:71</div></div>
<div class="ttc" id="agroup__uart_html_gada1e08319ec7cbdee656119d432065a0"><div class="ttname"><a href="group__uart.html#gada1e08319ec7cbdee656119d432065a0">com1_subscribe_int</a></div><div class="ttdeci">int com1_subscribe_int(uint8_t *bit_no)</div><div class="ttdoc">Subscribes COM1 interrupts.</div><div class="ttdef"><b>Definition:</b> uart.c:13</div></div>
<div class="ttc" id="agroup__uart_html_gaf306e9dc0f51f05584e7d9b1f760442d"><div class="ttname"><a href="group__uart.html#gaf306e9dc0f51f05584e7d9b1f760442d">FCR_CLEAR_RECEIVE_FIFO</a></div><div class="ttdeci">#define FCR_CLEAR_RECEIVE_FIFO</div><div class="ttdoc">FIFO control register clear receive FIFO.</div><div class="ttdef"><b>Definition:</b> uart.h:58</div></div>
<div class="ttc" id="agroup__queue_html_gaa54578828a1b5676bb99a535c617e1a2"><div class="ttname"><a href="group__queue.html#gaa54578828a1b5676bb99a535c617e1a2">queue_push</a></div><div class="ttdeci">int queue_push(queue_t *queue, void *el)</div><div class="ttdoc">Adds an element to the back of the given queue.</div><div class="ttdef"><b>Definition:</b> queue.c:91</div></div>
<div class="ttc" id="agroup__uart_html_gga62d49d97117baa12d4ccc139f067ffdba90674e2854f8cd4ce76ea0b4cd4546cc"><div class="ttname"><a href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba90674e2854f8cd4ce76ea0b4cd4546cc">PARITY_NONE</a></div><div class="ttdeci">@ PARITY_NONE</div><div class="ttdef"><b>Definition:</b> uart.h:81</div></div>
<div class="ttc" id="agroup__uart_html_gac96631fa37beaf3259b9237b806c1f98"><div class="ttname"><a href="group__uart.html#gac96631fa37beaf3259b9237b806c1f98">uart_clear_hw_fifos</a></div><div class="ttdeci">int uart_clear_hw_fifos()</div><div class="ttdoc">Clears both serial port hardware FIFOs.</div><div class="ttdef"><b>Definition:</b> uart.c:228</div></div>
<div class="ttc" id="agroup__dispatcher_html_gga3b65133bb9997cd1ccf311af0927fc9eab61df0f3e8dd703f3837f8f4d3e6a387"><div class="ttname"><a href="group__dispatcher.html#gga3b65133bb9997cd1ccf311af0927fc9eab61df0f3e8dd703f3837f8f4d3e6a387">TIMER_TICK_EVENT</a></div><div class="ttdeci">@ TIMER_TICK_EVENT</div><div class="ttdef"><b>Definition:</b> dispatcher.h:29</div></div>
<div class="ttc" id="agroup__uart_html_ga33db06ef4a01ba3df88ea1ff7255032d"><div class="ttname"><a href="group__uart.html#ga33db06ef4a01ba3df88ea1ff7255032d">LSR_PARITY_ERROR</a></div><div class="ttdeci">#define LSR_PARITY_ERROR</div><div class="ttdoc">Line status register parity error.</div><div class="ttdef"><b>Definition:</b> uart.h:41</div></div>
<div class="ttc" id="agroup__i8254_html_ga8349623fd8d99f9cc5d8ae29d78594fc"><div class="ttname"><a href="group__i8254.html#ga8349623fd8d99f9cc5d8ae29d78594fc">TIMER_SEL1</a></div><div class="ttdeci">#define TIMER_SEL1</div><div class="ttdoc">Control Word for Timer 1.</div><div class="ttdef"><b>Definition:</b> i8254.h:34</div></div>
<div class="ttc" id="agroup__uart_html_ga0a460fb4af3fee43e9c9dbbec4b81016"><div class="ttname"><a href="group__uart.html#ga0a460fb4af3fee43e9c9dbbec4b81016">DIVISOR_LATCH_DIVIDEND</a></div><div class="ttdeci">#define DIVISOR_LATCH_DIVIDEND</div><div class="ttdoc">Constant to be divided by bit rate to obtain the divisor latch value.</div><div class="ttdef"><b>Definition:</b> uart.h:31</div></div>
<div class="ttc" id="agroup__uart_html_gae0b31963cd54f77e7493d534d8a2bf5a"><div class="ttname"><a href="group__uart.html#gae0b31963cd54f77e7493d534d8a2bf5a">UART_MAX_TRIES</a></div><div class="ttdeci">#define UART_MAX_TRIES</div><div class="ttdoc">Maximum number of tries to read receiver buffer register when flushing it.</div><div class="ttdef"><b>Definition:</b> uart.h:63</div></div>
<div class="ttc" id="agroup__uart_html_ga32eb0e446021cd517ce250fc61392c5f"><div class="ttname"><a href="group__uart.html#ga32eb0e446021cd517ce250fc61392c5f">IIR_FIFO_STATUS</a></div><div class="ttdeci">#define IIR_FIFO_STATUS</div><div class="ttdoc">Interrupt identification register FIFO status mask.</div><div class="ttdef"><b>Definition:</b> uart.h:55</div></div>
<div class="ttc" id="agroup__dispatcher_html_gga3b65133bb9997cd1ccf311af0927fc9ea25f44df3aec7c814cb2745863084a362"><div class="ttname"><a href="group__dispatcher.html#gga3b65133bb9997cd1ccf311af0927fc9ea25f44df3aec7c814cb2745863084a362">UART_RECEIVED_DATA_EVENT</a></div><div class="ttdeci">@ UART_RECEIVED_DATA_EVENT</div><div class="ttdef"><b>Definition:</b> dispatcher.h:27</div></div>
<div class="ttc" id="agroup__uart_html_gabb4887f946c4539cbbe03347c8a8d1cd"><div class="ttname"><a href="group__uart.html#gabb4887f946c4539cbbe03347c8a8d1cd">INTERRUPT_ENABLE_REG</a></div><div class="ttdeci">#define INTERRUPT_ENABLE_REG</div><div class="ttdoc">Interrupt enable register.</div><div class="ttdef"><b>Definition:</b> uart.h:23</div></div>
<div class="ttc" id="agroup__i8254_html_ga30bf84c312af248cb81bb224e09f9ba8"><div class="ttname"><a href="group__i8254.html#ga30bf84c312af248cb81bb224e09f9ba8">TIMER0_IRQ</a></div><div class="ttdeci">#define TIMER0_IRQ</div><div class="ttdoc">Timer 0 IRQ line.</div><div class="ttdef"><b>Definition:</b> i8254.h:17</div></div>
<div class="ttc" id="agroup__uart_html_ga00a2984ead2b73e2871dfda7c1ac49e3"><div class="ttname"><a href="group__uart.html#ga00a2984ead2b73e2871dfda7c1ac49e3">uart_send_byte</a></div><div class="ttdeci">int uart_send_byte(uint8_t byte)</div><div class="ttdoc">Adds a byte to the software queue of bytes to be sent and tries to send bytes.</div><div class="ttdef"><b>Definition:</b> uart.c:63</div></div>
<div class="ttc" id="agroup__uart_html_gga598aa077992ce6f68c609808961b16a0ab9e1e48875547dc551b7c8c5454a4727"><div class="ttname"><a href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ab9e1e48875547dc551b7c8c5454a4727">FIFO_8_BYTES</a></div><div class="ttdeci">@ FIFO_8_BYTES</div><div class="ttdef"><b>Definition:</b> uart.h:104</div></div>
<div class="ttc" id="agroup__uart_html_gga54dcfc42834e0f55df8676c5381f64d3abaf2f1716107773d12e26dc368aba9e5"><div class="ttname"><a href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3abaf2f1716107773d12e26dc368aba9e5">WORD_LEN_5_BITS</a></div><div class="ttdeci">@ WORD_LEN_5_BITS</div><div class="ttdef"><b>Definition:</b> uart.h:70</div></div>
<div class="ttc" id="astructinterrupt__identification_html_acc6557358acdd656053c08514939715a"><div class="ttname"><a href="structinterrupt__identification.html#acc6557358acdd656053c08514939715a">interrupt_identification::origin</a></div><div class="ttdeci">interrupt_origin_t origin</div><div class="ttdoc">The origin of the interrupt.</div><div class="ttdef"><b>Definition:</b> uart.h:136</div></div>
<div class="ttc" id="agroup__i8254_html_ga142a255de0dbc48aeabd45fc10c33672"><div class="ttname"><a href="group__i8254.html#ga142a255de0dbc48aeabd45fc10c33672">TIMER_SEL2</a></div><div class="ttdeci">#define TIMER_SEL2</div><div class="ttdoc">Control Word for Timer 2.</div><div class="ttdef"><b>Definition:</b> i8254.h:35</div></div>
<div class="ttc" id="agroup__uart_html_ga5a375d0d8943d1501138c208070e29f0"><div class="ttname"><a href="group__uart.html#ga5a375d0d8943d1501138c208070e29f0">LINE_STATUS_REG</a></div><div class="ttdeci">#define LINE_STATUS_REG</div><div class="ttdoc">Line status register.</div><div class="ttdef"><b>Definition:</b> uart.h:27</div></div>
<div class="ttc" id="agroup__uart_html_ga9c25ca1c0f55a1f933d7dc07cc90e3b9"><div class="ttname"><a href="group__uart.html#ga9c25ca1c0f55a1f933d7dc07cc90e3b9">fifo_status_t</a></div><div class="ttdeci">enum fifo_status fifo_status_t</div><div class="ttdoc">Enumerated type for representing the FIFO status.</div></div>
<div class="ttc" id="astructinterrupt__identification_html_a3adbec3fe771e76abfef19e783af2dea"><div class="ttname"><a href="structinterrupt__identification.html#a3adbec3fe771e76abfef19e783af2dea">interrupt_identification::fifo_status</a></div><div class="ttdeci">fifo_status_t fifo_status</div><div class="ttdoc">FIFO status.</div><div class="ttdef"><b>Definition:</b> uart.h:138</div></div>
<div class="ttc" id="agroup__uart_html_gga598aa077992ce6f68c609808961b16a0ac907b3f68f94fc48cfa3aebd15245fd8"><div class="ttname"><a href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ac907b3f68f94fc48cfa3aebd15245fd8">FIFO_4_BYTES</a></div><div class="ttdeci">@ FIFO_4_BYTES</div><div class="ttdef"><b>Definition:</b> uart.h:103</div></div>
<div class="ttc" id="agroup__uart_html_gabe2e24e3b68fa430a865b2b98afa79a4"><div class="ttname"><a href="group__uart.html#gabe2e24e3b68fa430a865b2b98afa79a4">word_len_t</a></div><div class="ttdeci">enum word_len word_len_t</div><div class="ttdoc">Enumerated type for specifying the word lenght parameter of the communication protocol.</div></div>
<div class="ttc" id="agroup__uart_html_gaeeaa41e9dfd6859dfd91af954e2df00f"><div class="ttname"><a href="group__uart.html#gaeeaa41e9dfd6859dfd91af954e2df00f">interrupt_origin_t</a></div><div class="ttdeci">enum interrupt_origin interrupt_origin_t</div><div class="ttdoc">Enumerated type for representing the origin of the interrupt.</div></div>
<div class="ttc" id="agroup__uart_html_gac447d0f6cdbf08eb8522cebae17e7e77"><div class="ttname"><a href="group__uart.html#gac447d0f6cdbf08eb8522cebae17e7e77">uart_read_byte</a></div><div class="ttdeci">int uart_read_byte(uint8_t *byte)</div><div class="ttdoc">Reads a byte from the software queue of bytes received.</div><div class="ttdef"><b>Definition:</b> uart.c:70</div></div>
<div class="ttc" id="agroup__uart_html_ga166712c10fd306ea6bffdc1926573627"><div class="ttname"><a href="group__uart.html#ga166712c10fd306ea6bffdc1926573627">interrupt_identification_t</a></div><div class="ttdeci">struct interrupt_identification interrupt_identification_t</div><div class="ttdoc">Interrupt identification info.</div></div>
<div class="ttc" id="agroup__uart_html_ga29432833b09d7fb87e2045094eb22a2b"><div class="ttname"><a href="group__uart.html#ga29432833b09d7fb87e2045094eb22a2b">FIFO_CTRL_REG</a></div><div class="ttdeci">#define FIFO_CTRL_REG</div><div class="ttdoc">FIFO control register.</div><div class="ttdef"><b>Definition:</b> uart.h:25</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
