INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register x is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:20]
ERROR: [VRFC 10-2865] module 'fsm_tb' ignored due to previous errors [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:3]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:28]
ERROR: [VRFC 10-2790] SystemVerilog keyword endmodule used in incorrect context [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:28]
