
---------- Begin Simulation Statistics ----------
final_tick                               1050887855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69267                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702916                       # Number of bytes of host memory used
host_op_rate                                    69494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15963.50                       # Real time elapsed on the host
host_tick_rate                               65830680                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105737901                       # Number of instructions simulated
sim_ops                                    1109363278                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.050888                       # Number of seconds simulated
sim_ticks                                1050887855000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.191374                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139549837                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163807474                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11020571                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223039536                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22024883                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22161859                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          136976                       # Number of indirect misses.
system.cpu0.branchPred.lookups              286846235                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863519                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811477                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7607502                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260664704                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34761484                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      104320216                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050670273                       # Number of instructions committed
system.cpu0.commit.committedOps            1052484276                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1881507655                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559383                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376644                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1389909705     73.87%     73.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    293169693     15.58%     89.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68869691      3.66%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62647916      3.33%     96.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19758169      1.05%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3483544      0.19%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3262986      0.17%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5644467      0.30%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34761484      1.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1881507655                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856452                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015866288                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326207102                       # Number of loads committed
system.cpu0.commit.membars                    3625363                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625372      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583850863     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328018567     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127147985     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052484276                       # Class of committed instruction
system.cpu0.commit.refs                     455166587                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050670273                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052484276                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.996019                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.996019                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            363412962                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3420637                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138356765                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1175783736                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               700649302                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                820804776                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7621948                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11935809                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6747882                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  286846235                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204715113                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1191187831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4384932                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1194193410                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          184                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22070090                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136779                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         697013360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161574720                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.569434                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1899236870                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.629731                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879567                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1041560376     54.84%     54.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               640209558     33.71%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               130868677      6.89%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65619153      3.46%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12032899      0.63%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6639161      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  381322      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816653      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  109071      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1899236870                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      197920514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7710337                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273400456                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.547316                       # Inst execution rate
system.cpu0.iew.exec_refs                   514351575                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142841963                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              300720909                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370413225                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816747                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3405508                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144316620                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1156789992                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371509612                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5553962                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1147808437                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1737520                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3903520                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7621948                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7712065                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       102798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20736950                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41389                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14477                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7329752                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44206123                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15357135                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14477                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1156092                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6554245                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                487300764                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1135203001                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850621                       # average fanout of values written-back
system.cpu0.iew.wb_producers                414508447                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541306                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1135352376                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1399492218                       # number of integer regfile reads
system.cpu0.int_regfile_writes              727071657                       # number of integer regfile writes
system.cpu0.ipc                              0.500997                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.500997                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626875      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            623332865     54.04%     54.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035829      0.70%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811565      0.16%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375110271     32.52%     87.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141444927     12.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1153362400                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2206652                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001913                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 399162     18.09%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1587491     71.94%     90.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               219996      9.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1151942106                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4208293029                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1135202935                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1261109124                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1151347631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1153362400                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442361                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104305712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           124847                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           940                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21546966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1899236870                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607277                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817565                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1064686940     56.06%     56.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          580456338     30.56%     86.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          206086392     10.85%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36954620      1.95%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7060480      0.37%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2875779      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             706713      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             268539      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             141069      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1899236870                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.549965                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16545961                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3212837                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370413225                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144316620                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1516                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2097157384                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4619094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              322611666                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670560758                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12379906                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               709534765                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13376510                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                65860                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1425467278                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1167759156                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          751121168                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                817785603                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15350727                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7621948                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             41416625                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                80560405                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1425467222                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        266263                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4731                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26000595                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4732                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3003531592                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2331359683                       # The number of ROB writes
system.cpu0.timesIdled                       21680706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.420904                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9603009                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10063842                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1866557                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18782568                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            318174                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         433626                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          115452                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20435797                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4920                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1099413                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200635                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1350110                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22191551                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55067628                       # Number of instructions committed
system.cpu1.commit.committedOps              56879002                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    346725022                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.164046                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.809726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    323783871     93.38%     93.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11222277      3.24%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3556668      1.03%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3626301      1.05%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1004284      0.29%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       360778      0.10%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1702551      0.49%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       118182      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1350110      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    346725022                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502170                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52965009                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124438                       # Number of loads committed
system.cpu1.commit.membars                    3622517                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622517      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32005163     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935636     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315545      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56879002                       # Class of committed instruction
system.cpu1.commit.refs                      21251193                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55067628                       # Number of Instructions Simulated
system.cpu1.committedOps                     56879002                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.367087                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.367087                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            306411636                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               773031                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8633717                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86501304                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10459120                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27491176                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1100091                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1129391                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4807954                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20435797                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9215454                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    337937593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                85015                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     100260489                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3734470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058285                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10465148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9921183                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285952                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         350269977                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297605                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.805102                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               292269851     83.44%     83.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30446565      8.69%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16584288      4.73%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6601141      1.88%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1916531      0.55%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1559072      0.45%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  888963      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     116      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3450      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           350269977                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         350376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1163506                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14813802                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184313                       # Inst execution rate
system.cpu1.iew.exec_refs                    22557626                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5226738                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              264276320                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22454949                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719778                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2086321                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7127920                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79061795                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17330888                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           758877                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64623856                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2037394                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2525705                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1100091                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6378945                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21241                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          351468                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9779                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          756                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3178                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6330511                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2001165                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           756                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       206156                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        957350                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37827294                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64201345                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845730                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31991689                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183108                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64221117                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80741222                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42650508                       # number of integer regfile writes
system.cpu1.ipc                              0.157058                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.157058                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.54%      5.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39055082     59.73%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19275846     29.48%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3429038      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65382733                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1944216                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029736                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 335893     17.28%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1446104     74.38%     91.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               162216      8.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63704311                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         483096330                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64201333                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101245199                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70903597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65382733                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158198                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22182792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           116698                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723934                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14651337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    350269977                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.186664                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642095                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          310210814     88.56%     88.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26571921      7.59%     96.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7043734      2.01%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2934343      0.84%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2503860      0.71%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             375818      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             433614      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             142883      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              52990      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      350269977                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186477                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16105004                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1936211                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22454949                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7127920                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       350620353                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1751145891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              283888838                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37989496                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10506547                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12867105                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2370346                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37556                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102700220                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83385267                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56093717                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28238943                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9929752                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1100091                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24147664                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18104221                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102700208                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27336                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               603                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22891426                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           602                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   424445231                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161691419                       # The number of ROB writes
system.cpu1.timesIdled                          14904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11528744                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9131069                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21717944                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              85181                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1883569                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12958024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25867179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       169266                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        63335                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64226406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4572328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128434556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4635663                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10493033                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2831937                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10077113                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              383                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2463880                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2463873                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10493034                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           559                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38824085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38824085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1010485952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1010485952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12958129                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12958129    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12958129                       # Request fanout histogram
system.membus.respLayer1.occupancy        66647630517                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         39935930766                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       384925000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   474371422.085058                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       411500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1038803500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1048578305000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2309550000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176458708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176458708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176458708                       # number of overall hits
system.cpu0.icache.overall_hits::total      176458708                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28256403                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28256403                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28256403                       # number of overall misses
system.cpu0.icache.overall_misses::total     28256403                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 395796376993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 395796376993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 395796376993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 395796376993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204715111                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204715111                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204715111                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204715111                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138028                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14007.316395                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14007.316395                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14007.316395                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14007.316395                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3299                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.191781                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26448827                       # number of writebacks
system.cpu0.icache.writebacks::total         26448827                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1807542                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1807542                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1807542                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1807542                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26448861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26448861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26448861                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26448861                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 352441846495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 352441846495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 352441846495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 352441846495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129198                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129198                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129198                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129198                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13325.407340                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13325.407340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13325.407340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13325.407340                       # average overall mshr miss latency
system.cpu0.icache.replacements              26448827                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176458708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176458708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28256403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28256403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 395796376993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 395796376993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204715111                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204715111                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14007.316395                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14007.316395                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1807542                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1807542                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26448861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26448861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 352441846495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 352441846495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13325.407340                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13325.407340                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999953                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202907329                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26448827                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.671695                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999953                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        435879081                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       435879081                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420663406                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420663406                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420663406                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420663406                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49571744                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49571744                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49571744                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49571744                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1293689624916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1293689624916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1293689624916                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1293689624916                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470235150                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470235150                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470235150                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470235150                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105419                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105419                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105419                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105419                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26097.319169                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26097.319169                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26097.319169                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26097.319169                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5986000                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       408795                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           126157                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4173                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.448814                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.961898                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35950191                       # number of writebacks
system.cpu0.dcache.writebacks::total         35950191                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14371647                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14371647                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14371647                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14371647                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35200097                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35200097                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35200097                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35200097                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 638575266979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 638575266979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 638575266979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 638575266979                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074856                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074856                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074856                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074856                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18141.292820                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18141.292820                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18141.292820                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18141.292820                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35950191                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    304136290                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      304136290                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38953952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38953952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 832605101500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 832605101500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    343090242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    343090242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21374.085523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21374.085523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8423895                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8423895                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30530057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30530057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 474865325500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 474865325500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15554.026823                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15554.026823                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116527116                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116527116                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10617792                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10617792                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 461084523416                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 461084523416                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127144908                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127144908                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43425.650400                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43425.650400                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5947752                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5947752                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4670040                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4670040                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 163709941479                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 163709941479                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036730                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036730                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35055.361727                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35055.361727                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1421                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1421                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     80309500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     80309500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448831                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448831                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 56516.185785                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 56516.185785                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1402                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1402                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1024500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1024500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53921.052632                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53921.052632                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2960                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2960                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       549000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       549000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045161                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045161                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3921.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3921.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       412000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       412000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044194                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044194                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3007.299270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3007.299270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051789                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051789                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759688                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759688                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65431718000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65431718000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419375                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419375                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86129.724308                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86129.724308                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759688                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759688                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64672030000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64672030000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419375                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419375                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85129.724308                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85129.724308                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987566                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          457678856                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35959490                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.727624                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987566                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        980065308                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       980065308                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26141822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33761818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              349735                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60270514                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26141822                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33761818                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17139                       # number of overall hits
system.l2.overall_hits::.cpu1.data             349735                       # number of overall hits
system.l2.overall_hits::total                60270514                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            307038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2187073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1435807                       # number of demand (read+write) misses
system.l2.demand_misses::total                3932011                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           307038                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2187073                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2093                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1435807                       # number of overall misses
system.l2.overall_misses::total               3932011                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  26107487999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 228445243017                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    194301998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158980675948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     413727708962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  26107487999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 228445243017                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    194301998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158980675948                       # number of overall miss cycles
system.l2.overall_miss_latency::total    413727708962                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26448860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35948891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19232                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1785542                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64202525                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26448860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35948891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19232                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1785542                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64202525                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.108829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.804130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061244                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.108829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.804130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061244                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85030.152616                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104452.500222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92834.208313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110725.658774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105220.384420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85030.152616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104452.500222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92834.208313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110725.658774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105220.384420                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             714680                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20509                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.847140                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8734087                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2831937                       # number of writebacks
system.l2.writebacks::total                   2831937                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         152421                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          66582                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              219174                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        152421                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         66582                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             219174                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       306925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2034652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1369225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3712837                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       306925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2034652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1369225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9357795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13070632                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  23031000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 195637621448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    171681498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 138574728675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 357415031621                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  23031000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 195637621448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    171681498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 138574728675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 874912958075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1232327989696                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.056598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.105813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.766840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.056598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.105813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.766840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203584                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75037.875703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96152.866165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84364.372482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101206.688948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96264.670822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75037.875703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96152.866165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84364.372482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101206.688948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93495.632045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94282.203775                       # average overall mshr miss latency
system.l2.replacements                       17388496                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8724126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8724126                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8724126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8724126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55312674                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55312674                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55312674                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55312674                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9357795                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9357795                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 874912958075                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 874912958075                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93495.632045                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93495.632045                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.926316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.917526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2056.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2033.707865                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1761500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1781000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.926316                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.917526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20017.045455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20011.235955                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       442500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       442500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20113.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20113.636364                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3951977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           140902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4092879                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1467275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1095795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2563070                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148305632054                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 115540021075                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  263845653129                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5419252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1236697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6655949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.270752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.886066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.385080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101075.553018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105439.449053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102941.259165                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        71523                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        30340                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           101863                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1395752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1065455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2461207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 127863546190                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101479463142                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 229343009332                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.257554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.861533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.369776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91609.072521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95245.189278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93183.145234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26141822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26158961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       307038                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           309131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  26107487999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    194301998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26301789997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26448860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26468092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.108829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85030.152616                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92834.208313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85082.990697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           171                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       306925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2035                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       308960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  23031000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    171681498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23202681498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.105813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75037.875703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84364.372482                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75099.305729                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29809841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       208833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30018674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       719798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       340012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1059810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  80139610963                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  43440654873                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 123580265836                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30529639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31078484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.619505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111336.251230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127762.122728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116606.057535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        80898                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        36242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       117140                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       638900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       303770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       942670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  67774075258                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37095265533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104869340791                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.553471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106079.316416                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122116.290394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111247.139286                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          151                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               168                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          798                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          169                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             967                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     27259469                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2452479                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29711948                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          949                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1135                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.840885                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.908602                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.851982                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 34159.735589                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14511.710059                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30725.902792                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          381                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          411                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          417                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          139                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          556                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8433960                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2870481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11304441                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.439410                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.747312                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.489868                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20225.323741                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20650.942446                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20331.728417                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999913                       # Cycle average of tags in use
system.l2.tags.total_refs                   137263643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17389072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.893673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.177141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.217864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.975178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.098153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.521971                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.440268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.187112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.320656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1043313816                       # Number of tag accesses
system.l2.tags.data_accesses               1043313816                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      19643200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     130436160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      87703552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    591328768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          829241984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     19643200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19773504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181243968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181243968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         306925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2038065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1370368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9239512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12956906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2831937                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2831937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18692004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        124119961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           123994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83456623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    562694454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             789087037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18692004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       123994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18815998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172467468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172467468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172467468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18692004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       124119961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          123994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83456623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    562694454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            961554506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2738736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    306925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1932460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1346089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9228875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007739874500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21879881                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2579132                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12956907                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2831937                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12956907                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2831937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 140522                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 93201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            639925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            649093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            736923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1485782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            863642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1015265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            791774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            801804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            864641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            807194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           759939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           681522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           734507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           652139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           654172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           678063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            206609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            222465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146616                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 546532771239                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64081925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            786839989989                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42643.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61393.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10478476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1618323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12956907                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2831937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2096541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1989052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1439120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1099330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  731083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  699867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  669779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  627900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  549908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  438317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 447793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 879572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 399731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 209216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 177279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 153180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 126753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  73765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 121030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 148276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 159340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 165033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 168003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 170586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 173548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 177744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 185257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 176522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 173726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 169381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3458283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.866505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.723712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.882327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1096475     31.71%     31.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1123923     32.50%     64.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       277245      8.02%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       188709      5.46%     77.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       239268      6.92%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       120654      3.49%     88.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        65132      1.88%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32921      0.95%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       313956      9.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3458283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.182373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.893969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    601.980332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       168230    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.279334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.824402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147310     87.56%     87.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3521      2.09%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11984      7.12%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3424      2.04%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1251      0.74%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              435      0.26%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              185      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               78      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168232                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              820248640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8993408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175277120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               829242048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181243968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       780.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    789.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1050887843000                       # Total gap between requests
system.mem_ctrls.avgGap                      66558.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     19643200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    123677440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     86149696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    590648000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175277120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18692004.010266155005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 117688523.481889501214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 123994.201074861601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81978010.869675531983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 562046651.495463252068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166789557.197803944349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       306925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2038065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1370368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9239513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2831937                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10378515539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 112018529693                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     86470584                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81776634413                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 582579839760                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25258988431271                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33814.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54963.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42470.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59674.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63053.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8919332.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11890170600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6319760370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41641743780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7253586720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82956116880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     205028658000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     230885224320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       585975260670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.600183                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 597776400433                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35091420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 418020034567                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12802027140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6804423615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49867245120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7042453380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82956116880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     362884778910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      97953754080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       620310799125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.273069                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 250557010173                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35091420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 765239424827                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9945723556.818182                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46524200842.823135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        96000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 349842645500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   175664182000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 875223673000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9193708                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9193708                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9193708                       # number of overall hits
system.cpu1.icache.overall_hits::total        9193708                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21746                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21746                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21746                       # number of overall misses
system.cpu1.icache.overall_misses::total        21746                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    489462000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    489462000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    489462000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    489462000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9215454                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9215454                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9215454                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9215454                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002360                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002360                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002360                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002360                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22508.139428                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22508.139428                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22508.139428                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22508.139428                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19200                       # number of writebacks
system.cpu1.icache.writebacks::total            19200                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2514                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2514                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2514                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2514                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19232                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19232                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19232                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19232                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    420392000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    420392000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    420392000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    420392000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002087                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002087                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002087                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002087                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21858.985025                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21858.985025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21858.985025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21858.985025                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19200                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9193708                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9193708                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21746                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21746                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    489462000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    489462000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9215454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9215454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002360                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002360                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22508.139428                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22508.139428                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2514                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2514                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19232                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19232                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    420392000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    420392000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002087                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002087                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21858.985025                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21858.985025                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.979649                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8846534                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19200                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           460.756979                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354151500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.979649                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.968114                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.968114                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18450140                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18450140                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16197592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16197592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16197592                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16197592                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4006647                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4006647                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4006647                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4006647                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 422626050683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 422626050683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 422626050683                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 422626050683                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20204239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20204239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20204239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20204239                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198307                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198307                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198307                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198307                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105481.229238                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105481.229238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105481.229238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105481.229238                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1223742                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       264551                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22452                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2136                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.504810                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   123.853464                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1785496                       # number of writebacks
system.cpu1.dcache.writebacks::total          1785496                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2919176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2919176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2919176                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2919176                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1087471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1087471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1087471                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1087471                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 104206617951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 104206617951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 104206617951                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 104206617951                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053824                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053824                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053824                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053824                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95824.732752                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95824.732752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95824.732752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95824.732752                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1785496                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14500825                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14500825                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2388300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2388300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 229309756000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 229309756000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16889125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16889125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96013.798936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96013.798936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1838945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1838945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       549355                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       549355                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46991905500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46991905500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85540.143441                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85540.143441                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1696767                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1696767                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1618347                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1618347                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 193316294683                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 193316294683                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3315114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.488172                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.488172                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 119452.932333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 119452.932333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1080231                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1080231                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57214712451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57214712451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162322                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162322                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106324.124261                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106324.124261                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5532000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5532000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.377729                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.377729                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31976.878613                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31976.878613                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        60500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        60500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013100                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013100                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10083.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10083.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1231500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1231500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.318907                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.318907                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8796.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8796.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1091500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1091500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.318907                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.318907                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7796.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7796.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103296                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103296                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707902                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707902                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63087940500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63087940500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390847                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390847                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89119.596357                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89119.596357                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707902                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707902                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62380038500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62380038500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390847                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390847                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88119.596357                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88119.596357                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.185258                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19095785                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1795245                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.636869                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354163000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.185258                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943289                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943289                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45827941                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45827941                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1050887855000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57547485                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11556063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55479580                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14556559                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15798881                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             388                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6674266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6674266                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26468092                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31079394                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1135                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1135                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79346546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107860068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        57664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5366769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192631047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3385451904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4601541312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2459648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228546304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8217999168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33207153                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182474944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97414750                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050171                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.221257                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92590659     95.05%     95.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4760756      4.89%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  63335      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97414750                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128424476483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53940582912                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39709234462                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2693470250                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28879935                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4550355340500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55829                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704768                       # Number of bytes of host memory used
host_op_rate                                    55889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 66247.30                       # Real time elapsed on the host
host_tick_rate                               52824301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698494337                       # Number of instructions simulated
sim_ops                                    3702522200                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.499467                       # Number of seconds simulated
sim_ticks                                3499467485500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.682122                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213475327                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           223108898                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12867026                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248071706                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            330629                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         341374                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10745                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249086417                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8592                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201243                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12851793                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171947823                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38934352                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         610729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      230848433                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295353810                       # Number of instructions committed
system.cpu0.commit.committedOps            1295555087                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6946742106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.186498                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.027853                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6614637481     95.22%     95.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    130560553      1.88%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     25960627      0.37%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9036465      0.13%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8349460      0.12%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7235255      0.10%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     79280437      1.14%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32747476      0.47%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38934352      0.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6946742106                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426181039                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              682903                       # Number of function calls committed.
system.cpu0.commit.int_insts               1076116601                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353847309                       # Number of loads committed
system.cpu0.commit.membars                     399082                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       400093      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671158301     51.80%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169405172     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37202423      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12411072      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12411459      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197085532     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        715463      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156963020     12.12%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25409250      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295555087                       # Class of committed instruction
system.cpu0.commit.refs                     380173265                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295353810                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295555087                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.402542                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.402542                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           6486710040                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15315                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184067316                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1642402768                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91973257                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                283250363                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13737931                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21609                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            108338749                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249086417                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48285459                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6916926104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               393001                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          276                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1890259850                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          236                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27506400                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.035593                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53330353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213805956                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.270106                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6984010340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.270698                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.798734                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5809173641     83.18%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               890261961     12.75%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41740943      0.60%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177544882      2.54%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9771040      0.14%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  723212      0.01%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42098427      0.60%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12683128      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13106      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6984010340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457695556                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410064534                       # number of floating regfile writes
system.cpu0.idleCycles                       14192982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13561781                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188740591                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.350690                       # Inst execution rate
system.cpu0.iew.exec_refs                  1478366530                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26806966                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3058955840                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415899288                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291865                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10870159                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31066734                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1523229941                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1451559564                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11638520                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2454199375                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              23052245                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1942454478                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13737931                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1991486462                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    106301268                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          396835                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          197                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1018032                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62051979                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4740778                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1018032                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4030371                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9531410                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1176184172                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1369465841                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827591                       # average fanout of values written-back
system.cpu0.iew.wb_producers                973399369                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.195688                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1371580532                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2566870778                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746399091                       # number of integer regfile writes
system.cpu0.ipc                              0.185098                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.185098                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           402973      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            731854858     29.68%     29.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13989      0.00%     29.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2002      0.00%     29.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171426138      6.95%     36.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1000      0.00%     36.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41314898      1.68%     38.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12962075      0.53%     38.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12794396      0.52%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           891169832     36.14%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725725      0.03%     76.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      564878176     22.91%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25914183      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2465837894                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              972492495                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1814950946                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435749356                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         587580471                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  342735119                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.138993                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10652987      3.11%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7311      0.00%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                65791      0.02%      3.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               60792      0.02%      3.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             62561803     18.25%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               44632      0.01%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             201248349     58.72%     80.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9802      0.00%     80.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         68083649     19.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1835677545                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10450628186                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933716485                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1164340934                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1522380281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2465837894                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             849660                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      227674857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7157884                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        238931                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    215459258                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6984010340                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.353069                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.115977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         6107522035     87.45%     87.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          299137653      4.28%     91.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143467222      2.05%     93.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           89887334      1.29%     95.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          194739991      2.79%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          103288609      1.48%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           21074463      0.30%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10890256      0.16%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14002777      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6984010340                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.352353                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16848439                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10804812                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415899288                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31066734                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459438426                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243808769                       # number of misc regfile writes
system.cpu0.numCycles                      6998203322                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      731757                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5310802403                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097530073                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             309215424                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139283657                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1024413501                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8431595                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2244525735                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1576931153                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1339363206                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                318730224                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2564833                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13737931                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1200979707                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               241833138                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572350563                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1672175172                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        476418                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11091                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                692997164                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11084                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8434140879                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3090117830                       # The number of ROB writes
system.cpu0.timesIdled                         156874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2840                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.013447                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213902034                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           235022452                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12829091                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        248247889                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            300708                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         304761                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4053                       # Number of indirect misses.
system.cpu1.branchPred.lookups              249177047                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3076                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198556                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12822008                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172193265                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38715757                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         606365                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      230364436                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297402626                       # Number of instructions committed
system.cpu1.commit.committedOps            1297603835                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6943675305                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.186876                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.029549                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6612126158     95.23%     95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    129780854      1.87%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25819499      0.37%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8921220      0.13%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8352257      0.12%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7189807      0.10%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     79052067      1.14%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33717686      0.49%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38715757      0.56%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6943675305                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426910088                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              619494                       # Number of function calls committed.
system.cpu1.commit.int_insts               1077913815                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354604226                       # Number of loads committed
system.cpu1.commit.membars                     398185                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398185      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672590980     51.83%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169872604     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37066816      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12344128      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12344128      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197239538     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        463396      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157563244     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25341568      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297603835                       # Class of committed instruction
system.cpu1.commit.refs                     380607746                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297402626                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297603835                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.383127                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.383127                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           6485284596                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7133                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184534163                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1643890496                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89193504                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                284309836                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13699513                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14319                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            108372513                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  249177047                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47929420                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6916825700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               371594                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1891276255                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27413192                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035678                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50327666                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         214202742                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.270798                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6980859962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.270966                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.798327                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5804414736     83.15%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               891764017     12.77%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41571970      0.60%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               178135159      2.55%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9734105      0.14%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  715706      0.01%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41924148      0.60%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12596731      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3390      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6980859962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                458184457                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410819374                       # number of floating regfile writes
system.cpu1.idleCycles                        3223719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13549514                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188915509                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.351157                       # Inst execution rate
system.cpu1.iew.exec_refs                  1475294660                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26480821                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3063381483                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            416532060                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            287758                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         11007834                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30718116                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1524795204                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1448813839                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11590289                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2452511285                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              23271739                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1936361824                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13699513                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1985702542                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    106025859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          386550                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1007459                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     61927834                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4714596                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1007459                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4012873                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9536641                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1177450328                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1371148677                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.828309                       # average fanout of values written-back
system.cpu1.iew.wb_producers                975292224                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.196325                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1373272586                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2565623272                       # number of integer regfile reads
system.cpu1.int_regfile_writes              747453279                       # number of integer regfile writes
system.cpu1.ipc                              0.185766                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.185766                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           400362      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            733056869     29.75%     29.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 983      0.00%     29.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171881418      6.98%     36.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41161264      1.67%     38.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12889694      0.52%     38.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12725600      0.52%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           888982854     36.08%     76.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             469348      0.02%     76.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      564309437     22.90%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25845473      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2464101574                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              971917370                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1813906577                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436431847                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         587993616                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  342009714                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138797                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10730660      3.14%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 6943      0.00%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                65350      0.02%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               60178      0.02%      3.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             62594799     18.30%     21.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               44762      0.01%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             200552073     58.64%     80.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   97      0.00%     80.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         67954844     19.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1833793556                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10444311784                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934716830                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1164999116                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1523952476                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2464101574                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             842728                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      227191369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7145537                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        236363                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    215295961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6980859962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.352980                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.115770                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         6104381549     87.44%     87.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          299518972      4.29%     91.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143687973      2.06%     93.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           90064602      1.29%     95.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          194216160      2.78%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          102888448      1.47%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           21080671      0.30%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10950752      0.16%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14070835      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6980859962                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.352817                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16722798                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10718497                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           416532060                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30718116                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459981328                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             244005276                       # number of misc regfile writes
system.cpu1.numCycles                      6984083681                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14742576                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5308906107                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099622148                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             307989969                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136472214                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1024972446                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8379845                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2247082710                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1578567893                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1341146953                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                319846919                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2590185                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13699513                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1201558494                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               241524805                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        572832056                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1674250654                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        376715                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11366                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                692947503                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11365                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8432872166                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3093163198                       # The number of ROB writes
system.cpu1.timesIdled                          33895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        288680226                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             53229454                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           360693594                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           10796554                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15568618                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    470421981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     935754758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10352120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4711152                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252814223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    220719864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505581972                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      225431016                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          468600776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5076990                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2248                       # Transaction distribution
system.membus.trans_dist::CleanEvict        460257729                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           279102                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5057                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1532857                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1528761                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     468600775                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1405884295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1405884295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  30413361600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             30413361600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           224511                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         470417791                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               470417791    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           470417791                       # Request fanout histogram
system.membus.respLayer1.occupancy       2409528417173                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1100512093405                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1186                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          593                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    617495.784148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   733230.940929                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          593    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      6311000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            593                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3499101310500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    366175000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48124702                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48124702                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48124702                       # number of overall hits
system.cpu0.icache.overall_hits::total       48124702                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       160754                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        160754                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       160754                       # number of overall misses
system.cpu0.icache.overall_misses::total       160754                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10589566992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10589566992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10589566992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10589566992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48285456                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48285456                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48285456                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48285456                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003329                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003329                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003329                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003329                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65874.360775                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65874.360775                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65874.360775                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65874.360775                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5326                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              115                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.313043                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       148108                       # number of writebacks
system.cpu0.icache.writebacks::total           148108                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12647                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12647                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12647                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12647                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       148107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       148107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       148107                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       148107                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9817585999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9817585999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9817585999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9817585999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003067                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003067                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003067                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003067                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66287.116740                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66287.116740                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66287.116740                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66287.116740                       # average overall mshr miss latency
system.cpu0.icache.replacements                148108                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48124702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48124702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       160754                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       160754                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10589566992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10589566992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48285456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48285456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65874.360775                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65874.360775                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12647                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12647                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       148107                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       148107                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9817585999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9817585999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66287.116740                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66287.116740                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48273048                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148140                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           325.860996                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         96719020                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        96719020                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    187170973                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       187170973                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    187170973                       # number of overall hits
system.cpu0.dcache.overall_hits::total      187170973                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    217060375                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     217060375                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    217060375                       # number of overall misses
system.cpu0.dcache.overall_misses::total    217060375                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 19172102800808                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 19172102800808                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 19172102800808                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 19172102800808                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404231348                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404231348                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404231348                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404231348                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.536971                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.536971                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.536971                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.536971                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88326.129543                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88326.129543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88326.129543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88326.129543                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   5387562584                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       883146                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        107527527                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14113                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.104031                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.576773                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126085209                       # number of writebacks
system.cpu0.dcache.writebacks::total        126085209                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     90811828                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     90811828                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     90811828                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     90811828                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126248547                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126248547                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126248547                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126248547                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 12481008260215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12481008260215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 12481008260215                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12481008260215                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312318                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312318                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98860.609146                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98860.609146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98860.609146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98860.609146                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126085099                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168114321                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168114321                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    209998867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    209998867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 18727063219000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 18727063219000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378113188                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378113188                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.555386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.555386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89176.972650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89176.972650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     85371070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     85371070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124627797                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124627797                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 12379904452000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 12379904452000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99335.017949                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99335.017949                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19056652                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19056652                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7061508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7061508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 445039581808                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 445039581808                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26118160                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26118160                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.270368                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.270368                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63023.306326                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63023.306326                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5440758                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5440758                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1620750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1620750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 101103808215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 101103808215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62380.878121                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62380.878121                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5404                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5404                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71781000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71781000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.249236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.249236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40011.705686                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40011.705686                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1689                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1689                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          105                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       958500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       958500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014587                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014587                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9128.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9128.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4299                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4299                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2214                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2214                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10710500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10710500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6513                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6513                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.339936                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.339936                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4837.624210                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4837.624210                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2214                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2214                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8496500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8496500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.339936                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.339936                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3837.624210                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3837.624210                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5113                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5113                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196130                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196130                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4927488000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4927488000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201243                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201243                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.974593                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.974593                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25123.581298                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25123.581298                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196129                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196129                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4731354000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4731354000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.974588                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.974588                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24123.683902                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24123.683902                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979377                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          313718532                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126319621                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.483530                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979377                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999356                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999356                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935212193                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935212193                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13367386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            13478809                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26896122                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41338                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13367386                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8589                       # number of overall hits
system.l2.overall_hits::.cpu1.data           13478809                       # number of overall hits
system.l2.overall_hits::total                26896122                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            106770                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         112717776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         112497896                       # number of demand (read+write) misses
system.l2.demand_misses::total              225348583                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           106770                       # number of overall misses
system.l2.overall_misses::.cpu0.data        112717776                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26141                       # number of overall misses
system.l2.overall_misses::.cpu1.data        112497896                       # number of overall misses
system.l2.overall_misses::total             225348583                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9135921864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 12079427638471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2289504972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 12051932768680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     24142785833987                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9135921864                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 12079427638471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2289504972                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 12051932768680                       # number of overall miss cycles
system.l2.overall_miss_latency::total    24142785833987                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          148108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126085162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125976705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252244705                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         148108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126085162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125976705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252244705                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.720893                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.893981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.752692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.893006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893373                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.720893                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.893981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.752692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.893006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893373                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85566.375049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107165.241075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87582.914655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107130.294852                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107135.290192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85566.375049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107165.241075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87582.914655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107130.294852                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107135.290192                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           35273884                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1467980                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.028859                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 254077527                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5076986                       # number of writebacks
system.l2.writebacks::total                   5076986                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            528                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        7456969                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        7611236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            15069403                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           528                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       7456969                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           670                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       7611236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           15069403                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       106242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    105260807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    104886660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         210279180                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       106242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    105260807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    104886660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    265586681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        475865861                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8041131369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 10534479127723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2010253474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 10500092610957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 21044623123523                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8041131369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 10534479127723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2010253474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 10500092610957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 23376425613945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 44421048737468                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.717328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.834839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.733401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.832588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.717328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.834839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.733401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.832588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.886525                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75686.935195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100079.786845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78923.225394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100108.942462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100079.442594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75686.935195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100079.786845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78923.225394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100108.942462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88018.064482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93347.836813                       # average overall mshr miss latency
system.l2.replacements                      684847653                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6721943                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6721943                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6721947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6721947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235549278                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235549278                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2248                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2248                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235551526                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235551526                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2248                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2248                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    265586681                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      265586681                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 23376425613945                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 23376425613945                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88018.064482                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88018.064482                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           10815                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           10713                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                21528                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         33113                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         30762                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              63875                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    243694500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    254623500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    498318000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        43928                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41475                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            85403                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.753802                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.741700                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.747925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7359.481171                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8277.208894                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7801.455969                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2693                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2866                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5559                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        30420                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        27896                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         58316                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    724916663                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    676253714                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1401170377                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.692497                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.672598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.682833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23830.265056                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24241.959923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24027.203117                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              207                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        98500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       721000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       819500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            223                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.921875                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.930818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928251                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1669.491525                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4871.621622                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3958.937198                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          201                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1248000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3280000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4528000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.906250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.899371                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.901345                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21517.241379                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22937.062937                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22527.363184                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           604685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           605837                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1210522                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         995907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         972329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1968236                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  91524289555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  90174353352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  181698642907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1600592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1578166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3178758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.622212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.616113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91900.438048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92740.577883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92315.475841                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       224088                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       218317                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           442405                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       771819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       754012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1525831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  69833346141                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68708887077                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138542233218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.482208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.477777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.480009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90478.915576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91124.394674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90797.888638                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8589                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              49927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       106770                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           132911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9135921864                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2289504972                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11425426836                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       148108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.720893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.752692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.726933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85566.375049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87582.914655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85962.989038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          528                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          670                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       106242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       131713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8041131369                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2010253474                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10051384843                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.717328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.733401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.720381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75686.935195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78923.225394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76312.777349                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12762701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12872972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25635673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    111721869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    111525567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       223247436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 11987903348916                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 11961758415328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 23949661764244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124484570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124398539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248883109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.897476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.896518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107301.314024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107255.750740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107278.552414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      7232881                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      7392919                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     14625800                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    104488988                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    104132648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    208621636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 10464645781582                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 10431383723880                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20896029505462                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.839373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.837089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.838231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100150.704700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100173.998494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100162.331703                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   739323747                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 684847717                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.079545                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.782892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.010271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.955370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.898791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.349745                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.324733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.155553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.154669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.364840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4641713565                       # Number of tag accesses
system.l2.tags.data_accesses               4641713565                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6799488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6741564800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1630144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6718118592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  16620177344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        30088290368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6799488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1630144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8429632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    324927360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       324927360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         106242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      105336950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      104970603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    259690271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           470129537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5076990                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5076990                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1943006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1926454476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           465826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1919754540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4749344697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8597962545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1943006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       465826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2408833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92850515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92850515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92850515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1943006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1926454476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          465826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1919754540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4749344697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8690813061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3313122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    106242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 104429716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 104073467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 259283460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003067524250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       206806                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       206806                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           648212702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3129516                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   470129536                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5079238                       # Number of write requests accepted
system.mem_ctrls.readBursts                 470129536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5079238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2211180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1766116                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          21834074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          18810264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          18220769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          15473569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          16253832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          14712902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          13850430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          38852021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          50142927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          53662625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         38634381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         44658257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         41311022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         30784909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         26722054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         23994320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            206431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            256244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            252296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           258485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           209097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           169168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           169031                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 18715131943587                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2339591780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            27488601118587                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39996.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58746.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                402628635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3052621                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             470129536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5079238                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3829565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8086925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15418490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                28126340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                44930659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                56812204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                53520605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                46272085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                41333009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                37859880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               37468358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               41329996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               24991757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               11217058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                7832747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5113747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2678562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 910313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 140123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  45933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 107190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 110708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 113020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 115081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 116842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 118766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 120496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 122615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 125268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 124590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 124951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 125848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 127842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 128738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  16882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  39946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  66389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  82141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  88135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  89571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  89037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  88107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  86808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  85929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  84921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  84128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  82851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  81899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  80685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  79828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  83506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     65550231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.087107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   314.252472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.609515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5020309      7.66%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     20865852     31.83%     39.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      8467471     12.92%     52.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5587364      8.52%     60.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4341749      6.62%     67.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2664104      4.06%     71.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2200511      3.36%     74.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1953010      2.98%     77.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     14449861     22.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     65550231                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       206806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2262.595810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    517.997519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4980.949096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       161816     78.25%     78.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        14898      7.20%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         7294      3.53%     88.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4416      2.14%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3777      1.83%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3085      1.49%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2701      1.31%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2333      1.13%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1812      0.88%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1042      0.50%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          835      0.40%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          655      0.32%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          512      0.25%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          426      0.21%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          229      0.11%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          180      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          201      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          170      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          120      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          157      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          102      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           28      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        206806                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       206806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.020459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.219594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204548     98.91%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              872      0.42%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1024      0.50%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              223      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        206806                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            29946774784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               141515520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               212040128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             30088290304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            325071232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8557.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8597.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    66.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3499467365000                       # Total gap between requests
system.mem_ctrls.avgGap                       7364.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6799488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6683501824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1630144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6660701888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  16594141440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    212040128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1943006.479749731719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1909862529.568572044373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 465826.302645897260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1903347270.862934350967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4741904735.151167869568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60592112.622444882989                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       106242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    105336950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    104970603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    259690270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5079238                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3638649760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 6152366662184                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    951122425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 6133300232920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 15198344451298                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 89358720826352                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34248.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58406.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37341.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58428.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58524.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17592938.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         297712631580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         158238023955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2212760934300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8725866840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     276245030880.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1587968796330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6558633600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4548209917485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1299.686291                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4021966211                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 116854920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3378590599289                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         170315989200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          90525102690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1128176127540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8568656100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     276245030880.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1573544942340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18705036960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3266080885710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        933.307967                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34903903395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 116854920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3347708662105                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2200                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1101                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6744954.586739                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8095641.980902                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1101    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     59090500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1101                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3492041290500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7426195000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47891857                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47891857                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47891857                       # number of overall hits
system.cpu1.icache.overall_hits::total       47891857                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37563                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37563                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37563                       # number of overall misses
system.cpu1.icache.overall_misses::total        37563                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2630780500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2630780500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2630780500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2630780500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47929420                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47929420                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47929420                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47929420                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000784                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000784                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000784                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000784                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70036.485371                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70036.485371                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70036.485371                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70036.485371                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          568                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          284                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34730                       # number of writebacks
system.cpu1.icache.writebacks::total            34730                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2833                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2833                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2833                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2833                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34730                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34730                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34730                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34730                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2440213000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2440213000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2440213000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2440213000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000725                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000725                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70262.395623                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70262.395623                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70262.395623                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70262.395623                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34730                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47891857                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47891857                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37563                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37563                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2630780500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2630780500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47929420                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47929420                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000784                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000784                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70036.485371                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70036.485371                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2833                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2833                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34730                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34730                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2440213000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2440213000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70262.395623                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70262.395623                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48292993                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34762                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1389.246677                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         95893570                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        95893570                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    186292762                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       186292762                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    186292762                       # number of overall hits
system.cpu1.dcache.overall_hits::total      186292762                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    218264049                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     218264049                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    218264049                       # number of overall misses
system.cpu1.dcache.overall_misses::total    218264049                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 19236787083659                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 19236787083659                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 19236787083659                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 19236787083659                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404556811                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404556811                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404556811                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404556811                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.539514                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.539514                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.539514                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.539514                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88135.390009                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88135.390009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88135.390009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88135.390009                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   5371352413                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       836567                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        107256675                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13819                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.079423                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.537448                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125968135                       # number of writebacks
system.cpu1.dcache.writebacks::total        125968135                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     92124363                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     92124363                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     92124363                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     92124363                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126139686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126139686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126139686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126139686                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 12454248316101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 12454248316101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 12454248316101                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 12454248316101                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311797                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311797                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311797                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311797                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98733.782452                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98733.782452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98733.782452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98733.782452                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125968019                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    167554411                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      167554411                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    211204883                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    211204883                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 18789650130500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 18789650130500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378759294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378759294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.557623                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.557623                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88964.089578                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88964.089578                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     86658582                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     86658582                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124546301                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124546301                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 12354733046500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 12354733046500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328827                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328827                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99197.912321                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99197.912321                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18738351                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18738351                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7059166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7059166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 447136953159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 447136953159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25797517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25797517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.273637                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273637                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63341.328587                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63341.328587                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5465781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5465781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1593385                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1593385                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  99515269601                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  99515269601                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061765                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061765                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62455.256954                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62455.256954                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6887                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6887                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1558                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1558                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     77574000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     77574000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.184488                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.184488                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49790.757381                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49790.757381                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1377                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1377                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          181                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          181                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.021433                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.021433                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13660.220994                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13660.220994                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4424                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4424                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2866                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2866                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16386500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16386500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.393141                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.393141                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5717.550593                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5717.550593                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2864                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2864                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13524500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13524500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.392867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.392867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4722.241620                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4722.241620                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        69000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        69000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3881                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3881                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194675                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194675                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4916226500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4916226500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198556                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198556                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980454                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980454                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25253.507127                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25253.507127                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194675                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194675                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4721551500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4721551500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980454                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980454                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24253.507127                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24253.507127                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.967852                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          312729383                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126210050                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.477848                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.967852                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998995                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998995                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        935752226                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       935752226                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3499467485500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249358230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11798933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245513828                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       679771054                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        390572008                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          300965                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5076                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         306041                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3354443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3354443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182838                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249175392                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       444324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378686774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378349657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757584945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18957824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16138895296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4445440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16124460032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32286758592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1076108556                       # Total snoops (count)
system.tol2bus.snoopTraffic                 354885056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1328595877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.181313                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.394374                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1092415020     82.22%     82.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1              231469705     17.42%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4711152      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1328595877                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       505191945476                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189784861106                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         222343137                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189621290662                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52397394                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           184567                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
