###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4560   # Number of WRITE/WRITEP commands
num_reads_done                 =       267035   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       222534   # Number of read row buffer hits
num_read_cmds                  =       267035   # Number of READ/READP commands
num_writes_done                =         4568   # Number of read requests issued
num_write_row_hits             =         3954   # Number of write row buffer hits
num_act_cmds                   =        45192   # Number of ACT commands
num_pre_cmds                   =        45170   # Number of PRE commands
num_ondemand_pres              =        28237   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8683479   # Cyles of rank active rank.0
rank_active_cycles.1           =      8267998   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1316521   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1732002   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       245128   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1603   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          336   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          444   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1046   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2177   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6783   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          823   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           61   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           34   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13168   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           42   # Write cmd latency (cycles)
write_latency[80-99]           =           44   # Write cmd latency (cycles)
write_latency[100-119]         =           77   # Write cmd latency (cycles)
write_latency[120-139]         =           73   # Write cmd latency (cycles)
write_latency[140-159]         =           93   # Write cmd latency (cycles)
write_latency[160-179]         =           95   # Write cmd latency (cycles)
write_latency[180-199]         =           84   # Write cmd latency (cycles)
write_latency[200-]            =         4044   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       137116   # Read request latency (cycles)
read_latency[40-59]            =        39584   # Read request latency (cycles)
read_latency[60-79]            =        28678   # Read request latency (cycles)
read_latency[80-99]            =         6278   # Read request latency (cycles)
read_latency[100-119]          =         6008   # Read request latency (cycles)
read_latency[120-139]          =         4711   # Read request latency (cycles)
read_latency[140-159]          =         2675   # Read request latency (cycles)
read_latency[160-179]          =         2216   # Read request latency (cycles)
read_latency[180-199]          =         2085   # Read request latency (cycles)
read_latency[200-]             =        37684   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.27635e+07   # Write energy
read_energy                    =  1.07669e+09   # Read energy
act_energy                     =  1.23645e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   6.3193e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.31361e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.41849e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.15923e+09   # Active standby energy rank.1
average_read_latency           =      118.309   # Average read request latency (cycles)
average_interarrival           =      36.8169   # Average request interarrival latency (cycles)
total_energy                   =  1.39688e+10   # Total energy (pJ)
average_power                  =      1396.88   # Average power (mW)
average_bandwidth              =      2.31768   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         2654   # Number of WRITE/WRITEP commands
num_reads_done                 =       254250   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       212914   # Number of read row buffer hits
num_read_cmds                  =       254250   # Number of READ/READP commands
num_writes_done                =         2656   # Number of read requests issued
num_write_row_hits             =         2126   # Number of write row buffer hits
num_act_cmds                   =        41927   # Number of ACT commands
num_pre_cmds                   =        41906   # Number of PRE commands
num_ondemand_pres              =        25693   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8419105   # Cyles of rank active rank.0
rank_active_cycles.1           =      8353243   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1580895   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1646757   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       230295   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1625   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          482   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          481   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1005   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2200   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6874   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          749   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           52   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           45   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13098   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =           28   # Write cmd latency (cycles)
write_latency[100-119]         =           21   # Write cmd latency (cycles)
write_latency[120-139]         =           34   # Write cmd latency (cycles)
write_latency[140-159]         =           50   # Write cmd latency (cycles)
write_latency[160-179]         =           41   # Write cmd latency (cycles)
write_latency[180-199]         =           47   # Write cmd latency (cycles)
write_latency[200-]            =         2418   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       137898   # Read request latency (cycles)
read_latency[40-59]            =        38079   # Read request latency (cycles)
read_latency[60-79]            =        26849   # Read request latency (cycles)
read_latency[80-99]            =         5963   # Read request latency (cycles)
read_latency[100-119]          =         6160   # Read request latency (cycles)
read_latency[120-139]          =         4665   # Read request latency (cycles)
read_latency[140-159]          =         2666   # Read request latency (cycles)
read_latency[160-179]          =         2385   # Read request latency (cycles)
read_latency[180-199]          =         2112   # Read request latency (cycles)
read_latency[200-]             =        27473   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.32488e+07   # Write energy
read_energy                    =  1.02514e+09   # Read energy
act_energy                     =  1.14712e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   7.5883e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.90443e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.25352e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.21242e+09   # Active standby energy rank.1
average_read_latency           =      87.9725   # Average read request latency (cycles)
average_interarrival           =      38.9231   # Average request interarrival latency (cycles)
total_energy                   =   1.3873e+10   # Total energy (pJ)
average_power                  =       1387.3   # Average power (mW)
average_bandwidth              =      2.19226   # Average bandwidth
