INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CSR_v1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CU_Decoder_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CU_FSM_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/OTTER_Wrapper_v1_04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/OTTER_Wrapper_v1_04.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/otter_memory_v1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_with_CSR/Otter_MCU_with_CSR.srcs/sources_1/imports/new/reg_file_v_1_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
