// Seed: 164917346
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6
);
  type_10(
      id_2, id_5
  );
endmodule
