<def f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='275' ll='278' type='bool llvm::AArch64_AM::isLogicalImmediate(uint64_t imm, unsigned int regSize)'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='799' u='c' c='_ZN4llvm10AArch64_AML38isSVEMoveMaskPreferredLogicalImmediateEl'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='273'>/// isLogicalImmediate - Return true if the immediate is valid for a logical
/// immediate instruction of the given register size. Return false otherwise.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1722' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='159428' u='c' c='_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='159435' u='c' c='_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='2458' u='c' c='_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='2501' u='c' c='_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1460' u='c' c='_ZL18optimizeLogicalImmN4llvm7SDValueEjmRKNS_5APIntERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7866' u='c' c='_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7870' u='c' c='_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7882' u='c' c='_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7896' u='c' c='_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11609' u='c' c='_ZNK4llvm21AArch64TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='49' u='c' c='_ZN4llvm14AArch64TTIImpl13getIntImmCostEl'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='808' u='c' c='_ZNK12_GLOBAL__N_114AArch64Operand12isLogicalImmEv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='1083' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector22testImmPredicate_APIntEjRKN4llvm5APIntE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='1090' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector22testImmPredicate_APIntEjRKN4llvm5APIntE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4154' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE'/>
