<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<PathWaveFpgaProject xmlns="http://www.keysight.com/schemas/PathWaveFpga">

  <hwTarget>
    <bsp>M3100A_ch4_k41</bsp>
    <vendor>keysight.com</vendor>
    <model>M3100A</model>
    <hwOptions>
      <hwOption>
        <optiontype>channels</optiontype>
        <value>4</value>
      </hwOption>
      <hwOption>
        <optiontype>fpga</optiontype>
        <value>7k410</value>
      </hwOption>
    </hwOptions>
    <version>02.03.00</version>
  </hwTarget>

  <fpgaBasic>
    <attributes/>
    <entityName>Ch1Ch2</entityName>
    <ports/>
    <registerInfoManagers/>
    <components>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>XPR Projects</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a Xilinx XPR project file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Quantum_dot_simulator_Top</value>
          </attribute>
        </attributes>
        <entityName>Quantum_dot_simulator_Top</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nrst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>9</left>
                <right>0</right>
                <leftExpression>9</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>i_Vg1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>i_Vg2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>o_valid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>o_occupation</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath>../../../Larissa/0-Quantum-Dot-Simulator/2-ParknFly/Cm-variable/Vivado/2018.3/Quantum-dot-simulator.xpr</filepath>
        <absoluteFilepath>C:/Larissa/0-Quantum-Dot-Simulator/2-ParknFly/Cm-variable/Vivado/2018.3/Quantum-dot-simulator.xpr</absoluteFilepath>
        <parameters/>
        <vlnv>
          <library>XPR Projects</library>
          <name>Quantum_dot_simulator_Top</name>
        </vlnv>
      </component>
    </components>
    <instances>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>AnalogTrigger_x1</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_16</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_x1_1</instanceName>
        <filepath>../../../Program Files/Keysight/M3100A BSP/R020300/bsp/ip/AnalogTrigger/AnalogTrigger_x1.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3100A BSP/R020300/bsp/ip/AnalogTrigger/AnalogTrigger_x1.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger_x1</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>AnalogTrigger_x1</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_16</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_x1_2</instanceName>
        <filepath>../../../Program Files/Keysight/M3100A BSP/R020300/bsp/ip/AnalogTrigger/AnalogTrigger_x1.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3100A BSP/R020300/bsp/ip/AnalogTrigger/AnalogTrigger_x1.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger_x1</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain1_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain2_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_divisor_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_divisor_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_divisor_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_divisor_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Trigger_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Trigger_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq1</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Daq1</value>
          </attribute>
        </attributes>
        <entityName>Daq1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain1_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq1_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq2</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Daq2</value>
          </attribute>
        </attributes>
        <entityName>Daq2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain2_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq2_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Real-time HVI</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface to communicate to HVI engine through the RSP and HVI APIs</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>MainEngine_Memory</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:mem:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>MainEngine_Memory</value>
          </attribute>
        </attributes>
        <entityName>MainEngine_Memory</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>MainEngine_Memory_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MainEngine_Memory_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MainEngine_Memory_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>9</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_address__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MainEngine_Memory_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MainEngine_Memory_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>MainEngine_Memory_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>__internal_pw_width_param_address__</parameterId>
            <parameterValue>10</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <name>MainEngine_Memory</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>The prescaler block decimates the dataIn signal by N samples where N is set by the divisor input. No...
te: the prescaler block does not low pass filter the input signal before decimation.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Prescaler</value>
          </attribute>
        </attributes>
        <entityName>prescaler</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dataIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dataIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>division_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>division_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dataOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dataOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerIn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Prescaler_1</instanceName>
        <filepath>../../../Program Files/Keysight/M3100A BSP/R020300/bsp/ip/prescaler/prescaler.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3100A BSP/R020300/bsp/ip/prescaler/prescaler.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>Prescaler</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>The prescaler block decimates the dataIn signal by N samples where N is set by the divisor input. No...
te: the prescaler block does not low pass filter the input signal before decimation.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Prescaler</value>
          </attribute>
        </attributes>
        <entityName>prescaler</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dataIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dataIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>division_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>division_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dataOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dataOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerIn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Prescaler_2</instanceName>
        <filepath>../../../Program Files/Keysight/M3100A BSP/R020300/bsp/ip/prescaler/prescaler.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3100A BSP/R020300/bsp/ip/prescaler/prescaler.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>Prescaler</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>XPR Projects</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a Xilinx XPR project file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Quantum_dot_simulator_Top</value>
          </attribute>
        </attributes>
        <entityName>Quantum_dot_simulator_Top</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nrst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>9</left>
                <right>0</right>
                <leftExpression>9</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>i_Vg1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>i_Vg2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>o_valid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>o_occupation</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Quantum_dot_simulator_Top_1</instanceName>
        <filepath>../../../Larissa/0-Quantum-Dot-Simulator/2-ParknFly/Cm-variable/Vivado/2018.3/Quantum-dot-simulator.xpr</filepath>
        <absoluteFilepath>C:/Larissa/0-Quantum-Dot-Simulator/2-ParknFly/Cm-variable/Vivado/2018.3/Quantum-dot-simulator.xpr</absoluteFilepath>
        <parameters/>
        <vlnv>
          <library>XPR Projects</library>
          <name>Quantum_dot_simulator_Top</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TriggerSelector_4ch</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_4ch_1</instanceName>
        <filepath>../../../Program Files/Keysight/M3100A BSP/R020300/bsp/ip/TriggerSelector/TriggerSelector_4ch.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3100A BSP/R020300/bsp/ip/TriggerSelector/TriggerSelector_4ch.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector_4ch</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TriggerSelector_4ch</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_4ch_2</instanceName>
        <filepath>../../../Program Files/Keysight/M3100A BSP/R020300/bsp/ip/TriggerSelector/TriggerSelector_4ch.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3100A BSP/R020300/bsp/ip/TriggerSelector/TriggerSelector_4ch.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector_4ch</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Trigger_Output_1</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Trigger_Output_2</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
    </instances>
    <connections>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_x1_1.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control.#I#Ain1_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_x1_1.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel.#I#Ain1_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_x1_2.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_5.#I#Ain2_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_x1_2.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_5.#I#Ain2_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Daq2_1.#I#Daq2</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Prescaler_2.#I#dataOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Prescaler_1.#I#dataIn</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel.#I#Ain1_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Prescaler_1.#I#division</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control.#I#Ain1_divisor</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Prescaler_2.#I#dataIn</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_5.#I#Ain2_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Prescaler_2.#I#division</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_5.#I#Ain2_divisor</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Quantum_dot_simulator_Top_1.#I#MEM_sdi_mem_S</name>
        </source>
        <target>
          <type>Interface</type>
          <name>MainEngine_Memory_1.#I#MainEngine_Memory</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_x1_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_x1_2.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_x1_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_5.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_x1_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq1_1.#I#Daq1.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Quantum_dot_simulator_Top_1.o_occupation</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq1_1.#I#Daq1.tvalid</name>
        </source>
        <target>
          <type>Port</type>
          <name>Quantum_dot_simulator_Top_1.o_valid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Prescaler_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Prescaler_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Prescaler_1.triggerIn</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Prescaler_2.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Prescaler_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Prescaler_2.triggerIn</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Quantum_dot_simulator_Top_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_5.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Quantum_dot_simulator_Top_1.i_Vg1</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel.#I#Ain1_out.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Quantum_dot_simulator_Top_1.i_Vg2</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_5.#I#Ain2_out.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Quantum_dot_simulator_Top_1.nrst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_x1_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_x1_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_1.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_x1_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_x1_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_5.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_5.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_5.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4ch_2.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_5.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>Prescaler_1.triggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_5.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>Prescaler_2.triggerOut</name>
        </target>
      </connection>
    </connections>
  </fpgaBasic>

  <editor>
    <blockGraphicItems>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_x1_1</name>
        <instanceName>AnalogTrigger_x1_1</instanceName>
        <visualName>AnalogTrigger_x1_1</visualName>
        <currentPosition>
          <x>-45</x>
          <y>-45</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_x1_1.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_x1_1.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_x1_2</name>
        <instanceName>AnalogTrigger_x1_2</instanceName>
        <visualName>AnalogTrigger_x1_2</visualName>
        <currentPosition>
          <x>-45</x>
          <y>215</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_x1_2.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_x1_2.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel</name>
        <instanceName>Analog_Channel</instanceName>
        <visualName>Analog_Channel_1</visualName>
        <currentPosition>
          <x>-290</x>
          <y>10</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel.#I#Ain1_out</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_5</name>
        <instanceName>Analog_Channel_5</instanceName>
        <visualName>Analog_Channel_2</visualName>
        <currentPosition>
          <x>-290</x>
          <y>260</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_5.#I#Ain2_out</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control</name>
        <instanceName>Analog_Channel_Control</instanceName>
        <visualName>Analog_Channel_Control_1</visualName>
        <currentPosition>
          <x>-290</x>
          <y>-90</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control.#I#Ain1_analog_trig</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Analog_Channel_Control.#I#Ain1_divisor</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_5</name>
        <instanceName>Analog_Channel_Control_5</instanceName>
        <visualName>Analog_Channel_Control_2</visualName>
        <currentPosition>
          <x>-290</x>
          <y>170</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_5.#I#Ain2_analog_trig</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Analog_Channel_Control_5.#I#Ain2_divisor</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger</name>
        <instanceName>Analog_Trigger</instanceName>
        <visualName>Analog_Trigger_1</visualName>
        <currentPosition>
          <x>205</x>
          <y>35</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_5</name>
        <instanceName>Analog_Trigger_5</instanceName>
        <visualName>Analog_Trigger_2</visualName>
        <currentPosition>
          <x>205</x>
          <y>285</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Clock_1</name>
        <instanceName>Clock_1</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-290</x>
          <y>-175</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Clock_2</name>
        <instanceName>Clock_2</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-290</x>
          <y>75</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq1_1</name>
        <instanceName>Daq1_1</instanceName>
        <visualName>Daq1</visualName>
        <currentPosition>
          <x>695</x>
          <y>-215</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq1_1.#I#Daq1</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq2_1</name>
        <instanceName>Daq2_1</instanceName>
        <visualName>Daq2</visualName>
        <currentPosition>
          <x>685</x>
          <y>250</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq2_1.#I#Daq2</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Prescaler_1</name>
        <instanceName>Prescaler_1</instanceName>
        <visualName>Prescaler_1</visualName>
        <currentPosition>
          <x>485</x>
          <y>10</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Prescaler_1.#I#dataIn</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Prescaler_1.#I#division</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Prescaler_1.#I#dataOut</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Prescaler_2</name>
        <instanceName>Prescaler_2</instanceName>
        <visualName>Prescaler_2</visualName>
        <currentPosition>
          <x>485</x>
          <y>260</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Prescaler_2.#I#dataIn</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Prescaler_2.#I#division</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Prescaler_2.#I#dataOut</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_4ch_1</name>
        <instanceName>TriggerSelector_4ch_1</instanceName>
        <visualName>TriggerSelector_4ch_1</visualName>
        <currentPosition>
          <x>220</x>
          <y>-90</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_4ch_2</name>
        <instanceName>TriggerSelector_4ch_2</instanceName>
        <visualName>TriggerSelector_4ch_2</visualName>
        <currentPosition>
          <x>220</x>
          <y>170</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output</name>
        <instanceName>Trigger_Output</instanceName>
        <visualName>Trigger_Output_1</visualName>
        <currentPosition>
          <x>685</x>
          <y>30</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_5</name>
        <instanceName>Trigger_Output_5</instanceName>
        <visualName>Trigger_Output_2</visualName>
        <currentPosition>
          <x>685</x>
          <y>280</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_1</name>
        <instanceName>Quantum_dot_simulator_Top_1</instanceName>
        <visualName>Quantum_dot_simulator_Top_1</visualName>
        <currentPosition>
          <x>520</x>
          <y>-230</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_1.#I#MEM_sdi_mem_S</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_2</name>
        <instanceName>Clock_5</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>265</x>
          <y>-310</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_3</name>
        <instanceName>MainEngine_Memory_1</instanceName>
        <visualName>MainEngine_Memory_1</visualName>
        <currentPosition>
          <x>280</x>
          <y>-235</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_3.#I#MainEngine_Memory</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_4</name>
        <instanceName>nRst_5</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>260</x>
          <y>-290</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_1</name>
        <instanceName>nRst_1</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-290</x>
          <y>-155</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_2</name>
        <instanceName>nRst_2</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-290</x>
          <y>95</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
    </blockGraphicItems>
    <commentGraphicItems/>
  </editor>

  <ProjectVersion>
    <major>1</major>
    <minor>6</minor>
    <revision>5</revision>
  </ProjectVersion>

  <buildOptions>
    <buildType>Implementation</buildType>
    <synthStrategy>Vivado Synthesis Defaults</synthStrategy>
    <implStrategy>Vivado Implementation Defaults</implStrategy>
    <projectGenerationOnly>false</projectGenerationOnly>
    <launchVivadoGui>false</launchVivadoGui>
    <failOnTimingFailure>false</failOnTimingFailure>
    <issueFilter>
      <showErrors>true</showErrors>
      <showCriticalWarnings>true</showCriticalWarnings>
      <showWarnings>true</showWarnings>
      <showInfos>true</showInfos>
    </issueFilter>
  </buildOptions>

</PathWaveFpgaProject>
