Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Nov 15 06:21:42 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3963 |       |     23040 | 17.20 |
|   SLR1 -> SLR2                   |  2091 |       |           |  9.08 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1872 |       |           |  8.13 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    | 11865 |       |     23040 | 51.50 |
|   SLR0 -> SLR1                   |  5403 |       |           | 23.45 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   369 |    55 |           |       |
|   SLR1 -> SLR0                   |  6462 |       |           | 28.05 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15828 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1716 |  156 |
| SLR1      | 1989 |    0 | 6306 |
| SLR0      |  102 | 5301 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  45399 |  42732 |  7802 |  82.60 |  79.13 |  14.45 |
|   CLBL                     |  23816 |  22803 |  4013 |  81.34 |  77.88 |  13.71 |
|   CLBM                     |  21583 |  19929 |  3789 |  84.05 |  80.62 |  15.33 |
| CLB LUTs                   | 217615 | 211398 | 35223 |  49.49 |  48.93 |   8.15 |
|   LUT as Logic             | 192195 | 201223 | 32216 |  43.71 |  46.58 |   7.46 |
|     using O5 output only   |   1696 |    495 |  1004 |   0.39 |   0.11 |   0.23 |
|     using O6 output only   | 138906 | 151631 | 19457 |  31.59 |  35.10 |   4.50 |
|     using O5 and O6        |  51593 |  49097 | 11755 |  11.73 |  11.37 |   2.72 |
|   LUT as Memory            |  25420 |  10175 |  3007 |  12.37 |   5.15 |   1.52 |
|     LUT as Distributed RAM |  17328 |   3837 |  1660 |   8.43 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  17248 |   3622 |  1576 |   8.40 |   1.83 |   0.80 |
|     LUT as Shift Register  |   8092 |   6338 |  1347 |   3.94 |   3.20 |   0.68 |
|       using O5 output only |      0 |      1 |     0 |   0.00 |  <0.01 |   0.00 |
|       using O6 output only |   4858 |   3969 |  1217 |   2.36 |   2.01 |   0.62 |
|       using O5 and O6      |   3234 |   2368 |   130 |   1.57 |   1.20 |   0.07 |
| CLB Registers              | 315223 | 258277 | 60283 |  35.85 |  29.89 |   6.98 |
| CARRY8                     |  11719 |  11635 |   313 |  21.32 |  21.55 |   0.58 |
| F7 Muxes                   |    900 |   1135 |  1054 |   0.41 |   0.53 |   0.49 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  151.5 |  202.5 |    94 |  22.54 |  30.13 |  13.99 |
|   RAMB36/FIFO              |    148 |    200 |    92 |  22.02 |  29.76 |  13.69 |
|     RAMB36E2 only          |    148 |    200 |    92 |  22.02 |  29.76 |  13.69 |
|   RAMB18                   |      7 |      5 |     4 |   0.52 |   0.37 |   0.30 |
|     RAMB18E2 only          |      7 |      5 |     4 |   0.52 |   0.37 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     16 |     16 |     4 |   0.56 |   0.52 |   0.13 |
| Unique Control Sets        |   4107 |   2745 |  2714 |   3.74 |   2.54 |   2.51 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


