{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562140193873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562140193879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 13:19:53 2019 " "Processing started: Wed Jul 03 13:19:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562140193879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140193879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140193879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562140194562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562140194562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dec2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dec2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "output_files/dec2hex.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/dec2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movements.v 1 1 " "Found 1 design units, including 1 entities, in source file movements.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_robot " "Found entity 1: move_robot" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202384 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motor_control.v(131) " "Verilog HDL information at motor_control.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562140202385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_control.v 3 3 " "Found 3 design units, including 3 entities, in source file motor_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_direction " "Found entity 1: set_direction" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202386 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_pwm " "Found entity 2: motor_pwm" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202386 ""} { "Info" "ISGN_ENTITY_NAME" "3 motor_encoder " "Found entity 3: motor_encoder" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202386 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "line_sensor_robot_movement.v " "Can't analyze file -- file line_sensor_robot_movement.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562140202394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_robot.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_robot.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_robot " "Found entity 1: fpga_robot" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_values.v 1 1 " "Found 1 design units, including 1 entities, in source file display_values.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_values " "Found entity 1: display_values" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_interface " "Found entity 1: adc_interface" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_robot " "Elaborating entity \"fpga_robot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562140202507 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds fpga_robot.v(54) " "Output port \"leds\" at fpga_robot.v(54) has no driver" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562140202509 "|fpga_robot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_interface adc_interface:line_sensor_module " "Elaborating entity \"adc_interface\" for hierarchy \"adc_interface:line_sensor_module\"" {  } { { "fpga_robot.v" "line_sensor_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140202509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_values display_values:lcd_module " "Elaborating entity \"display_values\" for hierarchy \"display_values:lcd_module\"" {  } { { "fpga_robot.v" "lcd_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140202511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 display_values.v(37) " "Verilog HDL or VHDL warning at display_values.v(37): object \"test1\" assigned a value but never read" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(59) " "Verilog HDL assignment warning at display_values.v(59): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(60) " "Verilog HDL assignment warning at display_values.v(60): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(61) " "Verilog HDL assignment warning at display_values.v(61): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(62) " "Verilog HDL assignment warning at display_values.v(62): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(64) " "Verilog HDL assignment warning at display_values.v(64): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(65) " "Verilog HDL assignment warning at display_values.v(65): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(66) " "Verilog HDL assignment warning at display_values.v(66): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(67) " "Verilog HDL assignment warning at display_values.v(67): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(69) " "Verilog HDL assignment warning at display_values.v(69): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(70) " "Verilog HDL assignment warning at display_values.v(70): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(71) " "Verilog HDL assignment warning at display_values.v(71): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(72) " "Verilog HDL assignment warning at display_values.v(72): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202512 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement display_values.v(74) " "Verilog HDL Always Construct warning at display_values.v(74): variable \"movement\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(74) " "Verilog HDL assignment warning at display_values.v(74): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_motor display_values.v(76) " "Verilog HDL Always Construct warning at display_values.v(76): variable \"left_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(76) " "Verilog HDL assignment warning at display_values.v(76): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_motor display_values.v(77) " "Verilog HDL Always Construct warning at display_values.v(77): variable \"left_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(77) " "Verilog HDL assignment warning at display_values.v(77): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_motor display_values.v(78) " "Verilog HDL Always Construct warning at display_values.v(78): variable \"left_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(78) " "Verilog HDL assignment warning at display_values.v(78): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_motor display_values.v(79) " "Verilog HDL Always Construct warning at display_values.v(79): variable \"left_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(79) " "Verilog HDL assignment warning at display_values.v(79): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_motor display_values.v(81) " "Verilog HDL Always Construct warning at display_values.v(81): variable \"right_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(81) " "Verilog HDL assignment warning at display_values.v(81): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_motor display_values.v(82) " "Verilog HDL Always Construct warning at display_values.v(82): variable \"right_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(82) " "Verilog HDL assignment warning at display_values.v(82): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_motor display_values.v(83) " "Verilog HDL Always Construct warning at display_values.v(83): variable \"right_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(83) " "Verilog HDL assignment warning at display_values.v(83): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_motor display_values.v(84) " "Verilog HDL Always Construct warning at display_values.v(84): variable \"right_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(84) " "Verilog HDL assignment warning at display_values.v(84): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 display_values.v(118) " "Verilog HDL assignment warning at display_values.v(118): truncated value with size 32 to match size of target (18)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_values.v(126) " "Verilog HDL assignment warning at display_values.v(126): truncated value with size 32 to match size of target (6)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202513 "|fpga_robot|display_values:lcd_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller display_values:lcd_module\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"display_values:lcd_module\|LCD_Controller:u0\"" {  } { { "display_values.v" "u0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140202514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202514 "|fpga_robot|display_values:lcd_module|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_direction set_direction:robot_movement_direction " "Elaborating entity \"set_direction\" for hierarchy \"set_direction:robot_movement_direction\"" {  } { { "fpga_robot.v" "robot_movement_direction" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140202515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder motor_encoder:left_motor_encoder " "Elaborating entity \"motor_encoder\" for hierarchy \"motor_encoder:left_motor_encoder\"" {  } { { "fpga_robot.v" "left_motor_encoder" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140202516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 motor_control.v(194) " "Verilog HDL assignment warning at motor_control.v(194): truncated value with size 32 to match size of target (12)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202517 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 motor_control.v(200) " "Verilog HDL assignment warning at motor_control.v(200): truncated value with size 10 to match size of target (8)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202517 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_control.v(222) " "Verilog HDL assignment warning at motor_control.v(222): truncated value with size 32 to match size of target (10)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202517 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WSGN_SEARCH_FILE" "get_robot_orientation.v 1 1 " "Using design file get_robot_orientation.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 get_robot_orientation " "Found entity 1: get_robot_orientation" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140202532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562140202532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_robot_orientation get_robot_orientation:line_orientation " "Elaborating entity \"get_robot_orientation\" for hierarchy \"get_robot_orientation:line_orientation\"" {  } { { "fpga_robot.v" "line_orientation" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140202533 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bot_orientation get_robot_orientation.v(49) " "Verilog HDL Always Construct warning at get_robot_orientation.v(49): inferring latch(es) for variable \"bot_orientation\", which holds its previous value in one or more paths through the always construct" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562140202533 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[0\] get_robot_orientation.v(49) " "Inferred latch for \"bot_orientation\[0\]\" at get_robot_orientation.v(49)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202534 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[1\] get_robot_orientation.v(49) " "Inferred latch for \"bot_orientation\[1\]\" at get_robot_orientation.v(49)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202534 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[2\] get_robot_orientation.v(49) " "Inferred latch for \"bot_orientation\[2\]\" at get_robot_orientation.v(49)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202534 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[3\] get_robot_orientation.v(49) " "Inferred latch for \"bot_orientation\[3\]\" at get_robot_orientation.v(49)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202534 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_robot move_robot:line_encoder " "Elaborating entity \"move_robot\" for hierarchy \"move_robot:line_encoder\"" {  } { { "fpga_robot.v" "line_encoder" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140202534 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "robot_direction movements.v(93) " "Verilog HDL Always Construct warning at movements.v(93): inferring latch(es) for variable \"robot_direction\", which holds its previous value in one or more paths through the always construct" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562140202535 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(121) " "Verilog HDL assignment warning at movements.v(121): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202535 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(123) " "Verilog HDL assignment warning at movements.v(123): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202535 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(125) " "Verilog HDL assignment warning at movements.v(125): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202535 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(131) " "Verilog HDL assignment warning at movements.v(131): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(133) " "Verilog HDL assignment warning at movements.v(133): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(135) " "Verilog HDL assignment warning at movements.v(135): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(141) " "Verilog HDL assignment warning at movements.v(141): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(142) " "Verilog HDL assignment warning at movements.v(142): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(156) " "Verilog HDL assignment warning at movements.v(156): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(157) " "Verilog HDL assignment warning at movements.v(157): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(166) " "Verilog HDL assignment warning at movements.v(166): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(167) " "Verilog HDL assignment warning at movements.v(167): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(175) " "Verilog HDL assignment warning at movements.v(175): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(176) " "Verilog HDL assignment warning at movements.v(176): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(183) " "Verilog HDL assignment warning at movements.v(183): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(184) " "Verilog HDL assignment warning at movements.v(184): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(192) " "Verilog HDL assignment warning at movements.v(192): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(193) " "Verilog HDL assignment warning at movements.v(193): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(197) " "Verilog HDL assignment warning at movements.v(197): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202536 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(198) " "Verilog HDL assignment warning at movements.v(198): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202537 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(208) " "Verilog HDL assignment warning at movements.v(208): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202537 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(209) " "Verilog HDL assignment warning at movements.v(209): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202537 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(215) " "Verilog HDL assignment warning at movements.v(215): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202537 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(216) " "Verilog HDL assignment warning at movements.v(216): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140202537 "|fpga_robot|move_robot:line_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "robot_direction\[0\] movements.v(93) " "Inferred latch for \"robot_direction\[0\]\" at movements.v(93)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 "|fpga_robot|move_robot:line_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "robot_direction\[1\] movements.v(93) " "Inferred latch for \"robot_direction\[1\]\" at movements.v(93)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 "|fpga_robot|move_robot:line_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "robot_direction\[2\] movements.v(93) " "Inferred latch for \"robot_direction\[2\]\" at movements.v(93)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 "|fpga_robot|move_robot:line_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "robot_direction\[3\] movements.v(93) " "Inferred latch for \"robot_direction\[3\]\" at movements.v(93)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 "|fpga_robot|move_robot:line_encoder"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "robot_direction\[3\] movements.v(110) " "Can't resolve multiple constant drivers for net \"robot_direction\[3\]\" at movements.v(110)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "movements.v(93) " "Constant driver at movements.v(93)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 93 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "robot_direction\[2\] movements.v(110) " "Can't resolve multiple constant drivers for net \"robot_direction\[2\]\" at movements.v(110)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "robot_direction\[1\] movements.v(110) " "Can't resolve multiple constant drivers for net \"robot_direction\[1\]\" at movements.v(110)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "robot_direction\[0\] movements.v(110) " "Can't resolve multiple constant drivers for net \"robot_direction\[0\]\" at movements.v(110)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "move_robot:line_encoder " "Can't elaborate user hierarchy \"move_robot:line_encoder\"" {  } { { "fpga_robot.v" "line_encoder" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 123 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140202539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg " "Generated suppressed messages file D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202561 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 67 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562140202591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 03 13:20:02 2019 " "Processing ended: Wed Jul 03 13:20:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562140202591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562140202591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562140202591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140202591 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 67 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 67 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140203166 ""}
