This project is stopwatch on nexys4-ddr board and be made in verilog hdl

now i need to update function 
