<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VADDPH - Add Packed FP16 Values </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VADDPH - Add Packed FP16 Values </div>
<div id="body">
<h1>VADDPH—Add Packed FP16 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.128.NP.MAP5.W0 58 /r VADDPH xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Add packed FP16 value from xmm3/m128/m16bcst to xmm2, and store result in xmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.256.NP.MAP5.W0 58 /r VADDPH ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Add packed FP16 value from ymm3/m256/m16bcst to ymm2, and store result in ymm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.512.NP.MAP5.W0 58 /r VADDPH zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Add packed FP16 value from zmm3/m512/m16bcst to zmm2, and store result in zmm1 subject to writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Full</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction adds packed FP16 values from source operands and stores the packed FP16 result in the destina-tion operand. The destination elements are updated according to the writemask.</p>
<p><strong>Operation</strong></p>
<p><strong>VADDPH (EVEX Encoded Versions) When SRC2 Operand is a Register</strong></p>
<p>VL = 128, 256 or 512</p>
<p>KL := VL/16</p>
<p>IF (VL = 512) AND (EVEX.b = 1):</p>
<p>SET_RM(EVEX.RC)</p>
<p>ELSE</p>
<p>SET_RM(MXCSR.RC)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF k1[j] OR *no writemask*:</p>
<p>DEST.fp16[j] := SRC1.fp16[j] + SRC2.fp16[j]</p>
<p>ELSEIF *zeroing*:</p>
<p>DEST.fp16[j] := 0</p>
<p>// else dest.fp16[j] remains unchanged</p>
<p>DEST[MAXVL-1:VL] := 0</p>
<p><strong>VADDPH (EVEX Encoded Versions) When SRC2 Operand is a Memory Source</strong></p>
<p>VL = 128, 256 or 512</p>
<p>KL := VL/16</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF k1[j] OR *no writemask*:</p>
<p>IF EVEX.b = 1:</p>
<p>DEST.fp16[j] := SRC1.fp16[j] + SRC2.fp16[0]</p>
<p>ELSE:</p>
<p>DEST.fp16[j] := SRC1.fp16[j] + SRC2.fp16[j]</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.fp16[j] := 0</p>
<p>// else dest.fp16[j] remains unchanged</p>
<p>DEST[MAXVL-1:VL] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VADDPH __m128h _mm_add_ph (__m128h a, __m128h b);</p>
<p>VADDPH __m128h _mm_mask_add_ph (__m128h src, __mmask8 k, __m128h a, __m128h b);</p>
<p>VADDPH __m128h _mm_maskz_add_ph (__mmask8 k, __m128h a, __m128h b);</p>
<p>VADDPH __m256h _mm256_add_ph (__m256h a, __m256h b);</p>
<p>VADDPH __m256h _mm256_mask_add_ph (__m256h src, __mmask16 k, __m256h a, __m256h b);</p>
<p>VADDPH __m256h _mm256_maskz_add_ph (__mmask16 k, __m256h a, __m256h b);</p>
<p>VADDPH __m512h _mm512_add_ph (__m512h a, __m512h b);</p>
<p>VADDPH __m512h _mm512_add_ph (__m512h a, __m512h b);</p>
<p>VADDPH __m512h _mm512_mask_add_ph (__m512h src, __mmask32 k, __m512h a, __m512h b);</p>
<p>VADDPH __m512h _mm512_maskz_add_ph (__mmask32 k, __m512h a, __m512h b);</p>
<p>VADDPH __m512h _mm512_add_round_ph (__m512h a, __m512h b, int rounding);</p>
<p>VADDPH __m512h _mm512_mask_add_round_ph (__m512h src, __mmask32 k, __m512h a, __m512h b, int rounding);</p>
<p>VADDPH __m512h _mm512_maskz_add_round_ph (__mmask32 k, __m512h a, __m512h b, int rounding);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Underflow, Overflow, Precision, Denormal.</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-46, “Type E2 Class Exception Conditions.”</p></div></body></html>