// Seed: 3100963031
macromodule module_0 (
    input wand id_0,
    output supply0 id_1,
    output supply0 id_2,
    input supply1 id_3
);
  assign id_1 = 1;
  wire id_5 = id_5;
  wire id_6;
  id_7(
      id_5
  );
  wire id_8;
  always id_1 = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input wire id_6,
    input wand id_7,
    output logic id_8,
    input uwire id_9
);
  always id_8 <= 1'b0;
  module_0(
      id_2, id_0, id_1, id_9
  );
endmodule
