Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 12 12:18:11 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           24 |
| Yes          | No                    | No                     |              18 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             243 |           95 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | reset_OBUF                                       | u_SPI/reading                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_SPI/DebugRAMReadRecieved_i_1_n_0               | reset_OBUF                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_RAM_WriteEngine/DebugRAMFullFlag_i_1_n_0       | reset_OBUF                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_SPI/MISO9_out                                  | u_SPI/Buffer_RdEn_i_1_n_0           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_OutSixteenCount[3]_i_1_n_0             | u_SPI/Buffer_RdEn_i_1_n_0           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_InInstructionSixteenCounter[3]_i_1_n_0 | u_SPI/Buffer_RdEn_i_1_n_0           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[4]_6[0]                     | reset_OBUF                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/new_data_strobe                            | u_SPI/Buffer_RdEn_i_1_n_0           |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/new_instruction_strobe                     | u_SPI/Buffer_RdEn_i_1_n_0           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_SPI/reset_reg                                  | reset_OBUF                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/reset_reg_1                                | reset_OBUF                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_SPI/reset_reg_0                                | reset_OBUF                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/E[0]                                       | reset_OBUF                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[4]_2[0]                     | reset_OBUF                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[3]_0[0]                     | reset_OBUF                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[4]_5[0]                     | reset_OBUF                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_TimingGen/E[0]                                 | reset_OBUF                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[2]_0[0]                     | reset_OBUF                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[3]_1[0]                     | reset_OBUF                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[4]_0[0]                     | reset_OBUF                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[4]_1[0]                     | reset_OBUF                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[4]_7[0]                     | reset_OBUF                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[4]_3[0]                     | reset_OBUF                          |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | u_ADCInterface/ConcatRAMData[7]                  | reset_OBUF                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_TimingGen/E[0]                                 | u_DataSimulation/SimData[9]_i_1_n_0 |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG |                                                  | reset_OBUF                          |               10 |             12 |         1.20 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[4]_4[0]                     | reset_OBUF                          |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | u_RAM_WriteEngine/RAMW_WriteAddr0                | reset_OBUF                          |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | u_RAM_ReadEngine/readRemaining[17]_i_1_n_0       |                                     |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | u_RAM_ReadEngine/RAMR_ReadAddr[17]_i_1_n_0       | reset_OBUF                          |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | u_DataSimulation/E[0]                            | reset_OBUF                          |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | u_RAM_ReadEngine/DebugFIFOInXFC_OBUF             |                                     |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG |                                                  |                                     |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG |                                                  | u_SPI/Buffer_RdEn_i_1_n_0           |               14 |             40 |         2.86 |
+----------------+--------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


