// Seed: 1953653325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  inout wire id_39;
  inout wire id_38;
  input wire id_37;
  input wire id_36;
  input wire id_35;
  output wire id_34;
  input wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_28 = id_19;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output tri id_2,
    output tri0 id_3,
    output wand id_4,
    output wire id_5,
    input wire id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    output supply1 id_10,
    output uwire id_11,
    output wand id_12
    , id_16,
    input tri0 id_13,
    input supply1 id_14
);
  logic [7:0] id_17, id_18;
  always @(posedge 1'b0) begin : LABEL_0
    id_11 = 1'd0;
  end
  id_19(
      1'b0, id_17[1&1 : 1]
  );
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
