# REG â€” ë‚´ë¶€ ë ˆì§€ìŠ¤í„° íŒŒì¼ (2R êµ¬ì¡° ê¸°ë°˜)

> Module: `REG`  
> Timescale: `1ns/1ps`  
> Nettype: ``default_nettype none``  
> Design Type: **Dual 8-bit Register File (R0, R1)**

---

## ğŸ“˜ 1. Register File ê°œìš”
**Register File**ì€ CPUì˜ í•µì‹¬ êµ¬ì„± ìš”ì†Œë¡œ, ë°ì´í„° ì„ì‹œ ì €ì¥ ë° ì—°ì‚° ì¤‘ê°„ê°’ ìœ ì§€ì— ì‚¬ìš©ë©ë‹ˆë‹¤.  
ì´ ëª¨ë“ˆì€ ë‹¨ìˆœí•œ **2-Register êµ¬ì¡° (R0, R1)** ë¡œ, **Opcode**ì— ë”°ë¼ ë°ì´í„°ë¥¼ ì €ì¥í•˜ê±°ë‚˜ ì´ë™í•˜ëŠ” ê¸°ëŠ¥ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

```
[PC] â†’ [ROM] â†’ [Decoder] â†’ [REG] â†’ [ALU] â†’ [FSM + UART]
```

> ì¦‰, ì´ ëª¨ë“ˆì€ ë””ì½”ë”ì™€ ALU ì‚¬ì´ì˜ **ë°ì´í„° í—ˆë¸Œ(Data Hub)** ì—­í• ì„ í•©ë‹ˆë‹¤.

---

## ğŸ§­ 2. Register File ì´ë¡  ë° ë°°ê²½

### ğŸ§© Register Fileì˜ ë°œì „
- ì´ˆê¸° CPU(ì˜ˆ: Intel 4004)ëŠ” ë‹¨ì¼ ëˆ„ì‚°ê¸°(accumulator) êµ¬ì¡°ë§Œì„ ì‚¬ìš©í–ˆìŠµë‹ˆë‹¤.
- RISC ì•„í‚¤í…ì²˜(Reduced Instruction Set Computer)ì˜ ë“±ì¥ ì´í›„, **ë²”ìš© ë ˆì§€ìŠ¤í„°(General Purpose Register)** êµ¬ì¡°ê°€ í‘œì¤€ì´ ë˜ì—ˆìŠµë‹ˆë‹¤.
- í˜„ëŒ€ CPUì—ì„œëŠ” 16~64ê°œ ì´ìƒì˜ ë ˆì§€ìŠ¤í„° ë±…í¬ë¥¼ ë‘ë©°, ë™ì‹œ ì ‘ê·¼(2R1W) êµ¬ì¡°ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤.

### âš™ï¸ ì—­í•  ìš”ì•½
| êµ¬ì„± ìš”ì†Œ | ì—­í•  |
|------------|------|
| **Decoder** | ëª…ë ¹ì–´ í•´ë… í›„ ë ˆì§€ìŠ¤í„° ì„ íƒ ì œì–´ |
| **Register File** | ì—°ì‚° ë°ì´í„° ì„ì‹œ ì €ì¥ |
| **ALU** | ì—°ì‚° ìˆ˜í–‰ |
| **FSM(Control Unit)** | ëª…ë ¹ ì‹¤í–‰ ìˆœì„œ ì œì–´ |

> ë³¸ ì„¤ê³„ì—ì„œëŠ” ë‹¨ìˆœí•œ 2ê°œ ë ˆì§€ìŠ¤í„° êµ¬ì¡°ì´ì§€ë§Œ, FSM ë° ALUì™€ ì§ì ‘ ì—°ê²°ë˜ì–´ **ë§ˆì´í¬ë¡œ ì—°ì‚° ë ˆë²¨ ì œì–´**ë¥¼ ìˆ˜í–‰í•©ë‹ˆë‹¤.

---

## ğŸ”§ 3. í¬íŠ¸ ì„¤ëª…

| ì´ë¦„ | ë°©í–¥ | í­ | ì„¤ëª… |
|------|------|----|------|
| `clock` | ì…ë ¥ | 1 | ì‹œìŠ¤í…œ í´ëŸ­ |
| `reset` | ì…ë ¥ | 1 | ë¹„ë™ê¸° ë¦¬ì…‹ |
| `ena` | ì…ë ¥ | 1 | Enable ì‹ í˜¸ (1ì¼ ë•Œë§Œ ë™ì‘) |
| `opcode` | ì…ë ¥ | 3 | ë™ì‘ ëª…ë ¹ ì½”ë“œ |
| `data_in` | ì…ë ¥ | 8 | ì €ì¥í•  ë°ì´í„° |
| `R0_out` | ì¶œë ¥ | 8 | ë ˆì§€ìŠ¤í„° R0ì˜ í˜„ì¬ ê°’ |
| `R1_out` | ì¶œë ¥ | 8 | ë ˆì§€ìŠ¤í„° R1ì˜ í˜„ì¬ ê°’ |

---

## ğŸ§® 4. Opcode ê¸°ë°˜ ë™ì‘ ì •ì˜

| Opcode | ëª…ë ¹ | ì„¤ëª… |
|--------|------|------|
| `000` | LOAD R0 | `R0 <= data_in` |
| `001` | LOAD R1 | `R1 <= data_in` |
| `010` | MOV R1,R0 | `R1 <= R0` |
| `011` | MOV R0,R1 | `R0 <= R1` |
| `100~111` | NOP | ë™ì‘ ì—†ìŒ (ìœ ì§€) |

> ë³¸ êµ¬ì¡°ì—ì„œëŠ” OUT ëª…ë ¹(`data_out`)ì€ ì§ì ‘ ì‚¬ìš©í•˜ì§€ ì•Šê³ , **ALUë‚˜ FSM**ì´ `R0_out`, `R1_out` ì‹ í˜¸ë¥¼ ì°¸ì¡°í•©ë‹ˆë‹¤.

---

## ğŸ§  5. ì„¤ê³„ êµ¬ì¡° ë° ë™ì‘ ì›ë¦¬

### ì „ì²´ ë¸”ë¡ ê°œìš”

```
                +-----------------------+
   data_in ---> |                       | ---> R0_out
        +------>|       REG Module      |
        |       |  +-------+   +------+ |
        |       |  |  R0   |   |  R1  | |
        |       |  +---+---+   +---+--+ |
        |       |      ^         ^      |
        |       |      |         |      |
        |       |   Decoder(opcode)     |
        |       +-----------------------+
        |              |
        +--------------+ (ena)
```

- `reset`: ë‘ ë ˆì§€ìŠ¤í„°ë¥¼ ì´ˆê¸°í™” (`0x00`)  
- `ena=1`ì¼ ë•Œë§Œ opcode ìˆ˜í–‰  
- `opcode`ì— ë”°ë¼ R0, R1 ì—…ë°ì´íŠ¸  
- ëª¨ë“  ë ˆì§€ìŠ¤í„°ëŠ” í´ëŸ­ ìƒìŠ¹ ì—ì§€ì—ì„œ ê°±ì‹ 

---

## âš™ï¸ 6. Verilog ì½”ë“œ ìš”ì•½

```verilog
(* keep_hierarchy *)
module REG (
    input wire clock, reset, ena,
    input wire [2:0] opcode,
    input wire [7:0] data_in,
    output wire [7:0] R0_out, R1_out
);
    reg [7:0] R0, R1;

    always @(posedge clock or posedge reset) begin
        if (reset) begin
            R0 <= 8'd0; R1 <= 8'd0;
        end else if (ena) begin
            case (opcode)
                3'b000: R0 <= data_in;   // LOAD R0
                3'b001: R1 <= data_in;   // LOAD R1
                3'b010: R1 <= R0;        // MOV R1,R0
                3'b011: R0 <= R1;        // MOV R0,R1
                default: ;               // NOP
            endcase
        end
    end

    assign R0_out = R0;
    assign R1_out = R1;
endmodule
```

---

## â± 7. ë™ì‘ íƒ€ì´ë° ì˜ˆì‹œ

| Cycle | ena | opcode | data_in | R0 | R1 | ì„¤ëª… |
|--------|------|--------|---------|----|----|------|
| 1 | 1 | 000 | 0x12 | 0x12 | 0x00 | R0 â† 0x12 |
| 2 | 1 | 001 | 0x34 | 0x12 | 0x34 | R1 â† 0x34 |
| 3 | 1 | 010 | â€” | 0x12 | 0x12 | R1 â† R0 |
| 4 | 1 | 011 | â€” | 0x12 | 0x12 | R0 â† R1 |
| 5 | 0 | â€” | â€” | ìœ ì§€ | ìœ ì§€ | ë™ì‘ ì •ì§€ |

---

## ğŸ§ª 8. Testbench ì˜ˆì‹œ

```verilog
`timescale 1ns/1ps
module tb_reg;
  reg clk=0, rst=0, ena=0;
  reg [2:0] opcode;
  reg [7:0] data_in;
  wire [7:0] R0_out, R1_out;

  REG uut(.clock(clk), .reset(rst), .ena(ena),
          .opcode(opcode), .data_in(data_in),
          .R0_out(R0_out), .R1_out(R1_out));

  always #5 clk = ~clk;

  initial begin
    rst=1; #10; rst=0;
    ena=1;

    opcode=3'b000; data_in=8'hAA; @(posedge clk);
    opcode=3'b001; data_in=8'h55; @(posedge clk);
    opcode=3'b010; @(posedge clk); // MOV R1,R0
    opcode=3'b011; @(posedge clk); // MOV R0,R1

    ena=0; repeat(2) @(posedge clk);
    $display("R0=%h R1=%h", R0_out, R1_out);
    $finish;
  end
endmodule
```

---

## ğŸ§© 9. ì„¤ê³„ì  ê³ ì°°

1. **Reset ì•ˆì •í™”**: ëª¨ë“  ë ˆì§€ìŠ¤í„°ëŠ” ì´ˆê¸°í™”ë˜ì–´ì•¼ í•œë‹¤.  
2. **Enable ì œì–´**: FSMì—ì„œ íƒ€ì´ë°ì„ ë§ì¶° `ena`ë¥¼ gatingí•˜ëŠ” ê²ƒì´ ì¤‘ìš”.  
3. **Opcode ê´€ë¦¬**: Decoderì—ì„œ ì „ë‹¬ë°›ëŠ” opcodeëŠ” ALU/Control Unitê³¼ ì¼ê´€ë˜ì–´ì•¼ í•œë‹¤.  
4. **í™•ì¥ ê°€ëŠ¥ì„±**: R0~R7 êµ¬ì¡°(3-bit addressable)ë¡œ í™•ì¥ ì‹œ `case` â†’ `regfile[addr]`ë¡œ ì „í™˜.  
5. **Synthesis ìµœì í™”**: ë‘ ê°œ ë ˆì§€ìŠ¤í„°ë§Œ ì¡´ì¬í•˜ë¯€ë¡œ LUT ìì› ì†Œëª¨ê°€ ë§¤ìš° ì‘ë‹¤.

---

## ğŸ“‚ 10. í”„ë¡œì íŠ¸ êµ¬ì¡° ì˜ˆì‹œ

```
â”œâ”€ rtl/
â”‚  â””â”€ REG.v
â”œâ”€ sim/
â”‚  â””â”€ tb_reg.v
â””â”€ docs/
   â””â”€ README_REG_FULL.md
```

---

**ì‘ì„±ì:** MultiMix Tech (NAMWOO KIM)  
**ë²„ì „:** 1.0 (2-Register êµ¬ì¡°)  
**ì—…ë°ì´íŠ¸:** 2025-11-12 22:44
