{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519314339534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519314339534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 09:45:39 2018 " "Processing started: Thu Feb 22 09:45:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519314339534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314339534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 381_proj_part1 -c 381_proj_part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 381_proj_part1 -c 381_proj_part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314339534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519314339849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519314339849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-dataflow " "Found design unit 1: zero_detect-dataflow" {  } { { "zero_detect.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/zero_detect.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347444 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "zero_detect.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/zero_detect.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32-dataflow " "Found design unit 1: xor_32-dataflow" {  } { { "xor32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/xor32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347506 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32 " "Found entity 1: xor_32" {  } { { "xor32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/xor32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2_MS-dataflow " "Found design unit 1: xor2_MS-dataflow" {  } { { "xor2.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/xor2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347553 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2_MS " "Found entity 1: xor2_MS" {  } { { "xor2.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/xor2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slt32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt32-dataflow " "Found design unit 1: slt32-dataflow" {  } { { "slt32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/slt32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347616 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "slt32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/slt32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_order.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reverse_order.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_order-structure " "Found design unit 1: reverse_order-structure" {  } { { "reverse_order.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/reverse_order.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347678 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_order " "Found entity 1: reverse_order" {  } { { "reverse_order.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/reverse_order.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_nbit-structure " "Found design unit 1: register_nbit-structure" {  } { { "register_Nbit.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/register_Nbit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347741 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_nbit " "Found entity 1: register_nbit" {  } { { "register_Nbit.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/register_Nbit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structure " "Found design unit 1: register_file-structure" {  } { { "register_file.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347788 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/register_file.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovf_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ovf_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ovf_detect-dataflow " "Found design unit 1: ovf_detect-dataflow" {  } { { "ovf_detect.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ovf_detect.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347850 ""} { "Info" "ISGN_ENTITY_NAME" "1 ovf_detect " "Found entity 1: ovf_detect" {  } { { "ovf_detect.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ovf_detect.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32-dataflow " "Found design unit 1: or_32-dataflow" {  } { { "or32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/or32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347913 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/or32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2_MS-dataflow " "Found design unit 1: or2_MS-dataflow" {  } { { "or2.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/or2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347975 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2_MS " "Found entity 1: or2_MS" {  } { { "or2.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/or2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314347975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314347975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones_complement_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ones_complement_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp_structural-structure " "Found design unit 1: ones_comp_structural-structure" {  } { { "ones_complement_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp_structural " "Found entity 1: ones_comp_structural" {  } { { "ones_complement_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32-dataflow " "Found design unit 1: nor_32-dataflow" {  } { { "nor32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/nor32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348100 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32 " "Found entity 1: nor_32" {  } { { "nor32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/nor32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2-1_nbit_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2-1_nbit_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1_struct-structure " "Found design unit 1: mux_2_1_struct-structure" {  } { { "mux2-1_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1_Nbit_structural.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348147 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_struct " "Found entity 1: mux_2_1_struct" {  } { { "mux2-1_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1_Nbit_structural.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2-1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2-1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1_struct_single-structure " "Found design unit 1: mux_2_1_struct_single-structure" {  } { { "mux2-1.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348210 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_struct_single " "Found entity 1: mux_2_1_struct_single" {  } { { "mux2-1.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to1-dataflow " "Found design unit 1: mux_32to1-dataflow" {  } { { "mux_32to1.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux_32to1.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348272 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "mux_32to1.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux_32to1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_7to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_7to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_7to1-dataflow " "Found design unit 1: mux_7to1-dataflow" {  } { { "mux_7to1.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux_7to1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348335 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_7to1 " "Found entity 1: mux_7to1" {  } { { "mux_7to1.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux_7to1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "mem.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348397 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv-dataflow " "Found design unit 1: inv-dataflow" {  } { { "inv.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/inv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348460 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv " "Found entity 1: inv" {  } { { "inv.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/inv.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nbit_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_nbit_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_struct_nbit-structure " "Found design unit 1: full_adder_struct_nbit-structure" {  } { { "full_adder_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/full_adder_Nbit_structural.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348522 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_struct_nbit " "Found entity 1: full_adder_struct_nbit" {  } { { "full_adder_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/full_adder_Nbit_structural.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16to32-dataflow " "Found design unit 1: extender16to32-dataflow" {  } { { "extender16to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/extender16to32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348585 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16to32 " "Found entity 1: extender16to32" {  } { { "extender16to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/extender16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_MS-mixed " "Found design unit 1: dff_MS-mixed" {  } { { "dff.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/dff.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348647 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_MS " "Found entity 1: dff_MS" {  } { { "dff.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/dff.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5to32-dataflow " "Found design unit 1: decoder_5to32-dataflow" {  } { { "decoder_5to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/decoder_5to32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348694 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "decoder_5to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/decoder_5to32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structure " "Found design unit 1: barrel_shifter-structure" {  } { { "barrel_shift.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/barrel_shift.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348757 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shift.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/barrel_shift.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32-dataflow " "Found design unit 1: and_32-dataflow" {  } { { "and32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/and32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348819 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/and32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2_MS-dataflow " "Found design unit 1: and2_MS-dataflow" {  } { { "and2.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/and2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348897 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2_MS " "Found entity 1: and2_MS" {  } { { "and2.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/and2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-structure " "Found design unit 1: alu32-structure" {  } { { "alu32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314348944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314348944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_datapath-structure " "Found design unit 1: alu_datapath-structure" {  } { { "alu_datapath.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu_datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314349007 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_datapath " "Found entity 1: alu_datapath" {  } { { "alu_datapath.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu_datapath.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314349007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314349007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_nbit_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub_nbit_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_struct_nbit-structure " "Found design unit 1: addsub_struct_nbit-structure" {  } { { "addsub_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/addsub_Nbit_structural.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314349069 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub_struct_nbit " "Found entity 1: addsub_struct_nbit" {  } { { "addsub_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/addsub_Nbit_structural.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519314349069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314349069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_datapath " "Elaborating entity \"alu_datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519314349101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file_32bit " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file_32bit\"" {  } { { "alu_datapath.vhd" "reg_file_32bit" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu_datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 register_file:reg_file_32bit\|decoder_5to32:decode_WR " "Elaborating entity \"decoder_5to32\" for hierarchy \"register_file:reg_file_32bit\|decoder_5to32:decode_WR\"" {  } { { "register_file.vhd" "decode_WR" { Text "U:/cpre_381/cpre381_project/part1/part1_4/register_file.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nbit register_file:reg_file_32bit\|register_nbit:\\generate_registers:1:register_32bit " "Elaborating entity \"register_nbit\" for hierarchy \"register_file:reg_file_32bit\|register_nbit:\\generate_registers:1:register_32bit\"" {  } { { "register_file.vhd" "\\generate_registers:1:register_32bit" { Text "U:/cpre_381/cpre381_project/part1/part1_4/register_file.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_MS register_file:reg_file_32bit\|register_nbit:\\generate_registers:1:register_32bit\|dff_MS:\\GENFOR:0:flip_flop " "Elaborating entity \"dff_MS\" for hierarchy \"register_file:reg_file_32bit\|register_nbit:\\generate_registers:1:register_32bit\|dff_MS:\\GENFOR:0:flip_flop\"" {  } { { "register_Nbit.vhd" "\\GENFOR:0:flip_flop" { Text "U:/cpre_381/cpre381_project/part1/part1_4/register_Nbit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 register_file:reg_file_32bit\|mux_32to1:mux_RD1 " "Elaborating entity \"mux_32to1\" for hierarchy \"register_file:reg_file_32bit\|mux_32to1:mux_RD1\"" {  } { { "register_file.vhd" "mux_RD1" { Text "U:/cpre_381/cpre381_project/part1/part1_4/register_file.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16to32 extender16to32:extend " "Elaborating entity \"extender16to32\" for hierarchy \"extender16to32:extend\"" {  } { { "alu_datapath.vhd" "extend" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu_datapath.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_struct mux_2_1_struct:imm_or_reg " "Elaborating entity \"mux_2_1_struct\" for hierarchy \"mux_2_1_struct:imm_or_reg\"" {  } { { "alu_datapath.vhd" "imm_or_reg" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu_datapath.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349866 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not not_sel " "LMF mapping record INV -> not is missing the \"not_sel\" port mapping(s) for node \"not_sel\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314349866 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314349866 ""}  } { { "mux2-1_Nbit_structural.vhd" "not_sel" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1_Nbit_structural.vhd" 44 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv mux_2_1_struct:imm_or_reg\|inv:not_sel " "Elaborating entity \"inv\" for hierarchy \"mux_2_1_struct:imm_or_reg\|inv:not_sel\"" {  } { { "mux2-1_Nbit_structural.vhd" "not_sel" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1_Nbit_structural.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314349958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2_MS mux_2_1_struct:imm_or_reg\|and2_MS:\\GENFOR:0:and_sel_y " "Elaborating entity \"and2_MS\" for hierarchy \"mux_2_1_struct:imm_or_reg\|and2_MS:\\GENFOR:0:and_sel_y\"" {  } { { "mux2-1_Nbit_structural.vhd" "\\GENFOR:0:and_sel_y" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1_Nbit_structural.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2_MS mux_2_1_struct:imm_or_reg\|or2_MS:\\GENFOR:0:or_xysel " "Elaborating entity \"or2_MS\" for hierarchy \"mux_2_1_struct:imm_or_reg\|or2_MS:\\GENFOR:0:or_xysel\"" {  } { { "mux2-1_Nbit_structural.vhd" "\\GENFOR:0:or_xysel" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1_Nbit_structural.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu32:ALU " "Elaborating entity \"alu32\" for hierarchy \"alu32:ALU\"" {  } { { "alu_datapath.vhd" "ALU" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu_datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 alu32:ALU\|and_32:AND_OP " "Elaborating entity \"and_32\" for hierarchy \"alu32:ALU\|and_32:AND_OP\"" {  } { { "alu32.vhd" "AND_OP" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 alu32:ALU\|or_32:OR_OP " "Elaborating entity \"or_32\" for hierarchy \"alu32:ALU\|or_32:OR_OP\"" {  } { { "alu32.vhd" "OR_OP" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_struct_nbit alu32:ALU\|addsub_struct_nbit:ARITH_OP " "Elaborating entity \"addsub_struct_nbit\" for hierarchy \"alu32:ALU\|addsub_struct_nbit:ARITH_OP\"" {  } { { "alu32.vhd" "ARITH_OP" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp_structural alu32:ALU\|addsub_struct_nbit:ARITH_OP\|ones_comp_structural:inv_a " "Elaborating entity \"ones_comp_structural\" for hierarchy \"alu32:ALU\|addsub_struct_nbit:ARITH_OP\|ones_comp_structural:inv_a\"" {  } { { "addsub_Nbit_structural.vhd" "inv_a" { Text "U:/cpre_381/cpre381_project/part1/part1_4/addsub_Nbit_structural.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:0:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:0:inv_i\" port mapping(s) for node \"\\GENFOR:0:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:0:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:1:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:1:inv_i\" port mapping(s) for node \"\\GENFOR:1:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:1:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:2:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:2:inv_i\" port mapping(s) for node \"\\GENFOR:2:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:2:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:3:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:3:inv_i\" port mapping(s) for node \"\\GENFOR:3:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:3:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:4:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:4:inv_i\" port mapping(s) for node \"\\GENFOR:4:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:4:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:5:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:5:inv_i\" port mapping(s) for node \"\\GENFOR:5:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:5:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:6:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:6:inv_i\" port mapping(s) for node \"\\GENFOR:6:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:6:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:7:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:7:inv_i\" port mapping(s) for node \"\\GENFOR:7:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:7:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:8:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:8:inv_i\" port mapping(s) for node \"\\GENFOR:8:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:8:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:9:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:9:inv_i\" port mapping(s) for node \"\\GENFOR:9:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:9:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:10:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:10:inv_i\" port mapping(s) for node \"\\GENFOR:10:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:10:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:11:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:11:inv_i\" port mapping(s) for node \"\\GENFOR:11:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:11:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:12:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:12:inv_i\" port mapping(s) for node \"\\GENFOR:12:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:12:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:13:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:13:inv_i\" port mapping(s) for node \"\\GENFOR:13:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350474 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:13:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350474 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:14:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:14:inv_i\" port mapping(s) for node \"\\GENFOR:14:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:14:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:15:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:15:inv_i\" port mapping(s) for node \"\\GENFOR:15:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:15:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:16:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:16:inv_i\" port mapping(s) for node \"\\GENFOR:16:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:16:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:17:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:17:inv_i\" port mapping(s) for node \"\\GENFOR:17:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:17:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:18:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:18:inv_i\" port mapping(s) for node \"\\GENFOR:18:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:18:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:19:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:19:inv_i\" port mapping(s) for node \"\\GENFOR:19:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:19:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:20:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:20:inv_i\" port mapping(s) for node \"\\GENFOR:20:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:20:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:21:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:21:inv_i\" port mapping(s) for node \"\\GENFOR:21:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:21:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:22:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:22:inv_i\" port mapping(s) for node \"\\GENFOR:22:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:22:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:23:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:23:inv_i\" port mapping(s) for node \"\\GENFOR:23:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:23:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:24:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:24:inv_i\" port mapping(s) for node \"\\GENFOR:24:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:24:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:25:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:25:inv_i\" port mapping(s) for node \"\\GENFOR:25:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:25:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:26:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:26:inv_i\" port mapping(s) for node \"\\GENFOR:26:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:26:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:27:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:27:inv_i\" port mapping(s) for node \"\\GENFOR:27:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:27:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:28:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:28:inv_i\" port mapping(s) for node \"\\GENFOR:28:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:28:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:29:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:29:inv_i\" port mapping(s) for node \"\\GENFOR:29:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:29:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:30:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:30:inv_i\" port mapping(s) for node \"\\GENFOR:30:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:30:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\GENFOR:31:inv_i " "LMF mapping record INV -> not is missing the \"\\GENFOR:31:inv_i\" port mapping(s) for node \"\\GENFOR:31:inv_i\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314350490 ""}  } { { "ones_complement_structural.vhd" "\\GENFOR:31:inv_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/ones_complement_structural.vhd" 33 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_struct_nbit alu32:ALU\|addsub_struct_nbit:ARITH_OP\|full_adder_struct_nbit:adder " "Elaborating entity \"full_adder_struct_nbit\" for hierarchy \"alu32:ALU\|addsub_struct_nbit:ARITH_OP\|full_adder_struct_nbit:adder\"" {  } { { "addsub_Nbit_structural.vhd" "adder" { Text "U:/cpre_381/cpre381_project/part1/part1_4/addsub_Nbit_structural.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2_MS alu32:ALU\|addsub_struct_nbit:ARITH_OP\|full_adder_struct_nbit:adder\|xor2_MS:\\GENFOR:0:ab_xor " "Elaborating entity \"xor2_MS\" for hierarchy \"alu32:ALU\|addsub_struct_nbit:ARITH_OP\|full_adder_struct_nbit:adder\|xor2_MS:\\GENFOR:0:ab_xor\"" {  } { { "full_adder_Nbit_structural.vhd" "\\GENFOR:0:ab_xor" { Text "U:/cpre_381/cpre381_project/part1/part1_4/full_adder_Nbit_structural.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovf_detect alu32:ALU\|ovf_detect:OVF_FLAG " "Elaborating entity \"ovf_detect\" for hierarchy \"alu32:ALU\|ovf_detect:OVF_FLAG\"" {  } { { "alu32.vhd" "OVF_FLAG" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt32 alu32:ALU\|slt32:SLT_OP " "Elaborating entity \"slt32\" for hierarchy \"alu32:ALU\|slt32:SLT_OP\"" {  } { { "alu32.vhd" "SLT_OP" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350818 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[0\] slt32.vhd(24) " "Inferred latch for \"o_F\[0\]\" at slt32.vhd(24)" {  } { { "slt32.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/slt32.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314350818 "|alu_datapath|alu32:ALU|slt32:SLT_OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter alu32:ALU\|barrel_shifter:SHIFT_OP " "Elaborating entity \"barrel_shifter\" for hierarchy \"alu32:ALU\|barrel_shifter:SHIFT_OP\"" {  } { { "alu32.vhd" "SHIFT_OP" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_order alu32:ALU\|barrel_shifter:SHIFT_OP\|reverse_order:REVERSE " "Elaborating entity \"reverse_order\" for hierarchy \"alu32:ALU\|barrel_shifter:SHIFT_OP\|reverse_order:REVERSE\"" {  } { { "barrel_shift.vhd" "REVERSE" { Text "U:/cpre_381/cpre381_project/part1/part1_4/barrel_shift.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314350974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_struct_single alu32:ALU\|barrel_shifter:SHIFT_OP\|mux_2_1_struct_single:\\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i " "Elaborating entity \"mux_2_1_struct_single\" for hierarchy \"alu32:ALU\|barrel_shifter:SHIFT_OP\|mux_2_1_struct_single:\\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i\"" {  } { { "barrel_shift.vhd" "\\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i" { Text "U:/cpre_381/cpre381_project/part1/part1_4/barrel_shift.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314351068 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not not_sel " "LMF mapping record INV -> not is missing the \"not_sel\" port mapping(s) for node \"not_sel\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314351068 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314351068 ""}  } { { "mux2-1.vhd" "not_sel" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mux2-1.vhd" 42 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314351068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32 alu32:ALU\|nor_32:NOR_OP " "Elaborating entity \"nor_32\" for hierarchy \"alu32:ALU\|nor_32:NOR_OP\"" {  } { { "alu32.vhd" "NOR_OP" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314351318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32 alu32:ALU\|xor_32:XOR_OP " "Elaborating entity \"xor_32\" for hierarchy \"alu32:ALU\|xor_32:XOR_OP\"" {  } { { "alu32.vhd" "XOR_OP" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314351380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7to1 alu32:ALU\|mux_7to1:SELECT_OPERATION " "Elaborating entity \"mux_7to1\" for hierarchy \"alu32:ALU\|mux_7to1:SELECT_OPERATION\"" {  } { { "alu32.vhd" "SELECT_OPERATION" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314351459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_detect alu32:ALU\|zero_detect:ZERO_FLAG " "Elaborating entity \"zero_detect\" for hierarchy \"alu32:ALU\|zero_detect:ZERO_FLAG\"" {  } { { "alu32.vhd" "ZERO_FLAG" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu32.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314351537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:memory_unit " "Elaborating entity \"mem\" for hierarchy \"mem:memory_unit\"" {  } { { "alu_datapath.vhd" "memory_unit" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu_datapath.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314351599 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:memory_unit\|ram " "RAM logic \"mem:memory_unit\|ram\" is uninferred due to asynchronous read logic" {  } { { "mem.vhd" "ram" { Text "U:/cpre_381/cpre381_project/part1/part1_4/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1519314353132 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1519314353132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519314434057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519314453381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519314453381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RegWrite_En " "No output dependent on input pin \"i_RegWrite_En\"" {  } { { "alu_datapath.vhd" "" { Text "U:/cpre_381/cpre381_project/part1/part1_4/alu_datapath.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519314456424 "|alu_datapath|i_RegWrite_En"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519314456424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58552 " "Implemented 58552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519314456424 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519314456424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58509 " "Implemented 58509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519314456424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519314456424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519314456642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 09:47:36 2018 " "Processing ended: Thu Feb 22 09:47:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519314456642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519314456642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519314456642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519314456642 ""}
