// Seed: 3959757044
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri  id_2
);
  wire id_4, id_5;
  tri1 id_6 = (1);
  tri1 id_8;
  assign module_1.id_0 = 0;
  wire id_9;
  assign id_8 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7
  );
  wire id_10;
  wire id_11;
  assign id_9 = 1 < id_3;
endmodule
