# Reading D:/SoftwareDownload/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do FullALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/SoftwareDownload/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 11:21:38 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:21:38 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v 
# -- Compiling module RCA_8bit_pro
# 
# Top level modules:
# 	RCA_8bit_pro
# End time: 11:21:38 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/CSA_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/CSA_32bit.v 
# -- Compiling module CSA_32bit
# 
# Top level modules:
# 	CSA_32bit
# End time: 11:21:38 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v 
# -- Compiling module RCA_8bit
# 
# Top level modules:
# 	RCA_8bit
# End time: 11:21:38 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/ADD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/ADD.v 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 11:21:38 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/SUB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/SUB.v 
# -- Compiling module SUB
# 
# Top level modules:
# 	SUB
# End time: 11:21:38 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/SLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/SLL.v 
# -- Compiling module SLL
# 
# Top level modules:
# 	SLL
# End time: 11:21:38 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/SRA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:38 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/SRA.v 
# -- Compiling module SRA
# 
# Top level modules:
# 	SRA
# End time: 11:21:39 on Sep 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_AND.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:39 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_AND.v 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 11:21:39 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_OR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:39 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_OR.v 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 11:21:39 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/mux8_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:39 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/mux8_32bit.v 
# -- Compiling module mux8_32bit
# 
# Top level modules:
# 	mux8_32bit
# End time: 11:21:39 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU {D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:39 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke_HW/ECE_550D/Project_2_FullALU" D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 11:21:39 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 11:21:39 on Sep 25,2024
# Loading work.alu_tb
# Loading work.alu
# Loading work.ADD
# Loading work.CSA_32bit
# Loading work.RCA_8bit
# Loading work.full_adder
# Loading work.RCA_8bit_pro
# Loading work.SUB
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.SLL
# Loading work.SRA
# Loading work.mux8_32bit
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_add/add_32/adder1/RCA_1 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_add/add_32/adder1/RCA_0 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_add/add_32/adder2/RCA_1 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_add/add_32/adder2/RCA_0 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_add/add_32/adder3/RCA_1 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_add/add_32/adder3/RCA_0 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_sub/sub_32/adder1/RCA_1 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_sub/sub_32/adder1/RCA_0 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_sub/sub_32/adder2/RCA_1 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_sub/sub_32/adder2/RCA_0 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_sub/sub_32/adder3/RCA_1 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# ** Warning: (vsim-3015) D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/_sub/sub_32/adder3/RCA_0 File: D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_tb.v(50)
#    Time: 2840 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_tb.v line 50
# End time: 11:27:59 on Sep 25,2024, Elapsed time: 0:06:20
# Errors: 0, Warnings: 12
