#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr  5 23:17:18 2020
# Process ID: 5052
# Current directory: C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1/top_level.vds
# Journal file: C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 847.055 ; gain = 233.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/new/top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_5Mhz' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-5052-Tony-PC/realtime/clk_5Mhz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_5Mhz' (1#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-5052-Tony-PC/realtime/clk_5Mhz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pulse_generator' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/new/pulse_generator2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pulse_generator' (2#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/new/pulse_generator2.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-5052-Tony-PC/realtime/counter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-5052-Tony-PC/realtime/counter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lab8_1_2' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_to_one_mux' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/2to1mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_to_one_mux' (4#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/2to1mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/comparator_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (5#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/comparator_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_circuitA_dataflow' [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab2_circuitA_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_circuitA_dataflow' (6#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab2_circuitA_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (7#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/Tony/Desktop/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (8#1) [C:/Users/Tony/Desktop/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab8_1_2' (9#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (10#1) [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/new/top_level.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 920.750 ; gain = 307.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 920.750 ; gain = 307.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 920.750 ; gain = 307.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 920.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_5Mhz/clk_5Mhz/clk_5Mhz_in_context.xdc] for cell 'CLK1'
Finished Parsing XDC File [c:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_5Mhz/clk_5Mhz/clk_5Mhz_in_context.xdc] for cell 'CLK1'
Parsing XDC File [c:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/ip/counter_1/counter/counter_in_context.xdc] for cell 'C1'
Finished Parsing XDC File [c:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/ip/counter_1/counter/counter_in_context.xdc] for cell 'C1'
Parsing XDC File [c:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/ip/counter_1/counter/counter_in_context.xdc] for cell 'C2'
Finished Parsing XDC File [c:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/ip/counter_1/counter/counter_in_context.xdc] for cell 'C2'
Parsing XDC File [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/constrs_1/imports/lab1_4_2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/constrs_1/imports/lab1_4_2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/constrs_1/imports/lab1_4_2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1017.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.855 ; gain = 404.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.855 ; gain = 404.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_5Mhz/clk_5Mhz/clk_5Mhz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_5Mhz/clk_5Mhz/clk_5Mhz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.855 ; gain = 404.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'lab8_1_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 | 00000000000000000000000000000000
                  iSTATE |                               10 | 00000000000000000000000000000001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'one-hot' in module 'lab8_1_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.855 ; gain = 404.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulse_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module two_to_one_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lab2_circuitA_dataflow 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
Module lab8_1_2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'SEG/an_reg[2]' (FDS) to 'SEG/an_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SEG/an_reg[3] )
WARNING: [Synth 8-3332] Sequential element (SEG/FSM_onehot_i_reg[1]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1017.855 ; gain = 404.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1017.855 ; gain = 404.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1069.832 ; gain = 456.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1070.840 ; gain = 457.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1070.840 ; gain = 457.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1070.840 ; gain = 457.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1070.840 ; gain = 457.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1070.840 ; gain = 457.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1070.840 ; gain = 457.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1070.840 ; gain = 457.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_5Mhz      |         1|
|2     |counter       |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_5Mhz   |     1|
|2     |counter    |     1|
|3     |counter__4 |     1|
|4     |CARRY4     |   121|
|5     |LUT1       |    67|
|6     |LUT2       |    37|
|7     |LUT3       |   194|
|8     |LUT4       |    75|
|9     |LUT5       |   111|
|10    |LUT6       |   279|
|11    |FDRE       |    48|
|12    |IBUF       |     1|
|13    |OBUF       |    11|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   956|
|2     |  PULSE            |pulse_generator        |   874|
|3     |  SEG              |lab8_1_2               |    27|
|4     |    nolabel_line37 |bcdto7segment_dataflow |     6|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1070.840 ; gain = 457.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1070.840 ; gain = 360.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1070.840 ; gain = 457.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1070.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.840 ; gain = 730.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tony/Desktop/lab8_2_1/lab8_2_1.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  5 23:17:52 2020...
