--
--	Conversion of Composite_Decoder.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Sep 21 23:21:57 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD_Data_Reg:clk\ : bit;
SIGNAL \LCD_Data_Reg:rst\ : bit;
SIGNAL Net_154 : bit;
SIGNAL \LCD_Data_Reg:control_out_0\ : bit;
SIGNAL Net_1 : bit;
SIGNAL \LCD_Data_Reg:control_out_1\ : bit;
SIGNAL Net_158 : bit;
SIGNAL \LCD_Data_Reg:control_out_2\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \LCD_Data_Reg:control_out_3\ : bit;
SIGNAL Net_5 : bit;
SIGNAL \LCD_Data_Reg:control_out_4\ : bit;
SIGNAL Net_6 : bit;
SIGNAL \LCD_Data_Reg:control_out_5\ : bit;
SIGNAL Net_7 : bit;
SIGNAL \LCD_Data_Reg:control_out_6\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \LCD_Data_Reg:control_out_7\ : bit;
SIGNAL \LCD_Data_Reg:control_7\ : bit;
SIGNAL \LCD_Data_Reg:control_6\ : bit;
SIGNAL \LCD_Data_Reg:control_5\ : bit;
SIGNAL \LCD_Data_Reg:control_4\ : bit;
SIGNAL \LCD_Data_Reg:control_3\ : bit;
SIGNAL \LCD_Data_Reg:control_2\ : bit;
SIGNAL \LCD_Data_Reg:control_1\ : bit;
SIGNAL \LCD_Data_Reg:control_0\ : bit;
SIGNAL tmpOE__LCD_7_net_0 : bit;
SIGNAL Net_146 : bit;
SIGNAL tmpFB_0__LCD_7_net_0 : bit;
SIGNAL tmpIO_0__LCD_7_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_7_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LCD_7_net_0 : bit;
SIGNAL tmpOE__LCD_6_net_0 : bit;
SIGNAL Net_147 : bit;
SIGNAL tmpFB_0__LCD_6_net_0 : bit;
SIGNAL tmpIO_0__LCD_6_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_6_net_0 : bit;
SIGNAL tmpOE__LCD_5_net_0 : bit;
SIGNAL Net_148 : bit;
SIGNAL tmpFB_0__LCD_5_net_0 : bit;
SIGNAL tmpIO_0__LCD_5_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_5_net_0 : bit;
SIGNAL tmpOE__LCD_4_net_0 : bit;
SIGNAL Net_149 : bit;
SIGNAL tmpFB_0__LCD_4_net_0 : bit;
SIGNAL tmpIO_0__LCD_4_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_4_net_0 : bit;
SIGNAL tmpOE__LCD_3_net_0 : bit;
SIGNAL Net_150 : bit;
SIGNAL tmpFB_0__LCD_3_net_0 : bit;
SIGNAL tmpIO_0__LCD_3_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_3_net_0 : bit;
SIGNAL tmpOE__LCD_2_net_0 : bit;
SIGNAL Net_151 : bit;
SIGNAL tmpFB_0__LCD_2_net_0 : bit;
SIGNAL tmpIO_0__LCD_2_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_2_net_0 : bit;
SIGNAL tmpOE__LCD_1_net_0 : bit;
SIGNAL Net_152 : bit;
SIGNAL tmpFB_0__LCD_1_net_0 : bit;
SIGNAL tmpIO_0__LCD_1_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_1_net_0 : bit;
SIGNAL tmpOE__LCD_0_net_0 : bit;
SIGNAL Net_153 : bit;
SIGNAL tmpFB_0__LCD_0_net_0 : bit;
SIGNAL tmpIO_0__LCD_0_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_0_net_0 : bit;
SIGNAL tmpOE__LCD_RST_net_0 : bit;
SIGNAL tmpFB_0__LCD_RST_net_0 : bit;
SIGNAL tmpIO_0__LCD_RST_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_RST_net_0 : bit;
SIGNAL tmpOE__LCD_CS_net_0 : bit;
SIGNAL tmpFB_0__LCD_CS_net_0 : bit;
SIGNAL tmpIO_0__LCD_CS_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_CS_net_0 : bit;
SIGNAL tmpOE__LCD_RS_net_0 : bit;
SIGNAL tmpFB_0__LCD_RS_net_0 : bit;
SIGNAL tmpIO_0__LCD_RS_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_RS_net_0 : bit;
SIGNAL \LCD_WR_REG:clk\ : bit;
SIGNAL \LCD_WR_REG:rst\ : bit;
SIGNAL Net_38 : bit;
SIGNAL \LCD_WR_REG:control_out_0\ : bit;
SIGNAL Net_31 : bit;
SIGNAL \LCD_WR_REG:control_out_1\ : bit;
SIGNAL Net_178 : bit;
SIGNAL \LCD_WR_REG:control_out_2\ : bit;
SIGNAL Net_640 : bit;
SIGNAL \LCD_WR_REG:control_out_3\ : bit;
SIGNAL Net_132 : bit;
SIGNAL \LCD_WR_REG:control_out_4\ : bit;
SIGNAL Net_133 : bit;
SIGNAL \LCD_WR_REG:control_out_5\ : bit;
SIGNAL Net_134 : bit;
SIGNAL \LCD_WR_REG:control_out_6\ : bit;
SIGNAL Net_135 : bit;
SIGNAL \LCD_WR_REG:control_out_7\ : bit;
SIGNAL \LCD_WR_REG:control_7\ : bit;
SIGNAL \LCD_WR_REG:control_6\ : bit;
SIGNAL \LCD_WR_REG:control_5\ : bit;
SIGNAL \LCD_WR_REG:control_4\ : bit;
SIGNAL \LCD_WR_REG:control_3\ : bit;
SIGNAL \LCD_WR_REG:control_2\ : bit;
SIGNAL \LCD_WR_REG:control_1\ : bit;
SIGNAL \LCD_WR_REG:control_0\ : bit;
SIGNAL tmpOE__LCD_RD_net_0 : bit;
SIGNAL tmpFB_0__LCD_RD_net_0 : bit;
SIGNAL tmpIO_0__LCD_RD_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_RD_net_0 : bit;
SIGNAL Net_895 : bit;
SIGNAL \FreqDiv_1:not_last_reset\ : bit;
SIGNAL Net_896 : bit;
SIGNAL Net_924 : bit;
SIGNAL \FreqDiv_1:count_3\ : bit;
SIGNAL \FreqDiv_1:count_2\ : bit;
SIGNAL \FreqDiv_1:count_1\ : bit;
SIGNAL \FreqDiv_1:count_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_1:MODIN1_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_1:MODIN1_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_1:MODIN1_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_1:MODIN1_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL Net_2788 : bit;
SIGNAL Net_3681 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1581 : bit;
SIGNAL Net_1576 : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL Net_3871 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_985 : bit;
SIGNAL Net_129 : bit;
SIGNAL tmpOE__LCD_WR_net_0 : bit;
SIGNAL tmpFB_0__LCD_WR_net_0 : bit;
SIGNAL tmpIO_0__LCD_WR_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_WR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_WR_net_0 : bit;
SIGNAL Net_643 : bit;
SIGNAL \FreqDiv_2:not_last_reset\ : bit;
SIGNAL Net_1133 : bit;
SIGNAL \FreqDiv_2:count_0\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:b_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_2:MODIN3_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL Net_1585 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL Net_281 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL Net_155 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Net_88 : bit;
SIGNAL Net_173 : bit;
SIGNAL tmpOE__Pin_7_net_0 : bit;
SIGNAL Net_2013 : bit;
SIGNAL tmpFB_0__Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_net_0 : bit;
SIGNAL tmpOE__Pin_6_net_0 : bit;
SIGNAL tmpFB_0__Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_6_net_0 : bit;
SIGNAL tmpOE__Pin_5_net_0 : bit;
SIGNAL tmpFB_0__Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5_net_0 : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL \ShiftReg_1:Net_350\ : bit;
SIGNAL \ShiftReg_1:Net_2\ : bit;
SIGNAL \ShiftReg_1:Net_1\ : bit;
SIGNAL \ShiftReg_1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_1:bSR:control_0\ : bit;
SIGNAL \ShiftReg_1:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_1:bSR:control_1\ : bit;
SIGNAL \ShiftReg_1:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_1:bSR:control_7\ : bit;
SIGNAL \ShiftReg_1:bSR:control_6\ : bit;
SIGNAL \ShiftReg_1:bSR:control_5\ : bit;
SIGNAL \ShiftReg_1:bSR:control_4\ : bit;
SIGNAL \ShiftReg_1:bSR:control_3\ : bit;
SIGNAL \ShiftReg_1:bSR:control_2\ : bit;
SIGNAL \ShiftReg_1:bSR:status_2\ : bit;
SIGNAL \ShiftReg_1:bSR:status_0\ : bit;
SIGNAL \ShiftReg_1:bSR:final_load\ : bit;
SIGNAL \ShiftReg_1:bSR:status_1\ : bit;
SIGNAL \ShiftReg_1:bSR:status_3\ : bit;
SIGNAL \ShiftReg_1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_1:bSR:status_4\ : bit;
SIGNAL \ShiftReg_1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_1:bSR:status_5\ : bit;
SIGNAL \ShiftReg_1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_1:bSR:status_6\ : bit;
SIGNAL \ShiftReg_1:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_282 : bit;
SIGNAL \ShiftReg_1:bSR:load_reg\ : bit;
SIGNAL \ShiftReg_1:bSR:f0_blk_stat_8\ : bit;
SIGNAL \ShiftReg_1:bSR:f0_bus_stat_8\ : bit;
SIGNAL \ShiftReg_1:bSR:f1_blk_stat_8\ : bit;
SIGNAL \ShiftReg_1:bSR:f1_bus_stat_8\ : bit;
SIGNAL \ShiftReg_1:bSR:store\ : bit;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:so_8\ : bit;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ShiftReg_1:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_1:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_278 : bit;
SIGNAL \PulseConvert_1:out_pulse\ : bit;
SIGNAL Net_1586 : bit;
SIGNAL \PulseConvert_1:in_sample\ : bit;
SIGNAL \PulseConvert_1:out_sample\ : bit;
SIGNAL Net_1587 : bit;
SIGNAL \Trigger_Reference:Net_83\ : bit;
SIGNAL \Trigger_Reference:Net_81\ : bit;
SIGNAL \Trigger_Reference:Net_82\ : bit;
TERMINAL Net_247 : bit;
TERMINAL \Trigger_Reference:Net_77\ : bit;
SIGNAL tmpOE__Composite_Pin_net_0 : bit;
SIGNAL tmpFB_0__Composite_Pin_net_0 : bit;
TERMINAL Net_245 : bit;
SIGNAL tmpIO_0__Composite_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Composite_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Composite_Pin_net_0 : bit;
SIGNAL \Trigger_Comp:clock\ : bit;
SIGNAL \Trigger_Comp:Net_1\ : bit;
SIGNAL Net_246 : bit;
SIGNAL \Trigger_Comp:Net_9\ : bit;
SIGNAL Net_1596 : bit;
SIGNAL Net_1597_7 : bit;
SIGNAL Net_1597_6 : bit;
SIGNAL Net_1597_5 : bit;
SIGNAL Net_1597_4 : bit;
SIGNAL Net_1597_3 : bit;
SIGNAL Net_1597_2 : bit;
SIGNAL Net_1597_1 : bit;
SIGNAL Net_1597_0 : bit;
SIGNAL Net_269_7 : bit;
SIGNAL Net_322 : bit;
SIGNAL Vblank_Signal : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL Net_269_6 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL Net_269_5 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL Net_269_4 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL Net_269_3 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL Net_269_2 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL Net_269_1 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL Net_269_0 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:b_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_2:MODIN4_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_2:MODIN4_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_2:MODIN4_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_2:MODIN4_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_2:MODIN4_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_2:MODIN4_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_2:MODIN4_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_2:MODIN4_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_261 : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL Net_1598_7 : bit;
SIGNAL Net_1598_6 : bit;
SIGNAL Net_1598_5 : bit;
SIGNAL Net_1598_4 : bit;
SIGNAL Net_1598_3 : bit;
SIGNAL Net_1598_2 : bit;
SIGNAL Net_1598_1 : bit;
SIGNAL Net_1598_0 : bit;
SIGNAL Net_1599 : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_264 : bit;
SIGNAL tmpOE__Pin_8_net_0 : bit;
SIGNAL tmpFB_0__Pin_8_net_0 : bit;
SIGNAL tmpIO_0__Pin_8_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_8_net_0 : bit;
SIGNAL Net_374 : bit;
SIGNAL Net_255_7 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL Net_255_6 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL Net_255_5 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL Net_255_4 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL Net_255_3 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL Net_255_2 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL Net_255_1 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL Net_255_0 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:b_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_1:MODIN5_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_1:MODIN5_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_1:MODIN5_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_1:MODIN5_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_1:MODIN5_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_1:MODIN5_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_1:MODIN5_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_1:MODIN5_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL Net_1658_9 : bit;
SIGNAL Net_1649 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL Net_1658_8 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL Net_1658_7 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL Net_1658_6 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL Net_1658_5 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL Net_1658_4 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL Net_1658_3 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL Net_1658_2 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL Net_1658_1 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL Net_1658_0 : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_31\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_30\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_29\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_28\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_27\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_26\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_25\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_24\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_23\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_22\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_21\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_20\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_19\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_18\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_17\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_16\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_15\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_14\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_13\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_12\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_11\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_10\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_9\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_8\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_7\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_6\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_5\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_4\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_3\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_2\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_1\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:b_0\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_4:MODIN6_9\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_4:MODIN6_8\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_4:MODIN6_7\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_4:MODIN6_6\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_4:MODIN6_5\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_4:MODIN6_4\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_4:MODIN6_3\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_4:MODIN6_2\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_4:MODIN6_1\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_4:MODIN6_0\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_4:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1659 : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL Net_1660_9 : bit;
SIGNAL Net_1660_8 : bit;
SIGNAL Net_1660_7 : bit;
SIGNAL Net_1660_6 : bit;
SIGNAL Net_1660_5 : bit;
SIGNAL Net_1660_4 : bit;
SIGNAL Net_1660_3 : bit;
SIGNAL Net_1660_2 : bit;
SIGNAL Net_1660_1 : bit;
SIGNAL Net_1660_0 : bit;
SIGNAL tmpOE__Pin_9_net_0 : bit;
SIGNAL Net_4836 : bit;
SIGNAL tmpFB_0__Pin_9_net_0 : bit;
SIGNAL tmpIO_0__Pin_9_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_9_net_0 : bit;
SIGNAL Net_4582 : bit;
SIGNAL Net_1765 : bit;
SIGNAL Net_3014 : bit;
SIGNAL Net_477_9 : bit;
SIGNAL Net_3067 : bit;
SIGNAL Net_1698 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_9\ : bit;
SIGNAL Net_477_8 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_8\ : bit;
SIGNAL Net_477_7 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_7\ : bit;
SIGNAL Net_477_6 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_6\ : bit;
SIGNAL Net_477_5 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_5\ : bit;
SIGNAL Net_477_4 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_4\ : bit;
SIGNAL Net_477_3 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_3\ : bit;
SIGNAL Net_477_2 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_2\ : bit;
SIGNAL Net_477_1 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_1\ : bit;
SIGNAL Net_477_0 : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_0\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_31\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_30\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_29\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_28\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_27\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_26\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_25\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_24\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_23\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_22\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_21\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_20\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_19\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_18\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_17\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_16\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_15\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_14\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_13\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_12\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_11\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_10\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_9\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_8\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_7\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_6\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_5\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_4\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_3\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_2\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_1\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:b_0\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_5:MODIN7_9\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_5:MODIN7_8\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_5:MODIN7_7\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_5:MODIN7_6\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_5:MODIN7_5\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_5:MODIN7_4\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_5:MODIN7_3\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_5:MODIN7_2\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_5:MODIN7_1\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_5:MODIN7_0\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_31\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_30\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_29\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_28\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_27\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_26\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_25\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_24\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_23\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_22\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_21\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_20\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_19\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_18\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_17\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_16\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_15\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_14\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_13\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_12\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_11\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_5:add_vi_vv_MODGEN_10_10\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1725 : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL Net_1700_9 : bit;
SIGNAL Net_1700_8 : bit;
SIGNAL Net_1700_7 : bit;
SIGNAL Net_1700_6 : bit;
SIGNAL Net_1700_5 : bit;
SIGNAL Net_1700_4 : bit;
SIGNAL Net_1700_3 : bit;
SIGNAL Net_1700_2 : bit;
SIGNAL Net_1700_1 : bit;
SIGNAL Net_1700_0 : bit;
SIGNAL Net_1727 : bit;
SIGNAL cy_srff_2 : bit;
SIGNAL Net_472 : bit;
SIGNAL Net_4958 : bit;
SIGNAL tmpOE__Pin_10_net_0 : bit;
SIGNAL tmpFB_0__Pin_10_net_0 : bit;
SIGNAL tmpIO_0__Pin_10_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_10_net_0 : bit;
SIGNAL Net_5020 : bit;
SIGNAL Net_1802 : bit;
ATTRIBUTE soft of Net_1802:SIGNAL IS '1';
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL Net_1801_9 : bit;
SIGNAL Net_1801_8 : bit;
SIGNAL Net_1801_7 : bit;
SIGNAL Net_1801_6 : bit;
SIGNAL Net_1801_5 : bit;
SIGNAL Net_1801_4 : bit;
SIGNAL Net_1801_3 : bit;
SIGNAL Net_1801_2 : bit;
SIGNAL Net_1801_1 : bit;
SIGNAL Net_1801_0 : bit;
SIGNAL Net_1804 : bit;
SIGNAL Net_436_9 : bit;
SIGNAL Net_2890 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_9\ : bit;
SIGNAL Net_436_8 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_8\ : bit;
SIGNAL Net_436_7 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_7\ : bit;
SIGNAL Net_436_6 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_6\ : bit;
SIGNAL Net_436_5 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_5\ : bit;
SIGNAL Net_436_4 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_4\ : bit;
SIGNAL Net_436_3 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_3\ : bit;
SIGNAL Net_436_2 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_2\ : bit;
SIGNAL Net_436_1 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_1\ : bit;
SIGNAL Net_436_0 : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_0\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_31\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_30\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_29\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_28\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_27\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_26\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_25\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_24\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_23\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_22\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_21\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_20\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_19\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_18\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_17\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_16\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_15\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_14\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_13\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_12\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_11\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_10\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_9\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_8\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_7\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_6\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_5\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_4\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_3\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_2\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_1\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:b_0\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_3:MODIN8_9\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_3:MODIN8_8\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_3:MODIN8_7\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_3:MODIN8_6\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_3:MODIN8_5\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_3:MODIN8_4\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_3:MODIN8_3\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_3:MODIN8_2\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_3:MODIN8_1\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_3:MODIN8_0\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_31\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_30\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_29\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_28\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_27\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_26\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_25\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_24\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_23\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_22\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_21\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_20\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_19\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_18\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_17\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_16\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_15\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_14\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_13\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_12\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_11\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_3:add_vi_vv_MODGEN_13_10\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3553 : bit;
SIGNAL Net_6153 : bit;
SIGNAL tmpOE__Pin_11_net_0 : bit;
SIGNAL tmpFB_0__Pin_11_net_0 : bit;
SIGNAL tmpIO_0__Pin_11_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_11_net_0 : bit;
SIGNAL tmpOE__Pin_12_net_0 : bit;
SIGNAL tmpFB_0__Pin_12_net_0 : bit;
SIGNAL tmpIO_0__Pin_12_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_12_net_0 : bit;
SIGNAL Net_4508 : bit;
SIGNAL Net_2776 : bit;
SIGNAL \Pixel_ShiftReg:Net_350\ : bit;
SIGNAL Net_3863 : bit;
SIGNAL \Pixel_ShiftReg:Net_1\ : bit;
SIGNAL \Pixel_ShiftReg:Net_2\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:control_0\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:control_1\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:clk_fin\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:control_7\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:control_6\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:control_5\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:control_4\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:control_3\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:control_2\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:status_2\ : bit;
SIGNAL Net_1950 : bit;
SIGNAL \Pixel_ShiftReg:bSR:status_0\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:final_load\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:status_1\ : bit;
SIGNAL Net_3330 : bit;
SIGNAL \Pixel_ShiftReg:bSR:status_3\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:status_4\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:status_5\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:status_6\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_4214 : bit;
SIGNAL \Pixel_ShiftReg:bSR:load_reg\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:f0_blk_stat_8\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:f0_bus_stat_8\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:f1_blk_stat_8\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:f1_bus_stat_8\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:so_8\ : bit;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_1951 : bit;
TERMINAL Net_3864 : bit;
SIGNAL \Comp_1:clock\ : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL \Comp_1:Net_9\ : bit;
SIGNAL Net_1955 : bit;
SIGNAL tmpOE__Pin_13_net_0 : bit;
SIGNAL tmpFB_0__Pin_13_net_0 : bit;
SIGNAL tmpIO_0__Pin_13_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_13_net_0 : bit;
SIGNAL Net_3390 : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL Net_3356_2 : bit;
SIGNAL Net_3356_1 : bit;
SIGNAL Net_3356_0 : bit;
SIGNAL tmpOE__Pin_14_net_0 : bit;
SIGNAL tmpFB_0__Pin_14_net_0 : bit;
SIGNAL tmpIO_0__Pin_14_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_14_net_0 : bit;
SIGNAL Net_3354_2 : bit;
SIGNAL Net_3358 : bit;
SIGNAL Net_3357 : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_2\ : bit;
SIGNAL Net_3354_1 : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_1\ : bit;
SIGNAL Net_3354_0 : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_0\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_31\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_30\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_29\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_28\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_27\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_26\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_25\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_24\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_23\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_22\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_21\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_20\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_19\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_18\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_17\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_16\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_15\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_14\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_13\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_12\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_11\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_10\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_9\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_8\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_7\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_6\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_5\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_4\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_3\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_2\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_1\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:b_0\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_6:MODIN9_2\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_6:MODIN9_1\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_6:MODIN9_0\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_31\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_30\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_29\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_28\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_27\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_26\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_25\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_24\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_23\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_22\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_21\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_20\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_19\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_18\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_17\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_16\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_15\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_14\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_13\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_12\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_11\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_10\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_9\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_8\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_7\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_6\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_5\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_4\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_6:add_vi_vv_MODGEN_15_3\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3137 : bit;
SIGNAL \Pixel_ShiftReg_1:Net_350\ : bit;
SIGNAL \Pixel_ShiftReg_1:Net_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:Net_2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:control_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:ctrl_f0_full\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:control_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:clk_fin\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:control_7\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:control_6\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:control_5\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:control_4\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:control_3\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:control_2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:status_2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:status_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:final_load\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:status_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:status_3\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:status_4\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:status_5\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:status_6\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_3063 : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:load_reg\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:reset\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:store\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:so_32_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:so_32_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:so_32_2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:so_32_3\ : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_3392 : bit;
SIGNAL cy_srff_3 : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
SIGNAL Net_6154 : bit;
SIGNAL Net_6179 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_6349 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_6355 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_6356 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_6351 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_6354 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN10_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN10_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN11_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN11_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN12_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN12_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_6350 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_19\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_20\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN13_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN13_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN13_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN13_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_14:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_14:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_14:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_14:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_14:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_14:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_14:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_14:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_14:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_14:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \MODULE_15:g1:a0:newa_7\ : bit;
SIGNAL MODIN14_7 : bit;
SIGNAL \MODULE_15:g1:a0:newa_6\ : bit;
SIGNAL MODIN14_6 : bit;
SIGNAL \MODULE_15:g1:a0:newa_5\ : bit;
SIGNAL MODIN14_5 : bit;
SIGNAL \MODULE_15:g1:a0:newa_4\ : bit;
SIGNAL MODIN14_4 : bit;
SIGNAL \MODULE_15:g1:a0:newa_3\ : bit;
SIGNAL MODIN14_3 : bit;
SIGNAL \MODULE_15:g1:a0:newa_2\ : bit;
SIGNAL MODIN14_2 : bit;
SIGNAL \MODULE_15:g1:a0:newa_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \MODULE_15:g1:a0:newb_7\ : bit;
SIGNAL MODIN15_7 : bit;
SIGNAL \MODULE_15:g1:a0:newb_6\ : bit;
SIGNAL MODIN15_6 : bit;
SIGNAL \MODULE_15:g1:a0:newb_5\ : bit;
SIGNAL MODIN15_5 : bit;
SIGNAL \MODULE_15:g1:a0:newb_4\ : bit;
SIGNAL MODIN15_4 : bit;
SIGNAL \MODULE_15:g1:a0:newb_3\ : bit;
SIGNAL MODIN15_3 : bit;
SIGNAL \MODULE_15:g1:a0:newb_2\ : bit;
SIGNAL MODIN15_2 : bit;
SIGNAL \MODULE_15:g1:a0:newb_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \MODULE_15:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:lte\:SIGNAL IS 2;
SIGNAL \MODULE_15:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:neq\:SIGNAL IS 2;
SIGNAL \MODULE_16:g1:a0:newa_7\ : bit;
SIGNAL MODIN16_7 : bit;
SIGNAL \MODULE_16:g1:a0:newa_6\ : bit;
SIGNAL MODIN16_6 : bit;
SIGNAL \MODULE_16:g1:a0:newa_5\ : bit;
SIGNAL MODIN16_5 : bit;
SIGNAL \MODULE_16:g1:a0:newa_4\ : bit;
SIGNAL MODIN16_4 : bit;
SIGNAL \MODULE_16:g1:a0:newa_3\ : bit;
SIGNAL MODIN16_3 : bit;
SIGNAL \MODULE_16:g1:a0:newa_2\ : bit;
SIGNAL MODIN16_2 : bit;
SIGNAL \MODULE_16:g1:a0:newa_1\ : bit;
SIGNAL MODIN16_1 : bit;
SIGNAL \MODULE_16:g1:a0:newa_0\ : bit;
SIGNAL MODIN16_0 : bit;
SIGNAL \MODULE_16:g1:a0:newb_7\ : bit;
SIGNAL MODIN17_7 : bit;
SIGNAL \MODULE_16:g1:a0:newb_6\ : bit;
SIGNAL MODIN17_6 : bit;
SIGNAL \MODULE_16:g1:a0:newb_5\ : bit;
SIGNAL MODIN17_5 : bit;
SIGNAL \MODULE_16:g1:a0:newb_4\ : bit;
SIGNAL MODIN17_4 : bit;
SIGNAL \MODULE_16:g1:a0:newb_3\ : bit;
SIGNAL MODIN17_3 : bit;
SIGNAL \MODULE_16:g1:a0:newb_2\ : bit;
SIGNAL MODIN17_2 : bit;
SIGNAL \MODULE_16:g1:a0:newb_1\ : bit;
SIGNAL MODIN17_1 : bit;
SIGNAL \MODULE_16:g1:a0:newb_0\ : bit;
SIGNAL MODIN17_0 : bit;
SIGNAL \MODULE_16:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_16:g1:a0:xeq\ : bit;
SIGNAL \MODULE_16:g1:a0:xneq\ : bit;
SIGNAL \MODULE_16:g1:a0:xlt\ : bit;
SIGNAL \MODULE_16:g1:a0:xlte\ : bit;
SIGNAL \MODULE_16:g1:a0:xgt\ : bit;
SIGNAL \MODULE_16:g1:a0:xgte\ : bit;
SIGNAL \MODULE_16:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:lt\:SIGNAL IS 2;
SIGNAL \MODULE_16:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:eq\:SIGNAL IS 2;
SIGNAL \MODULE_16:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:gte\:SIGNAL IS 2;
SIGNAL \MODULE_16:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:lte\:SIGNAL IS 2;
SIGNAL \MODULE_16:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:neq\:SIGNAL IS 2;
SIGNAL \MODULE_17:g1:a0:newa_9\ : bit;
SIGNAL MODIN18_9 : bit;
SIGNAL \MODULE_17:g1:a0:newa_8\ : bit;
SIGNAL MODIN18_8 : bit;
SIGNAL \MODULE_17:g1:a0:newa_7\ : bit;
SIGNAL MODIN18_7 : bit;
SIGNAL \MODULE_17:g1:a0:newa_6\ : bit;
SIGNAL MODIN18_6 : bit;
SIGNAL \MODULE_17:g1:a0:newa_5\ : bit;
SIGNAL MODIN18_5 : bit;
SIGNAL \MODULE_17:g1:a0:newa_4\ : bit;
SIGNAL MODIN18_4 : bit;
SIGNAL \MODULE_17:g1:a0:newa_3\ : bit;
SIGNAL MODIN18_3 : bit;
SIGNAL \MODULE_17:g1:a0:newa_2\ : bit;
SIGNAL MODIN18_2 : bit;
SIGNAL \MODULE_17:g1:a0:newa_1\ : bit;
SIGNAL MODIN18_1 : bit;
SIGNAL \MODULE_17:g1:a0:newa_0\ : bit;
SIGNAL MODIN18_0 : bit;
SIGNAL \MODULE_17:g1:a0:newb_9\ : bit;
SIGNAL MODIN19_9 : bit;
SIGNAL \MODULE_17:g1:a0:newb_8\ : bit;
SIGNAL MODIN19_8 : bit;
SIGNAL \MODULE_17:g1:a0:newb_7\ : bit;
SIGNAL MODIN19_7 : bit;
SIGNAL \MODULE_17:g1:a0:newb_6\ : bit;
SIGNAL MODIN19_6 : bit;
SIGNAL \MODULE_17:g1:a0:newb_5\ : bit;
SIGNAL MODIN19_5 : bit;
SIGNAL \MODULE_17:g1:a0:newb_4\ : bit;
SIGNAL MODIN19_4 : bit;
SIGNAL \MODULE_17:g1:a0:newb_3\ : bit;
SIGNAL MODIN19_3 : bit;
SIGNAL \MODULE_17:g1:a0:newb_2\ : bit;
SIGNAL MODIN19_2 : bit;
SIGNAL \MODULE_17:g1:a0:newb_1\ : bit;
SIGNAL MODIN19_1 : bit;
SIGNAL \MODULE_17:g1:a0:newb_0\ : bit;
SIGNAL MODIN19_0 : bit;
SIGNAL \MODULE_17:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_17:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_17:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_17:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_17:g1:a0:xeq\ : bit;
SIGNAL \MODULE_17:g1:a0:xneq\ : bit;
SIGNAL \MODULE_17:g1:a0:xlt\ : bit;
SIGNAL \MODULE_17:g1:a0:xlte\ : bit;
SIGNAL \MODULE_17:g1:a0:xgt\ : bit;
SIGNAL \MODULE_17:g1:a0:xgte\ : bit;
SIGNAL \MODULE_17:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_17:eq\:SIGNAL IS 2;
SIGNAL \MODULE_17:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_17:gt\:SIGNAL IS 2;
SIGNAL \MODULE_17:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_17:gte\:SIGNAL IS 2;
SIGNAL \MODULE_17:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_17:lte\:SIGNAL IS 2;
SIGNAL \MODULE_17:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_17:neq\:SIGNAL IS 2;
SIGNAL \MODULE_18:g1:a0:newa_9\ : bit;
SIGNAL MODIN20_9 : bit;
SIGNAL \MODULE_18:g1:a0:newa_8\ : bit;
SIGNAL MODIN20_8 : bit;
SIGNAL \MODULE_18:g1:a0:newa_7\ : bit;
SIGNAL MODIN20_7 : bit;
SIGNAL \MODULE_18:g1:a0:newa_6\ : bit;
SIGNAL MODIN20_6 : bit;
SIGNAL \MODULE_18:g1:a0:newa_5\ : bit;
SIGNAL MODIN20_5 : bit;
SIGNAL \MODULE_18:g1:a0:newa_4\ : bit;
SIGNAL MODIN20_4 : bit;
SIGNAL \MODULE_18:g1:a0:newa_3\ : bit;
SIGNAL MODIN20_3 : bit;
SIGNAL \MODULE_18:g1:a0:newa_2\ : bit;
SIGNAL MODIN20_2 : bit;
SIGNAL \MODULE_18:g1:a0:newa_1\ : bit;
SIGNAL MODIN20_1 : bit;
SIGNAL \MODULE_18:g1:a0:newa_0\ : bit;
SIGNAL MODIN20_0 : bit;
SIGNAL \MODULE_18:g1:a0:newb_9\ : bit;
SIGNAL MODIN21_9 : bit;
SIGNAL \MODULE_18:g1:a0:newb_8\ : bit;
SIGNAL MODIN21_8 : bit;
SIGNAL \MODULE_18:g1:a0:newb_7\ : bit;
SIGNAL MODIN21_7 : bit;
SIGNAL \MODULE_18:g1:a0:newb_6\ : bit;
SIGNAL MODIN21_6 : bit;
SIGNAL \MODULE_18:g1:a0:newb_5\ : bit;
SIGNAL MODIN21_5 : bit;
SIGNAL \MODULE_18:g1:a0:newb_4\ : bit;
SIGNAL MODIN21_4 : bit;
SIGNAL \MODULE_18:g1:a0:newb_3\ : bit;
SIGNAL MODIN21_3 : bit;
SIGNAL \MODULE_18:g1:a0:newb_2\ : bit;
SIGNAL MODIN21_2 : bit;
SIGNAL \MODULE_18:g1:a0:newb_1\ : bit;
SIGNAL MODIN21_1 : bit;
SIGNAL \MODULE_18:g1:a0:newb_0\ : bit;
SIGNAL MODIN21_0 : bit;
SIGNAL \MODULE_18:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_18:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_18:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_18:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_18:g1:a0:xeq\ : bit;
SIGNAL \MODULE_18:g1:a0:xneq\ : bit;
SIGNAL \MODULE_18:g1:a0:xlt\ : bit;
SIGNAL \MODULE_18:g1:a0:xlte\ : bit;
SIGNAL \MODULE_18:g1:a0:xgt\ : bit;
SIGNAL \MODULE_18:g1:a0:xgte\ : bit;
SIGNAL \MODULE_18:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_18:lt\:SIGNAL IS 2;
SIGNAL \MODULE_18:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_18:eq\:SIGNAL IS 2;
SIGNAL \MODULE_18:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_18:gt\:SIGNAL IS 2;
SIGNAL \MODULE_18:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_18:lte\:SIGNAL IS 2;
SIGNAL \MODULE_18:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_18:neq\:SIGNAL IS 2;
SIGNAL \MODULE_19:g1:a0:newa_9\ : bit;
SIGNAL MODIN22_9 : bit;
SIGNAL \MODULE_19:g1:a0:newa_8\ : bit;
SIGNAL MODIN22_8 : bit;
SIGNAL \MODULE_19:g1:a0:newa_7\ : bit;
SIGNAL MODIN22_7 : bit;
SIGNAL \MODULE_19:g1:a0:newa_6\ : bit;
SIGNAL MODIN22_6 : bit;
SIGNAL \MODULE_19:g1:a0:newa_5\ : bit;
SIGNAL MODIN22_5 : bit;
SIGNAL \MODULE_19:g1:a0:newa_4\ : bit;
SIGNAL MODIN22_4 : bit;
SIGNAL \MODULE_19:g1:a0:newa_3\ : bit;
SIGNAL MODIN22_3 : bit;
SIGNAL \MODULE_19:g1:a0:newa_2\ : bit;
SIGNAL MODIN22_2 : bit;
SIGNAL \MODULE_19:g1:a0:newa_1\ : bit;
SIGNAL MODIN22_1 : bit;
SIGNAL \MODULE_19:g1:a0:newa_0\ : bit;
SIGNAL MODIN22_0 : bit;
SIGNAL \MODULE_19:g1:a0:newb_9\ : bit;
SIGNAL MODIN23_9 : bit;
SIGNAL \MODULE_19:g1:a0:newb_8\ : bit;
SIGNAL MODIN23_8 : bit;
SIGNAL \MODULE_19:g1:a0:newb_7\ : bit;
SIGNAL MODIN23_7 : bit;
SIGNAL \MODULE_19:g1:a0:newb_6\ : bit;
SIGNAL MODIN23_6 : bit;
SIGNAL \MODULE_19:g1:a0:newb_5\ : bit;
SIGNAL MODIN23_5 : bit;
SIGNAL \MODULE_19:g1:a0:newb_4\ : bit;
SIGNAL MODIN23_4 : bit;
SIGNAL \MODULE_19:g1:a0:newb_3\ : bit;
SIGNAL MODIN23_3 : bit;
SIGNAL \MODULE_19:g1:a0:newb_2\ : bit;
SIGNAL MODIN23_2 : bit;
SIGNAL \MODULE_19:g1:a0:newb_1\ : bit;
SIGNAL MODIN23_1 : bit;
SIGNAL \MODULE_19:g1:a0:newb_0\ : bit;
SIGNAL MODIN23_0 : bit;
SIGNAL \MODULE_19:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_19:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_19:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_19:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_19:g1:a0:xeq\ : bit;
SIGNAL \MODULE_19:g1:a0:xneq\ : bit;
SIGNAL \MODULE_19:g1:a0:xlt\ : bit;
SIGNAL \MODULE_19:g1:a0:xlte\ : bit;
SIGNAL \MODULE_19:g1:a0:xgt\ : bit;
SIGNAL \MODULE_19:g1:a0:xgte\ : bit;
SIGNAL \MODULE_19:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_19:eq\:SIGNAL IS 2;
SIGNAL \MODULE_19:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_19:gt\:SIGNAL IS 2;
SIGNAL \MODULE_19:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_19:gte\:SIGNAL IS 2;
SIGNAL \MODULE_19:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_19:lte\:SIGNAL IS 2;
SIGNAL \MODULE_19:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_19:neq\:SIGNAL IS 2;
SIGNAL \MODULE_20:g1:a0:newa_2\ : bit;
SIGNAL MODIN24_2 : bit;
SIGNAL \MODULE_20:g1:a0:newa_1\ : bit;
SIGNAL MODIN24_1 : bit;
SIGNAL \MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL MODIN24_0 : bit;
SIGNAL \MODULE_20:g1:a0:newb_2\ : bit;
SIGNAL MODIN25_2 : bit;
SIGNAL \MODULE_20:g1:a0:newb_1\ : bit;
SIGNAL MODIN25_1 : bit;
SIGNAL \MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL MODIN25_0 : bit;
SIGNAL \MODULE_20:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_20:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_20:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_20:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_20:lte\:SIGNAL IS 2;
SIGNAL \MODULE_20:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_20:neq\:SIGNAL IS 2;
SIGNAL \FreqDiv_1:not_last_reset\\D\ : bit;
SIGNAL Net_924D : bit;
SIGNAL \FreqDiv_1:count_3\\D\ : bit;
SIGNAL \FreqDiv_1:count_2\\D\ : bit;
SIGNAL \FreqDiv_1:count_1\\D\ : bit;
SIGNAL \FreqDiv_1:count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \FreqDiv_2:not_last_reset\\D\ : bit;
SIGNAL Net_1133D : bit;
SIGNAL \FreqDiv_2:count_0\\D\ : bit;
SIGNAL \ShiftReg_1:bSR:load_reg\\D\ : bit;
SIGNAL \PulseConvert_1:out_pulse\\D\ : bit;
SIGNAL \PulseConvert_1:in_sample\\D\ : bit;
SIGNAL \PulseConvert_1:out_sample\\D\ : bit;
SIGNAL Net_269_7D : bit;
SIGNAL Net_269_6D : bit;
SIGNAL Net_269_5D : bit;
SIGNAL Net_269_4D : bit;
SIGNAL Net_269_3D : bit;
SIGNAL Net_269_2D : bit;
SIGNAL Net_269_1D : bit;
SIGNAL Net_269_0D : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL Net_255_7D : bit;
SIGNAL Net_255_6D : bit;
SIGNAL Net_255_5D : bit;
SIGNAL Net_255_4D : bit;
SIGNAL Net_255_3D : bit;
SIGNAL Net_255_2D : bit;
SIGNAL Net_255_1D : bit;
SIGNAL Net_255_0D : bit;
SIGNAL Net_1658_9D : bit;
SIGNAL Net_1658_8D : bit;
SIGNAL Net_1658_7D : bit;
SIGNAL Net_1658_6D : bit;
SIGNAL Net_1658_5D : bit;
SIGNAL Net_1658_4D : bit;
SIGNAL Net_1658_3D : bit;
SIGNAL Net_1658_2D : bit;
SIGNAL Net_1658_1D : bit;
SIGNAL Net_1658_0D : bit;
SIGNAL Net_477_9D : bit;
SIGNAL Net_477_8D : bit;
SIGNAL Net_477_7D : bit;
SIGNAL Net_477_6D : bit;
SIGNAL Net_477_5D : bit;
SIGNAL Net_477_4D : bit;
SIGNAL Net_477_3D : bit;
SIGNAL Net_477_2D : bit;
SIGNAL Net_477_1D : bit;
SIGNAL Net_477_0D : bit;
SIGNAL cy_srff_2D : bit;
SIGNAL Net_436_9D : bit;
SIGNAL Net_436_8D : bit;
SIGNAL Net_436_7D : bit;
SIGNAL Net_436_6D : bit;
SIGNAL Net_436_5D : bit;
SIGNAL Net_436_4D : bit;
SIGNAL Net_436_3D : bit;
SIGNAL Net_436_2D : bit;
SIGNAL Net_436_1D : bit;
SIGNAL Net_436_0D : bit;
SIGNAL \Pixel_ShiftReg:bSR:load_reg\\D\ : bit;
SIGNAL Net_3354_2D : bit;
SIGNAL Net_3354_1D : bit;
SIGNAL Net_3354_0D : bit;
SIGNAL \Pixel_ShiftReg_1:bSR:load_reg\\D\ : bit;
SIGNAL cy_srff_3D : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_6351D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LCD_7_net_0 <=  ('1') ;

Net_924D <= ((not \FreqDiv_1:count_2\ and not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_0\)
	OR (Net_924 and \FreqDiv_1:count_1\)
	OR (Net_924 and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_2\ and Net_924)
	OR (Net_924 and \FreqDiv_1:count_3\)
	OR not \FreqDiv_1:not_last_reset\);

\FreqDiv_1:count_3\\D\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_3\));

\FreqDiv_1:count_2\\D\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\));

\FreqDiv_1:count_1\\D\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_3\ and not \FreqDiv_1:count_1\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_1\));

\FreqDiv_1:count_0\\D\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:not_last_reset\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\));

\PWM_1:PWMUDB:runmode_enable\\D\ <= ((not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:control_7\ and \PWM_1:PWMUDB:runmode_enable\)
	OR (not \PWM_1:PWMUDB:trig_last\ and Net_924 and \PWM_1:PWMUDB:control_7\));

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:tc_i_reg\\D\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm1_i\ <= ((not \PWM_1:PWMUDB:cmp1_eq\ and not \PWM_1:PWMUDB:cmp1_less\ and \PWM_1:PWMUDB:runmode_enable\));

\PWM_1:PWMUDB:pwm2_i\ <= ((not \PWM_1:PWMUDB:cmp2_eq\ and not \PWM_1:PWMUDB:cmp2_less\ and \PWM_1:PWMUDB:runmode_enable\));

Net_129 <= ((Net_38 and Net_31)
	OR (not Net_38 and not Net_643)
	OR (not Net_38 and not Net_3681));

\FreqDiv_2:not_last_reset\\D\ <= (\FreqDiv_2:not_last_reset\
	OR Net_640);

Net_1133D <= ((not Net_640 and Net_1133)
	OR (Net_640 and \FreqDiv_2:count_0\)
	OR (not \FreqDiv_2:not_last_reset\ and Net_640));

\FreqDiv_2:count_0\\D\ <= ((not \FreqDiv_2:count_0\ and Net_640 and \FreqDiv_2:not_last_reset\)
	OR (not \FreqDiv_2:not_last_reset\ and \FreqDiv_2:count_0\)
	OR (not Net_640 and \FreqDiv_2:count_0\));

Net_895 <= (not Net_1133);

Net_985 <= (not Net_643
	OR not Net_3681);

Net_153 <= ((not Net_178 and Net_88)
	OR Net_154);

Net_152 <= ((not Net_178 and Net_88)
	OR Net_1);

Net_151 <= ((not Net_178 and Net_88)
	OR Net_158);

Net_150 <= ((not Net_178 and Net_88)
	OR Net_3);

Net_149 <= ((not Net_178 and Net_88)
	OR Net_5);

Net_148 <= ((not Net_178 and Net_88)
	OR Net_6);

Net_147 <= ((not Net_178 and Net_88)
	OR Net_7);

Net_146 <= ((not Net_178 and Net_88)
	OR Net_8);

Net_2013 <= ((not Net_1133 and Net_3681));

\ShiftReg_1:bSR:status_0\ <= ((not \ShiftReg_1:bSR:load_reg\ and Net_2788));

\PulseConvert_1:in_sample\\D\ <= ((not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR Net_278);

\PulseConvert_1:out_sample\\D\ <= ((not Net_1585 and not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR Net_278);

\PulseConvert_1:out_pulse\\D\ <= ((not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR (not \PulseConvert_1:out_sample\ and Net_278));

Net_1596 <= (not Net_246);

Net_269_7D <= ((not Net_269_7 and Vblank_Signal and Net_269_6 and Net_269_5 and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0)
	OR (not Net_269_0 and Net_269_7 and Vblank_Signal)
	OR (not Net_269_1 and Net_269_7 and Vblank_Signal)
	OR (not Net_269_2 and Net_269_7 and Vblank_Signal)
	OR (not Net_269_3 and Net_269_7 and Vblank_Signal)
	OR (not Net_269_4 and Net_269_7 and Vblank_Signal)
	OR (not Net_269_5 and Net_269_7 and Vblank_Signal)
	OR (not Net_269_6 and Net_269_7 and Vblank_Signal));

Net_269_6D <= ((not Net_269_6 and Vblank_Signal and Net_269_5 and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0)
	OR (not Net_269_0 and Vblank_Signal and Net_269_6)
	OR (not Net_269_1 and Vblank_Signal and Net_269_6)
	OR (not Net_269_2 and Vblank_Signal and Net_269_6)
	OR (not Net_269_3 and Vblank_Signal and Net_269_6)
	OR (not Net_269_4 and Vblank_Signal and Net_269_6)
	OR (not Net_269_5 and Vblank_Signal and Net_269_6));

Net_269_5D <= ((not Net_269_5 and Vblank_Signal and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0)
	OR (not Net_269_0 and Vblank_Signal and Net_269_5)
	OR (not Net_269_1 and Vblank_Signal and Net_269_5)
	OR (not Net_269_2 and Vblank_Signal and Net_269_5)
	OR (not Net_269_3 and Vblank_Signal and Net_269_5)
	OR (not Net_269_4 and Vblank_Signal and Net_269_5));

Net_269_4D <= ((not Net_269_4 and Vblank_Signal and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0)
	OR (not Net_269_0 and Vblank_Signal and Net_269_4)
	OR (not Net_269_1 and Vblank_Signal and Net_269_4)
	OR (not Net_269_2 and Vblank_Signal and Net_269_4)
	OR (not Net_269_3 and Vblank_Signal and Net_269_4));

Net_269_3D <= ((not Net_269_3 and Vblank_Signal and Net_269_2 and Net_269_1 and Net_269_0)
	OR (not Net_269_0 and Vblank_Signal and Net_269_3)
	OR (not Net_269_1 and Vblank_Signal and Net_269_3)
	OR (not Net_269_2 and Vblank_Signal and Net_269_3));

Net_269_2D <= ((not Net_269_2 and Vblank_Signal and Net_269_1 and Net_269_0)
	OR (not Net_269_0 and Vblank_Signal and Net_269_2)
	OR (not Net_269_1 and Vblank_Signal and Net_269_2));

Net_269_1D <= ((not Net_269_0 and Vblank_Signal and Net_269_1)
	OR (not Net_269_1 and Vblank_Signal and Net_269_0));

Net_269_0D <= ((not Net_269_0 and Vblank_Signal));

\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_269_7 and Net_269_6 and Net_269_5 and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

cy_srff_1D <= ((not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_15:g1:a0:gx:u0:gti_1\ and not \MODULE_15:g1:a0:gx:u0:gti_0\ and not \MODULE_16:g1:a0:gx:u0:lti_2\ and not \MODULE_16:g1:a0:gx:u0:lti_1\ and \MODULE_16:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_15:g1:a0:gx:u0:gti_1\ and not \MODULE_16:g1:a0:gx:u0:lti_2\ and not \MODULE_16:g1:a0:gx:u0:lti_1\ and \MODULE_15:g1:a0:gx:u0:lti_1\ and \MODULE_16:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_16:g1:a0:gx:u0:lti_2\ and not \MODULE_16:g1:a0:gx:u0:lti_1\ and \MODULE_15:g1:a0:gx:u0:lti_2\ and \MODULE_16:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_15:g1:a0:gx:u0:gti_1\ and not \MODULE_15:g1:a0:gx:u0:gti_0\ and not \MODULE_16:g1:a0:gx:u0:lti_2\ and \MODULE_16:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_15:g1:a0:gx:u0:gti_1\ and not \MODULE_16:g1:a0:gx:u0:lti_2\ and \MODULE_15:g1:a0:gx:u0:lti_1\ and \MODULE_16:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_16:g1:a0:gx:u0:lti_2\ and \MODULE_15:g1:a0:gx:u0:lti_2\ and \MODULE_16:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_15:g1:a0:gx:u0:gti_1\ and not \MODULE_15:g1:a0:gx:u0:gti_0\ and \MODULE_16:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_15:g1:a0:gx:u0:gti_1\ and \MODULE_15:g1:a0:gx:u0:lti_1\ and \MODULE_16:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_15:g1:a0:gx:u0:gti_1\ and not \MODULE_15:g1:a0:gx:u0:gti_0\ and Vblank_Signal)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and not \MODULE_15:g1:a0:gx:u0:gti_1\ and Vblank_Signal and \MODULE_15:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and \MODULE_15:g1:a0:gx:u0:lti_2\ and \MODULE_16:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_15:g1:a0:gx:u0:gti_2\ and Vblank_Signal and \MODULE_15:g1:a0:gx:u0:lti_2\));

Net_255_7D <= ((not Net_246 and not Net_255_7 and Net_255_6 and Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0)
	OR (not Net_246 and not Net_255_0 and Net_255_7)
	OR (not Net_246 and not Net_255_1 and Net_255_7)
	OR (not Net_246 and not Net_255_2 and Net_255_7)
	OR (not Net_246 and not Net_255_3 and Net_255_7)
	OR (not Net_246 and not Net_255_4 and Net_255_7)
	OR (not Net_246 and not Net_255_5 and Net_255_7)
	OR (not Net_246 and not Net_255_6 and Net_255_7));

Net_255_6D <= ((not Net_246 and not Net_255_6 and Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0)
	OR (not Net_246 and not Net_255_0 and Net_255_6)
	OR (not Net_246 and not Net_255_1 and Net_255_6)
	OR (not Net_246 and not Net_255_2 and Net_255_6)
	OR (not Net_246 and not Net_255_3 and Net_255_6)
	OR (not Net_246 and not Net_255_4 and Net_255_6)
	OR (not Net_246 and not Net_255_5 and Net_255_6));

Net_255_5D <= ((not Net_246 and not Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0)
	OR (not Net_246 and not Net_255_0 and Net_255_5)
	OR (not Net_246 and not Net_255_1 and Net_255_5)
	OR (not Net_246 and not Net_255_2 and Net_255_5)
	OR (not Net_246 and not Net_255_3 and Net_255_5)
	OR (not Net_246 and not Net_255_4 and Net_255_5));

Net_255_4D <= ((not Net_246 and not Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0)
	OR (not Net_246 and not Net_255_0 and Net_255_4)
	OR (not Net_246 and not Net_255_1 and Net_255_4)
	OR (not Net_246 and not Net_255_2 and Net_255_4)
	OR (not Net_246 and not Net_255_3 and Net_255_4));

Net_255_3D <= ((not Net_246 and not Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0)
	OR (not Net_246 and not Net_255_0 and Net_255_3)
	OR (not Net_246 and not Net_255_1 and Net_255_3)
	OR (not Net_246 and not Net_255_2 and Net_255_3));

Net_255_2D <= ((not Net_246 and not Net_255_2 and Net_255_1 and Net_255_0)
	OR (not Net_246 and not Net_255_0 and Net_255_2)
	OR (not Net_246 and not Net_255_1 and Net_255_2));

Net_255_1D <= ((not Net_246 and not Net_255_0 and Net_255_1)
	OR (not Net_246 and not Net_255_1 and Net_255_0));

Net_255_0D <= ((not Net_246 and not Net_255_0));

\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_255_7 and Net_255_6 and Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Net_1658_9D <= ((not Vblank_Signal and not Net_1658_9 and Net_1658_8 and \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Vblank_Signal and not \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_1658_9)
	OR (not Vblank_Signal and not Net_1658_8 and Net_1658_9));

Net_1658_8D <= ((not Vblank_Signal and not \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_1658_8)
	OR (not Vblank_Signal and not Net_1658_8 and \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Net_1658_7D <= ((not Vblank_Signal and not Net_1658_7 and Net_1658_6 and Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0)
	OR (not Vblank_Signal and not Net_1658_0 and Net_1658_7)
	OR (not Vblank_Signal and not Net_1658_1 and Net_1658_7)
	OR (not Vblank_Signal and not Net_1658_2 and Net_1658_7)
	OR (not Vblank_Signal and not Net_1658_3 and Net_1658_7)
	OR (not Vblank_Signal and not Net_1658_4 and Net_1658_7)
	OR (not Vblank_Signal and not Net_1658_5 and Net_1658_7)
	OR (not Vblank_Signal and not Net_1658_6 and Net_1658_7));

Net_1658_6D <= ((not Vblank_Signal and not Net_1658_6 and Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0)
	OR (not Vblank_Signal and not Net_1658_0 and Net_1658_6)
	OR (not Vblank_Signal and not Net_1658_1 and Net_1658_6)
	OR (not Vblank_Signal and not Net_1658_2 and Net_1658_6)
	OR (not Vblank_Signal and not Net_1658_3 and Net_1658_6)
	OR (not Vblank_Signal and not Net_1658_4 and Net_1658_6)
	OR (not Vblank_Signal and not Net_1658_5 and Net_1658_6));

Net_1658_5D <= ((not Vblank_Signal and not Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0)
	OR (not Vblank_Signal and not Net_1658_0 and Net_1658_5)
	OR (not Vblank_Signal and not Net_1658_1 and Net_1658_5)
	OR (not Vblank_Signal and not Net_1658_2 and Net_1658_5)
	OR (not Vblank_Signal and not Net_1658_3 and Net_1658_5)
	OR (not Vblank_Signal and not Net_1658_4 and Net_1658_5));

Net_1658_4D <= ((not Vblank_Signal and not Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0)
	OR (not Vblank_Signal and not Net_1658_0 and Net_1658_4)
	OR (not Vblank_Signal and not Net_1658_1 and Net_1658_4)
	OR (not Vblank_Signal and not Net_1658_2 and Net_1658_4)
	OR (not Vblank_Signal and not Net_1658_3 and Net_1658_4));

Net_1658_3D <= ((not Vblank_Signal and not Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0)
	OR (not Vblank_Signal and not Net_1658_0 and Net_1658_3)
	OR (not Vblank_Signal and not Net_1658_1 and Net_1658_3)
	OR (not Vblank_Signal and not Net_1658_2 and Net_1658_3));

Net_1658_2D <= ((not Vblank_Signal and not Net_1658_2 and Net_1658_1 and Net_1658_0)
	OR (not Vblank_Signal and not Net_1658_0 and Net_1658_2)
	OR (not Vblank_Signal and not Net_1658_1 and Net_1658_2));

Net_1658_1D <= ((not Vblank_Signal and not Net_1658_0 and Net_1658_1)
	OR (not Vblank_Signal and not Net_1658_1 and Net_1658_0));

Net_1658_0D <= ((not Vblank_Signal and not Net_1658_0));

\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_1658_7 and Net_1658_6 and Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Net_477_9D <= ((not Net_477_9 and Net_246 and Net_477_8 and \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_246 and Net_477_9)
	OR (not Net_477_8 and Net_246 and Net_477_9));

Net_477_8D <= ((not \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_246 and Net_477_8)
	OR (not Net_477_8 and Net_246 and \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Net_477_7D <= ((not Net_477_7 and Net_246 and Net_477_6 and Net_477_5 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0)
	OR (not Net_477_0 and Net_246 and Net_477_7)
	OR (not Net_477_1 and Net_246 and Net_477_7)
	OR (not Net_477_2 and Net_246 and Net_477_7)
	OR (not Net_477_3 and Net_246 and Net_477_7)
	OR (not Net_477_4 and Net_246 and Net_477_7)
	OR (not Net_477_5 and Net_246 and Net_477_7)
	OR (not Net_477_6 and Net_246 and Net_477_7));

Net_477_6D <= ((not Net_477_6 and Net_246 and Net_477_5 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0)
	OR (not Net_477_0 and Net_246 and Net_477_6)
	OR (not Net_477_1 and Net_246 and Net_477_6)
	OR (not Net_477_2 and Net_246 and Net_477_6)
	OR (not Net_477_3 and Net_246 and Net_477_6)
	OR (not Net_477_4 and Net_246 and Net_477_6)
	OR (not Net_477_5 and Net_246 and Net_477_6));

Net_477_5D <= ((not Net_477_5 and Net_246 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0)
	OR (not Net_477_0 and Net_246 and Net_477_5)
	OR (not Net_477_1 and Net_246 and Net_477_5)
	OR (not Net_477_2 and Net_246 and Net_477_5)
	OR (not Net_477_3 and Net_246 and Net_477_5)
	OR (not Net_477_4 and Net_246 and Net_477_5));

Net_477_4D <= ((not Net_477_4 and Net_246 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0)
	OR (not Net_477_0 and Net_246 and Net_477_4)
	OR (not Net_477_1 and Net_246 and Net_477_4)
	OR (not Net_477_2 and Net_246 and Net_477_4)
	OR (not Net_477_3 and Net_246 and Net_477_4));

Net_477_3D <= ((not Net_477_3 and Net_246 and Net_477_2 and Net_477_1 and Net_477_0)
	OR (not Net_477_0 and Net_246 and Net_477_3)
	OR (not Net_477_1 and Net_246 and Net_477_3)
	OR (not Net_477_2 and Net_246 and Net_477_3));

Net_477_2D <= ((not Net_477_2 and Net_246 and Net_477_1 and Net_477_0)
	OR (not Net_477_0 and Net_246 and Net_477_2)
	OR (not Net_477_1 and Net_246 and Net_477_2));

Net_477_1D <= ((not Net_477_0 and Net_246 and Net_477_1)
	OR (not Net_477_1 and Net_246 and Net_477_0));

Net_477_0D <= ((not Net_477_0 and Net_246));

\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_477_7 and Net_477_6 and Net_477_5 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

cy_srff_2D <= ((not Net_4958 and not \MODULE_18:g1:a0:gx:u0:lti_3\ and not \MODULE_18:g1:a0:gx:u0:lti_2\ and not \MODULE_18:g1:a0:gx:u0:lti_1\ and not \MODULE_18:g1:a0:gx:u0:lti_0\)
	OR (not Net_4958 and not \MODULE_18:g1:a0:gx:u0:lti_3\ and not \MODULE_18:g1:a0:gx:u0:lti_2\ and not \MODULE_18:g1:a0:gx:u0:lti_1\ and \MODULE_18:g1:a0:gx:u0:gti_1\)
	OR (not Net_4958 and not \MODULE_18:g1:a0:gx:u0:lti_3\ and not \MODULE_18:g1:a0:gx:u0:lti_2\ and \MODULE_18:g1:a0:gx:u0:gti_2\)
	OR (not Net_4958 and not \MODULE_18:g1:a0:gx:u0:lti_3\ and \MODULE_18:g1:a0:gx:u0:gti_3\)
	OR (not Net_4958 and cy_srff_2));

Net_5020 <= ((not Vblank_Signal and not \MODULE_17:g1:a0:gx:u0:gti_3\ and not \MODULE_17:g1:a0:gx:u0:gti_2\ and not \MODULE_17:g1:a0:gx:u0:gti_1\ and cy_srff_2 and \MODULE_17:g1:a0:gx:u0:lti_0\)
	OR (not Vblank_Signal and not \MODULE_17:g1:a0:gx:u0:gti_3\ and not \MODULE_17:g1:a0:gx:u0:gti_2\ and cy_srff_2 and \MODULE_17:g1:a0:gx:u0:lti_1\)
	OR (not Vblank_Signal and not \MODULE_17:g1:a0:gx:u0:gti_3\ and cy_srff_2 and \MODULE_17:g1:a0:gx:u0:lti_2\)
	OR (not Vblank_Signal and cy_srff_2 and \MODULE_17:g1:a0:gx:u0:lti_3\));

Net_1802 <= ((not \MODULE_19:g1:a0:gx:u0:gti_3\ and not \MODULE_19:g1:a0:gx:u0:gti_2\ and not \MODULE_19:g1:a0:gx:u0:gti_1\ and \MODULE_19:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_19:g1:a0:gx:u0:gti_3\ and not \MODULE_19:g1:a0:gx:u0:gti_2\ and \MODULE_19:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_19:g1:a0:gx:u0:gti_3\ and \MODULE_19:g1:a0:gx:u0:lti_2\)
	OR \MODULE_19:g1:a0:gx:u0:lti_3\);

Net_436_9D <= ((not Net_436_9 and Net_1802 and Net_436_8 and \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_3553)
	OR (not \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_436_9 and Net_3553)
	OR (not Net_436_8 and Net_436_9 and Net_3553)
	OR (not Net_1802 and Net_436_9 and Net_3553));

Net_436_8D <= ((not Net_436_8 and Net_1802 and \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_3553)
	OR (not \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_436_8 and Net_3553)
	OR (not Net_1802 and Net_436_8 and Net_3553));

Net_436_7D <= ((not Net_436_7 and Net_1802 and Net_436_6 and Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0 and Net_3553)
	OR (not Net_436_0 and Net_436_7 and Net_3553)
	OR (not Net_436_1 and Net_436_7 and Net_3553)
	OR (not Net_436_2 and Net_436_7 and Net_3553)
	OR (not Net_436_3 and Net_436_7 and Net_3553)
	OR (not Net_436_4 and Net_436_7 and Net_3553)
	OR (not Net_436_5 and Net_436_7 and Net_3553)
	OR (not Net_436_6 and Net_436_7 and Net_3553)
	OR (not Net_1802 and Net_436_7 and Net_3553));

Net_436_6D <= ((not Net_436_6 and Net_1802 and Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0 and Net_3553)
	OR (not Net_436_0 and Net_436_6 and Net_3553)
	OR (not Net_436_1 and Net_436_6 and Net_3553)
	OR (not Net_436_2 and Net_436_6 and Net_3553)
	OR (not Net_436_3 and Net_436_6 and Net_3553)
	OR (not Net_436_4 and Net_436_6 and Net_3553)
	OR (not Net_436_5 and Net_436_6 and Net_3553)
	OR (not Net_1802 and Net_436_6 and Net_3553));

Net_436_5D <= ((not Net_436_5 and Net_1802 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0 and Net_3553)
	OR (not Net_436_0 and Net_436_5 and Net_3553)
	OR (not Net_436_1 and Net_436_5 and Net_3553)
	OR (not Net_436_2 and Net_436_5 and Net_3553)
	OR (not Net_436_3 and Net_436_5 and Net_3553)
	OR (not Net_436_4 and Net_436_5 and Net_3553)
	OR (not Net_1802 and Net_436_5 and Net_3553));

Net_436_4D <= ((not Net_436_4 and Net_1802 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0 and Net_3553)
	OR (not Net_436_0 and Net_436_4 and Net_3553)
	OR (not Net_436_1 and Net_436_4 and Net_3553)
	OR (not Net_436_2 and Net_436_4 and Net_3553)
	OR (not Net_436_3 and Net_436_4 and Net_3553)
	OR (not Net_1802 and Net_436_4 and Net_3553));

Net_436_3D <= ((not Net_436_3 and Net_1802 and Net_436_2 and Net_436_1 and Net_436_0 and Net_3553)
	OR (not Net_436_0 and Net_436_3 and Net_3553)
	OR (not Net_436_1 and Net_436_3 and Net_3553)
	OR (not Net_436_2 and Net_436_3 and Net_3553)
	OR (not Net_1802 and Net_436_3 and Net_3553));

Net_436_2D <= ((not Net_436_2 and Net_1802 and Net_436_1 and Net_436_0 and Net_3553)
	OR (not Net_436_0 and Net_436_2 and Net_3553)
	OR (not Net_436_1 and Net_436_2 and Net_3553)
	OR (not Net_1802 and Net_436_2 and Net_3553));

Net_436_1D <= ((not Net_436_1 and Net_1802 and Net_436_0 and Net_3553)
	OR (not Net_436_0 and Net_436_1 and Net_3553)
	OR (not Net_1802 and Net_436_1 and Net_3553));

Net_436_0D <= ((not Net_436_0 and Net_1802 and Net_3553)
	OR (not Net_1802 and Net_436_0 and Net_3553));

\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_436_7 and Net_436_6 and Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Net_2776 <= ((Net_1802 and Net_1804 and Net_3553));

Net_3354_2D <= ((not Net_3354_2 and Net_3354_1 and Net_3354_0)
	OR (not Net_3354_0 and Net_3354_2)
	OR (not Net_3354_1 and Net_3354_2));

Net_3354_1D <= ((not Net_3354_0 and Net_3354_1)
	OR (not Net_3354_1 and Net_3354_0));

Net_3354_0D <= (not Net_3354_0);

cy_srff_3D <= ((not Net_4214 and Net_3354_2 and Net_3354_1 and Net_3354_0)
	OR (not Net_4214 and Net_3330));

Net_6349 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_6351D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_6354 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_6354 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_6354)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_6354 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_6354 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_6354 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_6354 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_6354 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_6354));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\MODULE_15:g1:a0:gx:u0:gt_7\ <= (Net_269_6
	OR Net_269_7);

\MODULE_15:g1:a0:gx:u0:lt_5\ <= ((not Net_269_5 and not Net_269_3)
	OR (not Net_269_5 and not Net_269_4));

\MODULE_15:g1:a0:gx:u0:gt_2\ <= (Net_269_0
	OR Net_269_1
	OR Net_269_2);

\MODULE_16:g1:a0:gx:u0:gt_7\ <= (Net_255_6
	OR Net_255_7);

\MODULE_16:g1:a0:gx:u0:lt_5\ <= ((not Net_255_5 and not Net_255_4 and not Net_255_3));

\MODULE_16:g1:a0:gx:u0:gt_5\ <= (Net_255_4
	OR Net_255_5);

\MODULE_16:g1:a0:gx:u0:lt_2\ <= ((not Net_255_2 and not Net_255_1));

\MODULE_16:g1:a0:gx:u0:gt_2\ <= ((Net_255_1 and Net_255_0)
	OR Net_255_2);

\MODULE_17:g1:a0:gx:u0:eq_7\ <= ((not Net_1658_3 and not Net_1658_2 and not Net_1658_1 and not Net_1658_0 and Net_1658_7 and Net_1658_6 and Net_1658_5 and Net_1658_4));

\MODULE_17:g1:a0:gx:u0:lt_8\ <= ((not Net_1658_8 and not Net_1658_6)
	OR (not Net_1658_8 and not Net_1658_7));

\MODULE_17:g1:a0:gx:u0:lt_5\ <= (not Net_1658_4
	OR not Net_1658_5);

\MODULE_17:g1:a0:gx:u0:gt_5\ <= ((Net_1658_5 and Net_1658_4 and Net_1658_3));

\MODULE_17:g1:a0:gx:u0:gt_2\ <= (Net_1658_0
	OR Net_1658_1
	OR Net_1658_2);

\MODULE_18:g1:a0:gx:u0:eq_7\ <= ((not Net_477_7 and not Net_477_6 and not Net_477_4 and not Net_477_1 and not Net_477_0 and Net_477_5 and Net_477_3 and Net_477_2));

\MODULE_18:g1:a0:gx:u0:lt_8\ <= (not Net_477_8);

\MODULE_18:g1:a0:gx:u0:gt_8\ <= ((Net_477_8 and Net_477_6)
	OR (Net_477_8 and Net_477_7));

\MODULE_18:g1:a0:gx:u0:lt_5\ <= ((not Net_477_4 and not Net_477_3)
	OR not Net_477_5);

\MODULE_18:g1:a0:gx:u0:gt_5\ <= ((Net_477_5 and Net_477_4));

\MODULE_18:g1:a0:gx:u0:lt_2\ <= (not Net_477_2);

\MODULE_18:g1:a0:gx:u0:gt_2\ <= ((Net_477_2 and Net_477_0)
	OR (Net_477_2 and Net_477_1));

\MODULE_19:g1:a0:gx:u0:eq_7\ <= ((not Net_436_7 and not Net_436_6 and Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

\MODULE_19:g1:a0:gx:u0:lt_8\ <= (not Net_436_8);

\MODULE_19:g1:a0:gx:u0:gt_8\ <= ((Net_436_8 and Net_436_6)
	OR (Net_436_8 and Net_436_7));

\MODULE_19:g1:a0:gx:u0:lt_5\ <= (not Net_436_3
	OR not Net_436_4
	OR not Net_436_5);

\MODULE_19:g1:a0:gx:u0:lt_2\ <= (not Net_436_0
	OR not Net_436_1
	OR not Net_436_2);

\LCD_Data_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_8, Net_7, Net_6, Net_5,
			Net_3, Net_158, Net_1, Net_154));
LCD_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"568b1c0c-d97e-41c0-932f-13e53308454b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_146,
		fb=>(tmpFB_0__LCD_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_7_net_0),
		siovref=>(tmpSIOVREF__LCD_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_7_net_0);
LCD_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"96dc512e-33b3-4efd-aed8-796b0aac6c31",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_147,
		fb=>(tmpFB_0__LCD_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_6_net_0),
		siovref=>(tmpSIOVREF__LCD_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_6_net_0);
LCD_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c1cad8b-b177-4e9c-b5a4-56b9d315cb03",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_148,
		fb=>(tmpFB_0__LCD_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_5_net_0),
		siovref=>(tmpSIOVREF__LCD_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_5_net_0);
LCD_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c1f0d74-6bb2-4311-8a98-e38f3faed406",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_149,
		fb=>(tmpFB_0__LCD_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_4_net_0),
		siovref=>(tmpSIOVREF__LCD_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_4_net_0);
LCD_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f529ea28-2a83-4569-9971-b2fa890e34e4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_150,
		fb=>(tmpFB_0__LCD_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_3_net_0),
		siovref=>(tmpSIOVREF__LCD_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_3_net_0);
LCD_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ad399e07-dba9-487a-b6e3-708b595457f5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_151,
		fb=>(tmpFB_0__LCD_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_2_net_0),
		siovref=>(tmpSIOVREF__LCD_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_2_net_0);
LCD_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6b161c1c-fb87-49a7-90c7-770b3bf856ea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_152,
		fb=>(tmpFB_0__LCD_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_1_net_0),
		siovref=>(tmpSIOVREF__LCD_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_1_net_0);
LCD_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_153,
		fb=>(tmpFB_0__LCD_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_0_net_0),
		siovref=>(tmpSIOVREF__LCD_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_0_net_0);
LCD_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d31b4367-efab-40e4-94c8-b80ff542cbc5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD_RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RST_net_0),
		siovref=>(tmpSIOVREF__LCD_RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RST_net_0);
LCD_CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a185641-1989-44df-aedd-c6e0b5a6016d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD_CS_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_CS_net_0),
		siovref=>(tmpSIOVREF__LCD_CS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_CS_net_0);
LCD_RS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e5f9793-39fe-4522-8cd1-9171823c7798",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD_RS_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RS_net_0),
		siovref=>(tmpSIOVREF__LCD_RS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RS_net_0);
\LCD_WR_REG:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LCD_WR_REG:control_7\, \LCD_WR_REG:control_6\, \LCD_WR_REG:control_5\, \LCD_WR_REG:control_4\,
			Net_640, Net_178, Net_31, Net_38));
LCD_RD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"109a28e2-21f1-4d27-9e69-b392a1db2233",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD_RD_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RD_net_0),
		siovref=>(tmpSIOVREF__LCD_RD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RD_net_0);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_895,
		enable=>tmpOE__LCD_7_net_0,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_1:PWMUDB:control_7\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
LCD_WR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1eee9ada-ff8c-418c-a926-196c2a54562e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_129,
		fb=>(tmpFB_0__LCD_WR_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_WR_net_0),
		siovref=>(tmpSIOVREF__LCD_WR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_WR_net_0);
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"969e4953-ea15-4f5f-a2c4-9b832210fb5f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_924,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c46e1cba-d7ba-4aa1-8d63-c2c9c5d02272",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_1585,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"454cd526-8af0-493f-8dff-89a229d5c6ab",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_895,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b5984dbe-44b4-4265-b5e5-dc794978e176",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_2013,
		fb=>(tmpFB_0__Pin_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_net_0),
		siovref=>(tmpSIOVREF__Pin_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_net_0);
Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dc1d90b3-4266-48c8-88b4-3234cab4c396",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_88,
		fb=>(tmpFB_0__Pin_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_6_net_0),
		siovref=>(tmpSIOVREF__Pin_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_6_net_0);
Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52877a43-42e1-438e-a13b-26942d10af00",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_2788,
		fb=>(tmpFB_0__Pin_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_5_net_0),
		siovref=>(tmpSIOVREF__Pin_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_5_net_0);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2923a6c5-ff68-4599-bfce-aba441f4573a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_985,
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
\ShiftReg_1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2013,
		enable=>tmpOE__LCD_7_net_0,
		clock_out=>\ShiftReg_1:bSR:clk_fin\);
\ShiftReg_1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_1:bSR:clk_fin\,
		control=>(\ShiftReg_1:bSR:control_7\, \ShiftReg_1:bSR:control_6\, \ShiftReg_1:bSR:control_5\, \ShiftReg_1:bSR:control_4\,
			\ShiftReg_1:bSR:control_3\, \ShiftReg_1:bSR:control_2\, \ShiftReg_1:bSR:control_1\, \ShiftReg_1:bSR:ctrl_clk_enable\));
\ShiftReg_1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_1:bSR:clk_fin\,
		status=>(\ShiftReg_1:bSR:status_6\, \ShiftReg_1:bSR:status_5\, \ShiftReg_1:bSR:status_4\, \ShiftReg_1:bSR:status_3\,
			zero, zero, \ShiftReg_1:bSR:status_0\),
		interrupt=>Net_282);
\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_1:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_1:bSR:ctrl_clk_enable\, \ShiftReg_1:bSR:status_0\, zero),
		route_si=>tmpOE__LCD_7_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_88,
		f0_bus_stat=>\ShiftReg_1:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_1:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_1:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_924,
		trq=>zero,
		nrq=>Net_278);
Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fb6de5a7-0a3b-41ce-b206-504beea05780",
		source_clock_id=>"",
		divisor=>0,
		period=>"66666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_643,
		dig_domain_out=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4f3ce18d-da09-4bb6-985d-99345f32c1ac",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1586,
		dig_domain_out=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1698125b-b1f8-4c65-9266-b31f11c8ffb8",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1587,
		dig_domain_out=>open);
\Trigger_Reference:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_247,
		iout=>\Trigger_Reference:Net_77\);
\Trigger_Reference:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Trigger_Reference:Net_77\);
Composite_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Composite_Pin_net_0),
		analog=>Net_245,
		io=>(tmpIO_0__Composite_Pin_net_0),
		siovref=>(tmpSIOVREF__Composite_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Composite_Pin_net_0);
\Trigger_Comp:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_245,
		vminus=>Net_247,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_246);
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e54f604f-b74e-448f-b112-422369c36210",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1599,
		dig_domain_out=>open);
Pin_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"154f54e3-8093-4976-8459-e0b1238429b0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Vblank_Signal,
		fb=>(tmpFB_0__Pin_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_8_net_0),
		siovref=>(tmpSIOVREF__Pin_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_8_net_0);
CLK_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4dc096f4-634d-49a0-9393-331082e3e5ec",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_374,
		dig_domain_out=>open);
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b457005-5ca6-4070-b853-06d9a4ab0774",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>zero,
		fb=>(tmpFB_0__Pin_9_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_9_net_0),
		siovref=>(tmpSIOVREF__Pin_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_9_net_0);
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
timer_clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ed5d0996-cace-4dc3-8c6b-52a1bf81fddd",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3014,
		dig_domain_out=>open);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7fbdc4ff-7f5c-41f8-b1e8-b4a5c1715ecb",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1727,
		dig_domain_out=>open);
Pin_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e402260-dc15-43e8-841d-d0e4846c7094",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>zero,
		fb=>(tmpFB_0__Pin_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_10_net_0),
		siovref=>(tmpSIOVREF__Pin_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_10_net_0);
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
PIXEL_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5559c105-9632-4085-b0d9-a1b39c7d4ac2",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>10,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6153,
		dig_domain_out=>open);
Pin_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1327c474-b2f3-4a29-9095-3893f2554368",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>zero,
		fb=>(tmpFB_0__Pin_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_11_net_0),
		siovref=>(tmpSIOVREF__Pin_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_11_net_0);
Pin_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"27950e15-eb5b-423f-a537-b69c47f5ad61",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>zero,
		fb=>(tmpFB_0__Pin_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_12_net_0),
		siovref=>(tmpSIOVREF__Pin_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_12_net_0);
\Pixel_ShiftReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2776,
		enable=>tmpOE__LCD_7_net_0,
		clock_out=>\Pixel_ShiftReg:bSR:clk_fin\);
\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Pixel_ShiftReg:bSR:clk_fin\,
		control=>(\Pixel_ShiftReg:bSR:control_7\, \Pixel_ShiftReg:bSR:control_6\, \Pixel_ShiftReg:bSR:control_5\, \Pixel_ShiftReg:bSR:control_4\,
			\Pixel_ShiftReg:bSR:control_3\, \Pixel_ShiftReg:bSR:control_2\, \Pixel_ShiftReg:bSR:control_1\, \Pixel_ShiftReg:bSR:ctrl_clk_enable\));
\Pixel_ShiftReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\Pixel_ShiftReg:bSR:clk_fin\,
		status=>(\Pixel_ShiftReg:bSR:status_6\, \Pixel_ShiftReg:bSR:status_5\, \Pixel_ShiftReg:bSR:status_4\, \Pixel_ShiftReg:bSR:status_3\,
			zero, Net_3330, zero),
		interrupt=>Net_4214);
\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Pixel_ShiftReg:bSR:clk_fin\,
		cs_addr=>(\Pixel_ShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3863,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3330,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Pixel_ShiftReg:bSR:so_8\,
		f0_bus_stat=>\Pixel_ShiftReg:bSR:status_4\,
		f0_blk_stat=>\Pixel_ShiftReg:bSR:status_3\,
		f1_bus_stat=>\Pixel_ShiftReg:bSR:status_6\,
		f1_blk_stat=>\Pixel_ShiftReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_245,
		vminus=>Net_3864,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_3863);
ShiftReg_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_4214,
		trq=>zero,
		nrq=>Net_1955);
Pin_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a1d6f48d-8d6c-4808-992d-7bc120e49abb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>zero,
		fb=>(tmpFB_0__Pin_13_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_13_net_0),
		siovref=>(tmpSIOVREF__Pin_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_13_net_0);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_1804,
		sc_in=>Net_5020,
		sc_out=>Net_3553);
Pin_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32a25c32-1cc8-41a3-93ac-837d87dfda6b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>zero,
		fb=>(tmpFB_0__Pin_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_14_net_0),
		siovref=>(tmpSIOVREF__Pin_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_14_net_0);
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
timer_clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8cdfe1f3-c57a-48e9-9bcf-de5d81686deb",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3137,
		dig_domain_out=>open);
\Pixel_ShiftReg_1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3137,
		enable=>tmpOE__LCD_7_net_0,
		clock_out=>\Pixel_ShiftReg_1:bSR:clk_fin\);
\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Pixel_ShiftReg_1:bSR:clk_fin\,
		control=>(\Pixel_ShiftReg_1:bSR:control_7\, \Pixel_ShiftReg_1:bSR:control_6\, \Pixel_ShiftReg_1:bSR:control_5\, \Pixel_ShiftReg_1:bSR:control_4\,
			\Pixel_ShiftReg_1:bSR:control_3\, \Pixel_ShiftReg_1:bSR:control_2\, \Pixel_ShiftReg_1:bSR:control_1\, \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\));
\Pixel_ShiftReg_1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\Pixel_ShiftReg_1:bSR:clk_fin\,
		status=>(\Pixel_ShiftReg_1:bSR:status_6\, \Pixel_ShiftReg_1:bSR:status_5\, \Pixel_ShiftReg_1:bSR:status_4\, \Pixel_ShiftReg_1:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_3063);
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Pixel_ShiftReg_1:bSR:clk_fin\,
		cs_addr=>(\Pixel_ShiftReg_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1596,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_4958,
		f0_bus_stat=>\Pixel_ShiftReg_1:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\Pixel_ShiftReg_1:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\Pixel_ShiftReg_1:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\Pixel_ShiftReg_1:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Pixel_ShiftReg_1:bSR:clk_fin\,
		cs_addr=>(\Pixel_ShiftReg_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1596,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Pixel_ShiftReg_1:bSR:so_32_1\,
		f0_bus_stat=>\Pixel_ShiftReg_1:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\Pixel_ShiftReg_1:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\Pixel_ShiftReg_1:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\Pixel_ShiftReg_1:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry0\,
		co=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap0_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Pixel_ShiftReg_1:bSR:clk_fin\,
		cs_addr=>(\Pixel_ShiftReg_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1596,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Pixel_ShiftReg_1:bSR:so_32_2\,
		f0_bus_stat=>\Pixel_ShiftReg_1:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\Pixel_ShiftReg_1:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\Pixel_ShiftReg_1:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\Pixel_ShiftReg_1:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry1\,
		co=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap1_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Pixel_ShiftReg_1:bSR:clk_fin\,
		cs_addr=>(\Pixel_ShiftReg_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1596,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Pixel_ShiftReg_1:bSR:so_32_3\,
		f0_bus_stat=>\Pixel_ShiftReg_1:bSR:status_4\,
		f0_blk_stat=>\Pixel_ShiftReg_1:bSR:status_3\,
		f1_bus_stat=>\Pixel_ShiftReg_1:bSR:status_6\,
		f1_blk_stat=>\Pixel_ShiftReg_1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap2_1\, \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Pixel_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_4214);
timer_clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"646c06f0-a496-4077-9596-73ebeb8e2f3e",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3392,
		dig_domain_out=>open);
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_3864,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
\Sync_2:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_6154,
		sc_in=>Net_6153,
		sc_out=>Net_1804);
timer_clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"52831c54-ad6d-4d3d-80e6-4fc065387cb3",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6154,
		dig_domain_out=>open);
VSync_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Vblank_Signal);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__LCD_7_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__LCD_7_net_0,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>(zero),
		fb=>Net_6354,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_7_net_0),
		y=>Net_6349,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_7_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_7_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\MODULE_15:g1:a0:gx:u0:gne(2):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_15:g1:a0:gx:u0:lti_2\);
\MODULE_15:g1:a0:gx:u0:gne(2):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_15:g1:a0:gx:u0:gt_7\,
		y=>\MODULE_15:g1:a0:gx:u0:gti_2\);
\MODULE_15:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_15:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_15:g1:a0:gx:u0:lti_1\);
\MODULE_15:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>Net_269_5,
		y=>\MODULE_15:g1:a0:gx:u0:gti_1\);
\MODULE_15:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_15:g1:a0:gx:u0:lti_0\);
\MODULE_15:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_15:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_15:g1:a0:gx:u0:gti_0\);
\MODULE_16:g1:a0:gx:u0:gne(2):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_16:g1:a0:gx:u0:lti_2\);
\MODULE_16:g1:a0:gx:u0:gne(2):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_16:g1:a0:gx:u0:gt_7\,
		y=>\MODULE_16:g1:a0:gx:u0:gti_2\);
\MODULE_16:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_16:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_16:g1:a0:gx:u0:lti_1\);
\MODULE_16:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_16:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_16:g1:a0:gx:u0:gti_1\);
\MODULE_16:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_16:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_16:g1:a0:gx:u0:lti_0\);
\MODULE_16:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_16:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_16:g1:a0:gx:u0:gti_0\);
\MODULE_17:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_17:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_17:g1:a0:gx:u0:eqi_0\);
\MODULE_17:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_17:g1:a0:gx:u0:lti_3\);
\MODULE_17:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>Net_1658_9,
		y=>\MODULE_17:g1:a0:gx:u0:gti_3\);
\MODULE_17:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_17:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_17:g1:a0:gx:u0:lti_2\);
\MODULE_17:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>Net_1658_8,
		y=>\MODULE_17:g1:a0:gx:u0:gti_2\);
\MODULE_17:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_17:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_17:g1:a0:gx:u0:lti_1\);
\MODULE_17:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_17:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_17:g1:a0:gx:u0:gti_1\);
\MODULE_17:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_17:g1:a0:gx:u0:lti_0\);
\MODULE_17:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_17:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_17:g1:a0:gx:u0:gti_0\);
\MODULE_18:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_18:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_18:g1:a0:gx:u0:eqi_0\);
\MODULE_18:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_18:g1:a0:gx:u0:lti_3\);
\MODULE_18:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>Net_477_9,
		y=>\MODULE_18:g1:a0:gx:u0:gti_3\);
\MODULE_18:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_18:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_18:g1:a0:gx:u0:lti_2\);
\MODULE_18:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_18:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_18:g1:a0:gx:u0:gti_2\);
\MODULE_18:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_18:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_18:g1:a0:gx:u0:lti_1\);
\MODULE_18:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_18:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_18:g1:a0:gx:u0:gti_1\);
\MODULE_18:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_18:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_18:g1:a0:gx:u0:lti_0\);
\MODULE_18:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_18:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_18:g1:a0:gx:u0:gti_0\);
\MODULE_19:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_19:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_19:g1:a0:gx:u0:eqi_0\);
\MODULE_19:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_19:g1:a0:gx:u0:lti_3\);
\MODULE_19:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>Net_436_9,
		y=>\MODULE_19:g1:a0:gx:u0:gti_3\);
\MODULE_19:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_19:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_19:g1:a0:gx:u0:lti_2\);
\MODULE_19:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_19:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_19:g1:a0:gx:u0:gti_2\);
\MODULE_19:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_19:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_19:g1:a0:gx:u0:lti_1\);
\MODULE_19:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_19:g1:a0:gx:u0:gti_1\);
\MODULE_19:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_19:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_19:g1:a0:gx:u0:lti_0\);
\MODULE_19:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_19:g1:a0:gx:u0:gti_0\);
\FreqDiv_1:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__LCD_7_net_0,
		clk=>Net_895,
		q=>\FreqDiv_1:not_last_reset\);
Net_924:cy_dff
	PORT MAP(d=>Net_924D,
		clk=>Net_895,
		q=>Net_924);
\FreqDiv_1:count_3\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_3\\D\,
		clk=>Net_895,
		q=>\FreqDiv_1:count_3\);
\FreqDiv_1:count_2\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_2\\D\,
		clk=>Net_895,
		q=>\FreqDiv_1:count_2\);
\FreqDiv_1:count_1\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_1\\D\,
		clk=>Net_895,
		q=>\FreqDiv_1:count_1\);
\FreqDiv_1:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_0\\D\,
		clk=>Net_895,
		q=>\FreqDiv_1:count_0\);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LCD_7_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_924,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LCD_7_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm_i_reg\);
\PWM_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm1_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2788);
\PWM_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm2_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3681);
\PWM_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_i_reg\);
\FreqDiv_2:not_last_reset\:cy_dff
	PORT MAP(d=>\FreqDiv_2:not_last_reset\\D\,
		clk=>Net_643,
		q=>\FreqDiv_2:not_last_reset\);
Net_1133:cy_dff
	PORT MAP(d=>Net_1133D,
		clk=>Net_643,
		q=>Net_1133);
\FreqDiv_2:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_2:count_0\\D\,
		clk=>Net_643,
		q=>\FreqDiv_2:count_0\);
\ShiftReg_1:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_2788,
		clk=>\ShiftReg_1:bSR:clk_fin\,
		q=>\ShiftReg_1:bSR:load_reg\);
\PulseConvert_1:out_pulse\:cy_dff
	PORT MAP(d=>\PulseConvert_1:out_pulse\\D\,
		clk=>Net_1587,
		q=>Net_1585);
\PulseConvert_1:in_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_1:in_sample\\D\,
		clk=>Net_1586,
		q=>\PulseConvert_1:in_sample\);
\PulseConvert_1:out_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_1:out_sample\\D\,
		clk=>Net_1587,
		q=>\PulseConvert_1:out_sample\);
Net_269_7:cy_dff
	PORT MAP(d=>Net_269_7D,
		clk=>Net_246,
		q=>Net_269_7);
Net_269_6:cy_dff
	PORT MAP(d=>Net_269_6D,
		clk=>Net_246,
		q=>Net_269_6);
Net_269_5:cy_dff
	PORT MAP(d=>Net_269_5D,
		clk=>Net_246,
		q=>Net_269_5);
Net_269_4:cy_dff
	PORT MAP(d=>Net_269_4D,
		clk=>Net_246,
		q=>Net_269_4);
Net_269_3:cy_dff
	PORT MAP(d=>Net_269_3D,
		clk=>Net_246,
		q=>Net_269_3);
Net_269_2:cy_dff
	PORT MAP(d=>Net_269_2D,
		clk=>Net_246,
		q=>Net_269_2);
Net_269_1:cy_dff
	PORT MAP(d=>Net_269_1D,
		clk=>Net_246,
		q=>Net_269_1);
Net_269_0:cy_dff
	PORT MAP(d=>Net_269_0D,
		clk=>Net_246,
		q=>Net_269_0);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_1599,
		q=>Vblank_Signal);
Net_255_7:cy_dff
	PORT MAP(d=>Net_255_7D,
		clk=>Net_374,
		q=>Net_255_7);
Net_255_6:cy_dff
	PORT MAP(d=>Net_255_6D,
		clk=>Net_374,
		q=>Net_255_6);
Net_255_5:cy_dff
	PORT MAP(d=>Net_255_5D,
		clk=>Net_374,
		q=>Net_255_5);
Net_255_4:cy_dff
	PORT MAP(d=>Net_255_4D,
		clk=>Net_374,
		q=>Net_255_4);
Net_255_3:cy_dff
	PORT MAP(d=>Net_255_3D,
		clk=>Net_374,
		q=>Net_255_3);
Net_255_2:cy_dff
	PORT MAP(d=>Net_255_2D,
		clk=>Net_374,
		q=>Net_255_2);
Net_255_1:cy_dff
	PORT MAP(d=>Net_255_1D,
		clk=>Net_374,
		q=>Net_255_1);
Net_255_0:cy_dff
	PORT MAP(d=>Net_255_0D,
		clk=>Net_374,
		q=>Net_255_0);
Net_1658_9:cy_dff
	PORT MAP(d=>Net_1658_9D,
		clk=>Net_246,
		q=>Net_1658_9);
Net_1658_8:cy_dff
	PORT MAP(d=>Net_1658_8D,
		clk=>Net_246,
		q=>Net_1658_8);
Net_1658_7:cy_dff
	PORT MAP(d=>Net_1658_7D,
		clk=>Net_246,
		q=>Net_1658_7);
Net_1658_6:cy_dff
	PORT MAP(d=>Net_1658_6D,
		clk=>Net_246,
		q=>Net_1658_6);
Net_1658_5:cy_dff
	PORT MAP(d=>Net_1658_5D,
		clk=>Net_246,
		q=>Net_1658_5);
Net_1658_4:cy_dff
	PORT MAP(d=>Net_1658_4D,
		clk=>Net_246,
		q=>Net_1658_4);
Net_1658_3:cy_dff
	PORT MAP(d=>Net_1658_3D,
		clk=>Net_246,
		q=>Net_1658_3);
Net_1658_2:cy_dff
	PORT MAP(d=>Net_1658_2D,
		clk=>Net_246,
		q=>Net_1658_2);
Net_1658_1:cy_dff
	PORT MAP(d=>Net_1658_1D,
		clk=>Net_246,
		q=>Net_1658_1);
Net_1658_0:cy_dff
	PORT MAP(d=>Net_1658_0D,
		clk=>Net_246,
		q=>Net_1658_0);
Net_477_9:cy_dff
	PORT MAP(d=>Net_477_9D,
		clk=>Net_3014,
		q=>Net_477_9);
Net_477_8:cy_dff
	PORT MAP(d=>Net_477_8D,
		clk=>Net_3014,
		q=>Net_477_8);
Net_477_7:cy_dff
	PORT MAP(d=>Net_477_7D,
		clk=>Net_3014,
		q=>Net_477_7);
Net_477_6:cy_dff
	PORT MAP(d=>Net_477_6D,
		clk=>Net_3014,
		q=>Net_477_6);
Net_477_5:cy_dff
	PORT MAP(d=>Net_477_5D,
		clk=>Net_3014,
		q=>Net_477_5);
Net_477_4:cy_dff
	PORT MAP(d=>Net_477_4D,
		clk=>Net_3014,
		q=>Net_477_4);
Net_477_3:cy_dff
	PORT MAP(d=>Net_477_3D,
		clk=>Net_3014,
		q=>Net_477_3);
Net_477_2:cy_dff
	PORT MAP(d=>Net_477_2D,
		clk=>Net_3014,
		q=>Net_477_2);
Net_477_1:cy_dff
	PORT MAP(d=>Net_477_1D,
		clk=>Net_3014,
		q=>Net_477_1);
Net_477_0:cy_dff
	PORT MAP(d=>Net_477_0D,
		clk=>Net_3014,
		q=>Net_477_0);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>Net_1727,
		q=>cy_srff_2);
Net_436_9:cy_dff
	PORT MAP(d=>Net_436_9D,
		clk=>Net_1804,
		q=>Net_436_9);
Net_436_8:cy_dff
	PORT MAP(d=>Net_436_8D,
		clk=>Net_1804,
		q=>Net_436_8);
Net_436_7:cy_dff
	PORT MAP(d=>Net_436_7D,
		clk=>Net_1804,
		q=>Net_436_7);
Net_436_6:cy_dff
	PORT MAP(d=>Net_436_6D,
		clk=>Net_1804,
		q=>Net_436_6);
Net_436_5:cy_dff
	PORT MAP(d=>Net_436_5D,
		clk=>Net_1804,
		q=>Net_436_5);
Net_436_4:cy_dff
	PORT MAP(d=>Net_436_4D,
		clk=>Net_1804,
		q=>Net_436_4);
Net_436_3:cy_dff
	PORT MAP(d=>Net_436_3D,
		clk=>Net_1804,
		q=>Net_436_3);
Net_436_2:cy_dff
	PORT MAP(d=>Net_436_2D,
		clk=>Net_1804,
		q=>Net_436_2);
Net_436_1:cy_dff
	PORT MAP(d=>Net_436_1D,
		clk=>Net_1804,
		q=>Net_436_1);
Net_436_0:cy_dff
	PORT MAP(d=>Net_436_0D,
		clk=>Net_1804,
		q=>Net_436_0);
\Pixel_ShiftReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pixel_ShiftReg:bSR:clk_fin\,
		q=>\Pixel_ShiftReg:bSR:load_reg\);
Net_3354_2:cy_dff
	PORT MAP(d=>Net_3354_2D,
		clk=>Net_2776,
		q=>Net_3354_2);
Net_3354_1:cy_dff
	PORT MAP(d=>Net_3354_1D,
		clk=>Net_2776,
		q=>Net_3354_1);
Net_3354_0:cy_dff
	PORT MAP(d=>Net_3354_0D,
		clk=>Net_2776,
		q=>Net_3354_0);
\Pixel_ShiftReg_1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pixel_ShiftReg_1:bSR:clk_fin\,
		q=>\Pixel_ShiftReg_1:bSR:load_reg\);
cy_srff_3:cy_dff
	PORT MAP(d=>cy_srff_3D,
		clk=>Net_3392,
		q=>Net_3330);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_6351:cy_dff
	PORT MAP(d=>Net_6351D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_6351);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);

END R_T_L;
