<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>X:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml invaders_top.twx invaders_top.ncd -o invaders_top.twr
invaders_top.pcf -ucf SpaceInvaders.ucf

</twCmdLine><twDesign>invaders_top.ncd</twDesign><twDesignPath>invaders_top.ncd</twDesignPath><twPCF>invaders_top.pcf</twPCF><twPcfPath>invaders_top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2011-02-03</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - I_CLK_REF does not clock data from I_RESET</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;I_RESET&quot; OFFSET = IN 10 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot; &quot;RISING&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_I_CLK_REF = PERIOD &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 20 ps;" ScopeName="">TS_I_CLK_REF = PERIOD TIMEGRP &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 0.02 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_I_CLK_REF = PERIOD TIMEGRP &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 0.02 ns;</twPinLimitBanner><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="u_clocks/dcma.dcm_inst/CLKIN" logResource="u_clocks/dcma.dcm_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_clocks/clk_ref_ibuf"/><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="u_clocks/dcma.dcm_inst/CLKIN" logResource="u_clocks/dcma.dcm_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_clocks/clk_ref_ibuf"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tdcmpc" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="u_clocks/dcma.dcm_inst/CLKIN" logResource="u_clocks/dcma.dcm_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_clocks/clk_ref_ibuf"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_I_CLK_REF = PERIOD &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 20 ps;" ScopeName="">TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_dv&quot;         TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;</twConstName><twItemCnt>1141562</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2853</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.503</twMinPer></twConstHead><twPathRptBanner iPaths="24562" iCriticalPaths="0" sType="EndPoint">Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F (SLICE_X38Y74.BY), 24562 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>79.497</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twDest><twTotPathDel>20.487</twTotPathDel><twClkSkew dest = "0.123" src = "0.129">0.006</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_51</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH5.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIL&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twBEL></twPathDel><twLogDel>9.925</twLogDel><twRouteDel>10.562</twRouteDel><twTotDel>20.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>79.546</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_2</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twDest><twTotPathDel>20.443</twTotPathDel><twClkSkew dest = "0.123" src = "0.124">0.001</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_2</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.960</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_5</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_3_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_3_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH5.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIL&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twBEL></twPathDel><twLogDel>9.985</twLogDel><twRouteDel>10.458</twRouteDel><twTotDel>20.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>79.550</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twDest><twTotPathDel>20.434</twTotPathDel><twClkSkew dest = "0.123" src = "0.129">0.006</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_51</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;13&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH6.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;13&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIL&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_F</twBEL></twPathDel><twLogDel>9.764</twLogDel><twRouteDel>10.670</twRouteDel><twTotDel>20.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24562" iCriticalPaths="0" sType="EndPoint">Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G (SLICE_X38Y74.BY), 24562 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>79.516</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twDest><twTotPathDel>20.468</twTotPathDel><twClkSkew dest = "0.123" src = "0.129">0.006</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_51</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH5.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIL&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twBEL></twPathDel><twLogDel>9.906</twLogDel><twRouteDel>10.562</twRouteDel><twTotDel>20.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>79.565</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_2</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twDest><twTotPathDel>20.424</twTotPathDel><twClkSkew dest = "0.123" src = "0.124">0.001</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_2</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.960</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_5</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_3_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_3_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH5.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIL&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twBEL></twPathDel><twLogDel>9.966</twLogDel><twRouteDel>10.458</twRouteDel><twTotDel>20.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>79.569</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twDest><twTotPathDel>20.415</twTotPathDel><twClkSkew dest = "0.123" src = "0.129">0.006</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_51</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;13&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH6.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;13&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIL&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren7.SLICEM_G</twBEL></twPathDel><twLogDel>9.745</twLogDel><twRouteDel>10.670</twRouteDel><twTotDel>20.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26231" iCriticalPaths="0" sType="EndPoint">Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F (SLICE_X34Y75.BY), 26231 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>80.113</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twTotPathDel>19.875</twTotPathDel><twClkSkew dest = "0.127" src = "0.129">0.002</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_51</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH5.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y75.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y75.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twBEL></twPathDel><twLogDel>10.332</twLogDel><twRouteDel>9.543</twRouteDel><twTotDel>19.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>80.159</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_2</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twTotPathDel>19.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_2</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.960</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_5</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_3_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_3_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH5.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y75.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y75.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twBEL></twPathDel><twLogDel>10.392</twLogDel><twRouteDel>9.439</twRouteDel><twTotDel>19.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>80.166</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twTotPathDel>19.822</twTotPathDel><twClkSkew dest = "0.127" src = "0.129">0.002</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/F_0</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/F_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>core/u_mw8080/u_8080/u0/F&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_51</twBEL><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_4_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Mmux__mux0000_2_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;13&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH6.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;13&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y75.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y75.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twBEL></twPathDel><twLogDel>10.171</twLogDel><twRouteDel>9.651</twRouteDel><twTotDel>19.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_dv&quot;
        TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_audio/MisShift_1 (SLICE_X9Y3.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">u_audio/MisShift_0</twSrc><twDest BELType="FF">u_audio/MisShift_1</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>u_audio/MisShift_0</twSrc><twDest BELType='FF'>u_audio/MisShift_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X9Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_audio/MisShift&lt;1&gt;</twComp><twBEL>u_audio/MisShift_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>u_audio/MisShift&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y3.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>u_audio/MisShift&lt;1&gt;</twComp><twBEL>u_audio/MisShift_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_audio/ExShift_15 (SLICE_X35Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">u_audio/ExShift_14</twSrc><twDest BELType="FF">u_audio/ExShift_15</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_audio/ExShift_14</twSrc><twDest BELType='FF'>u_audio/ExShift_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X35Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_audio/ExShift&lt;15&gt;</twComp><twBEL>u_audio/ExShift_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>u_audio/ExShift&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>u_audio/ExShift&lt;15&gt;</twComp><twBEL>u_audio/ExShift_15</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/RX_ShiftReg_3 (SLICE_X53Y36.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">kbd/RX_ShiftReg_4</twSrc><twDest BELType="FF">kbd/RX_ShiftReg_3</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>kbd/RX_ShiftReg_4</twSrc><twDest BELType='FF'>kbd/RX_ShiftReg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X53Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>kbd/RX_ShiftReg&lt;5&gt;</twComp><twBEL>kbd/RX_ShiftReg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>kbd/RX_ShiftReg&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>kbd/RX_ShiftReg&lt;3&gt;</twComp><twBEL>kbd/RX_ShiftReg_3</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_dv&quot;
        TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;</twPinLimitBanner><twPinLimit anchorID="39" type="MINLOWPULSE" name="Trpw" slack="96.808" period="100.000" constraintValue="50.000" deviceLimit="1.596" physResource="HCnt&lt;0&gt;/SR" logResource="HCnt_0/SR" locationPin="SLICE_X23Y20.SR" clockNet="core/Rst_n_s_i"/><twPinLimit anchorID="40" type="MINHIGHPULSE" name="Trpw" slack="96.808" period="100.000" constraintValue="50.000" deviceLimit="1.596" physResource="HCnt&lt;0&gt;/SR" logResource="HCnt_0/SR" locationPin="SLICE_X23Y20.SR" clockNet="core/Rst_n_s_i"/><twPinLimit anchorID="41" type="MINLOWPULSE" name="Trpw" slack="96.808" period="100.000" constraintValue="50.000" deviceLimit="1.596" physResource="HCnt&lt;0&gt;/SR" logResource="HCnt_1/SR" locationPin="SLICE_X23Y20.SR" clockNet="core/Rst_n_s_i"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_I_CLK_REF = PERIOD &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 20 ps;" ScopeName="">TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_fx&quot;         TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;</twConstName><twItemCnt>278</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>89</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.759</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/hpos_o_0 (SLICE_X13Y24.SR), 13 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.241</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_3</twSrc><twDest BELType="FF">u_dblscan/hpos_o_0</twDest><twTotPathDel>6.749</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_3</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y25.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>u_dblscan/hpos_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_0</twBEL></twPathDel><twLogDel>3.719</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>6.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.326</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_2</twSrc><twDest BELType="FF">u_dblscan/hpos_o_0</twDest><twTotPathDel>6.664</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_2</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_0</twBEL></twPathDel><twLogDel>3.723</twLogDel><twRouteDel>2.941</twRouteDel><twTotDel>6.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.416</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_1</twSrc><twDest BELType="FF">u_dblscan/hpos_o_0</twDest><twTotPathDel>6.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_1</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y24.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u_dblscan/hpos_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_0</twBEL></twPathDel><twLogDel>3.719</twLogDel><twRouteDel>2.855</twRouteDel><twTotDel>6.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/hpos_o_1 (SLICE_X13Y24.SR), 13 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.241</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_3</twSrc><twDest BELType="FF">u_dblscan/hpos_o_1</twDest><twTotPathDel>6.749</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_3</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y25.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>u_dblscan/hpos_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twLogDel>3.719</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>6.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.326</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_2</twSrc><twDest BELType="FF">u_dblscan/hpos_o_1</twDest><twTotPathDel>6.664</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_2</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twLogDel>3.723</twLogDel><twRouteDel>2.941</twRouteDel><twTotDel>6.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.416</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_1</twSrc><twDest BELType="FF">u_dblscan/hpos_o_1</twDest><twTotPathDel>6.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_1</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y24.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u_dblscan/hpos_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twLogDel>3.719</twLogDel><twRouteDel>2.855</twRouteDel><twTotDel>6.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/hpos_o_2 (SLICE_X13Y25.SR), 13 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.241</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_3</twSrc><twDest BELType="FF">u_dblscan/hpos_o_2</twDest><twTotPathDel>6.749</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_3</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y25.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>u_dblscan/hpos_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twLogDel>3.719</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>6.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.326</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_2</twSrc><twDest BELType="FF">u_dblscan/hpos_o_2</twDest><twTotPathDel>6.664</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_2</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twLogDel>3.723</twLogDel><twRouteDel>2.941</twRouteDel><twTotDel>6.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.416</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_1</twSrc><twDest BELType="FF">u_dblscan/hpos_o_2</twDest><twTotPathDel>6.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/hpos_o_1</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y24.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u_dblscan/hpos_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twLogDel>3.719</twLogDel><twRouteDel>2.855</twRouteDel><twTotDel>6.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_fx&quot;
        TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/u_ram_b.B (RAMB16_X0Y2.ADDRB5), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.014</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_2</twSrc><twDest BELType="RAM">u_dblscan/u_ram_b.B</twDest><twTotPathDel>1.044</twTotPathDel><twClkSkew dest = "0.054" src = "0.024">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_dblscan/hpos_o_2</twSrc><twDest BELType='RAM'>u_dblscan/u_ram_b.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.702</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y2.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_dblscan/u_ram_b</twComp><twBEL>u_dblscan/u_ram_b.B</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/u_ram_b.B (RAMB16_X0Y2.ADDRB10), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.021</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_7</twSrc><twDest BELType="RAM">u_dblscan/u_ram_b.B</twDest><twTotPathDel>1.053</twTotPathDel><twClkSkew dest = "0.054" src = "0.022">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>u_dblscan/hpos_o_7</twSrc><twDest BELType='RAM'>u_dblscan/u_ram_b.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X13Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_dblscan/hpos_o&lt;6&gt;</twComp><twBEL>u_dblscan/hpos_o_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.714</twDelInfo><twComp>u_dblscan/hpos_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y2.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_dblscan/u_ram_b</twComp><twBEL>u_dblscan/u_ram_b.B</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.714</twRouteDel><twTotDel>1.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/ovs_t1 (SLICE_X31Y50.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.036</twSlack><twSrc BELType="FF">u_dblscan/ovs</twSrc><twDest BELType="FF">u_dblscan/ovs_t1</twDest><twTotPathDel>1.035</twTotPathDel><twClkSkew dest = "0.015" src = "0.016">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_dblscan/ovs</twSrc><twDest BELType='FF'>u_dblscan/ovs_t1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X30Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>u_dblscan/ovs</twComp><twBEL>u_dblscan/ovs</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y50.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>u_dblscan/ovs</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>u_dblscan/ovs_t1</twComp><twBEL>u_dblscan/ovs_t1</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>1.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_fx&quot;
        TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;</twPinLimitBanner><twPinLimit anchorID="68" type="MINLOWPULSE" name="Tbpwl" slack="46.824" period="50.000" constraintValue="25.000" deviceLimit="1.588" physResource="u_dblscan/u_ram_a/CLKB" logResource="u_dblscan/u_ram_a.B/CLKB" locationPin="RAMB16_X0Y3.CLKB" clockNet="Clk_x2"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Tbpwh" slack="46.824" period="50.000" constraintValue="25.000" deviceLimit="1.588" physResource="u_dblscan/u_ram_a/CLKB" logResource="u_dblscan/u_ram_a.B/CLKB" locationPin="RAMB16_X0Y3.CLKB" clockNet="Clk_x2"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tbp" slack="46.824" period="50.000" constraintValue="50.000" deviceLimit="3.176" freqLimit="314.861" physResource="u_dblscan/u_ram_a/CLKB" logResource="u_dblscan/u_ram_a.B/CLKB" locationPin="RAMB16_X0Y3.CLKB" clockNet="Clk_x2"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;I_PS2_CLK&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE &quot;I_CLK_REF&quot; RISING;" ScopeName="">COMP &quot;I_PS2_CLK&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.558</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/PS2_Clk_r_0 (SLICE_X67Y39.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstOffIn anchorID="73" twDataPathType="twDataPathMaxDelay"><twSlack>2.442</twSlack><twSrc BELType="PAD">I_PS2_CLK</twSrc><twDest BELType="FF">kbd/PS2_Clk_r_0</twDest><twClkDel>-0.469</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>kbd/PS2_Clk_r&lt;1&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>I_PS2_CLK</twOffSrc><twOffDest>I_CLK_REF</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>I_PS2_CLK</twSrc><twDest BELType='FF'>kbd/PS2_Clk_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P60.PAD</twSrcSite><twPathDel><twSite>P60.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>I_PS2_CLK</twComp><twBEL>I_PS2_CLK</twBEL><twBEL>I_PS2_CLK_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.418</twDelInfo><twComp>I_PS2_CLK_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>kbd/PS2_Clk_r&lt;1&gt;</twComp><twBEL>kbd/PS2_Clk_r_0</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.418</twRouteDel><twTotDel>2.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk</twDestClk><twPctLog>79.9</twPctLog><twPctRoute>20.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>kbd/PS2_Clk_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.724</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-1.518</twLogDel><twRouteDel>1.049</twRouteDel><twTotDel>-0.469</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;I_PS2_CLK&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/PS2_Clk_r_0 (SLICE_X67Y39.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstOffIn anchorID="75" twDataPathType="twDataPathMinDelay"><twSlack>15.962</twSlack><twSrc BELType="PAD">I_PS2_CLK</twSrc><twDest BELType="FF">kbd/PS2_Clk_r_0</twDest><twClkDel>0.537</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>kbd/PS2_Clk_r&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>I_PS2_CLK</twOffSrc><twOffDest>I_CLK_REF</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>I_PS2_CLK</twSrc><twDest BELType='FF'>kbd/PS2_Clk_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P60.PAD</twSrcSite><twPathDel><twSite>P60.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>I_PS2_CLK</twComp><twBEL>I_PS2_CLK</twBEL><twBEL>I_PS2_CLK_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.334</twDelInfo><twComp>I_PS2_CLK_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>kbd/PS2_Clk_r&lt;1&gt;</twComp><twBEL>kbd/PS2_Clk_r_0</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.334</twRouteDel><twTotDel>1.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>kbd/PS2_Clk_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-0.763</twLogDel><twRouteDel>1.300</twRouteDel><twTotDel>0.537</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="76" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;I_PS2_DATA&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE &quot;I_CLK_REF&quot; RISING;" ScopeName="">COMP &quot;I_PS2_DATA&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.701</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/PS2_Data_r_0 (SLICE_X65Y16.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstOffIn anchorID="78" twDataPathType="twDataPathMaxDelay"><twSlack>1.299</twSlack><twSrc BELType="PAD">I_PS2_DATA</twSrc><twDest BELType="FF">kbd/PS2_Data_r_0</twDest><twClkDel>-0.465</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>kbd/PS2_Data_r&lt;1&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>I_PS2_DATA</twOffSrc><twOffDest>I_CLK_REF</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>I_PS2_DATA</twSrc><twDest BELType='FF'>kbd/PS2_Data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P58.PAD</twSrcSite><twPathDel><twSite>P58.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>I_PS2_DATA</twComp><twBEL>I_PS2_DATA</twBEL><twBEL>I_PS2_DATA_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.565</twDelInfo><twComp>I_PS2_DATA_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>kbd/PS2_Data_r&lt;1&gt;</twComp><twBEL>kbd/PS2_Data_r_0</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>1.565</twRouteDel><twTotDel>3.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>kbd/PS2_Data_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.724</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-1.518</twLogDel><twRouteDel>1.053</twRouteDel><twTotDel>-0.465</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;I_PS2_DATA&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/PS2_Data_r_0 (SLICE_X65Y16.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstOffIn anchorID="80" twDataPathType="twDataPathMinDelay"><twSlack>16.876</twSlack><twSrc BELType="PAD">I_PS2_DATA</twSrc><twDest BELType="FF">kbd/PS2_Data_r_0</twDest><twClkDel>0.541</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>kbd/PS2_Data_r&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>I_PS2_DATA</twOffSrc><twOffDest>I_CLK_REF</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>I_PS2_DATA</twSrc><twDest BELType='FF'>kbd/PS2_Data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P58.PAD</twSrcSite><twPathDel><twSite>P58.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>I_PS2_DATA</twComp><twBEL>I_PS2_DATA</twBEL><twBEL>I_PS2_DATA_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.252</twDelInfo><twComp>I_PS2_DATA_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y16.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>kbd/PS2_Data_r&lt;1&gt;</twComp><twBEL>kbd/PS2_Data_r_0</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>kbd/PS2_Data_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-0.763</twLogDel><twRouteDel>1.304</twRouteDel><twTotDel>0.541</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="81" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;I_RESET&quot; OFFSET = IN 10 ns VALID 20 ns BEFORE &quot;I_CLK_REF&quot; RISING;" ScopeName="">COMP &quot;I_RESET&quot; OFFSET = IN 10 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot; &quot;RISING&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="82" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMEGRP &quot;Outputs&quot; OFFSET = OUT 20 ns AFTER &quot;I_CLK_REF&quot;;" ScopeName="">TIMEGRP &quot;Outputs&quot; OFFSET = OUT 20 ns AFTER COMP &quot;I_CLK_REF&quot;;</twConstName><twItemCnt>7</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.026</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_VIDEO_G (P15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffOut anchorID="84" twDataPathType="twDataPathMaxDelay"><twSlack>13.974</twSlack><twSrc BELType="FF">u_dblscan/RGB_OUT_1</twSrc><twDest BELType="PAD">O_VIDEO_G</twDest><twClkDel>0.521</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/RGB_OUT&lt;1&gt;</twClkDest><twDataDel>5.495</twDataDel><twDataSrc>u_dblscan/RGB_OUT&lt;1&gt;</twDataSrc><twDataDest>O_VIDEO_G</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_VIDEO_G</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/RGB_OUT_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-0.763</twLogDel><twRouteDel>1.284</twRouteDel><twTotDel>0.521</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>u_dblscan/RGB_OUT_1</twSrc><twDest BELType='PAD'>O_VIDEO_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X2Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_dblscan/RGB_OUT&lt;1&gt;</twComp><twBEL>u_dblscan/RGB_OUT_1</twBEL></twPathDel><twPathDel><twSite>P15.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>u_dblscan/RGB_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>P15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>O_VIDEO_G</twComp><twBEL>O_VIDEO_G_OBUF</twBEL><twBEL>O_VIDEO_G</twBEL></twPathDel><twLogDel>3.840</twLogDel><twRouteDel>1.655</twRouteDel><twTotDel>5.495</twTotDel><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_AUDIO_R (P53.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstOffOut anchorID="86" twDataPathType="twDataPathMaxDelay"><twSlack>14.031</twSlack><twSrc BELType="FF">u_dac/DACout_q</twSrc><twDest BELType="PAD">O_AUDIO_R</twDest><twClkDel>0.540</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dac/DACout_q</twClkDest><twDataDel>5.419</twDataDel><twDataSrc>u_dac/DACout_q</twDataSrc><twDataDest>O_AUDIO_R</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_AUDIO_R</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dac/DACout_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-0.763</twLogDel><twRouteDel>1.303</twRouteDel><twTotDel>0.540</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_dac/DACout_q</twSrc><twDest BELType='PAD'>O_AUDIO_R</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X64Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_dac/DACout_q</twComp><twBEL>u_dac/DACout_q</twBEL></twPathDel><twPathDel><twSite>P53.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>u_dac/DACout_q</twComp></twPathDel><twPathDel><twSite>P53.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>O_AUDIO_R</twComp><twBEL>O_AUDIO_R_OBUF</twBEL><twBEL>O_AUDIO_R</twBEL></twPathDel><twLogDel>3.900</twLogDel><twRouteDel>1.519</twRouteDel><twTotDel>5.419</twTotDel><twPctLog>72.0</twPctLog><twPctRoute>28.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_VIDEO_R (P17.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstOffOut anchorID="88" twDataPathType="twDataPathMaxDelay"><twSlack>14.173</twSlack><twSrc BELType="FF">u_dblscan/RGB_OUT_2</twSrc><twDest BELType="PAD">O_VIDEO_R</twDest><twClkDel>0.521</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/RGB_OUT&lt;2&gt;</twClkDest><twDataDel>5.296</twDataDel><twDataSrc>u_dblscan/RGB_OUT&lt;2&gt;</twDataSrc><twDataDest>O_VIDEO_R</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_VIDEO_R</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/RGB_OUT_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-0.763</twLogDel><twRouteDel>1.284</twRouteDel><twTotDel>0.521</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>u_dblscan/RGB_OUT_2</twSrc><twDest BELType='PAD'>O_VIDEO_R</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X2Y28.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_dblscan/RGB_OUT&lt;2&gt;</twComp><twBEL>u_dblscan/RGB_OUT_2</twBEL></twPathDel><twPathDel><twSite>P17.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>u_dblscan/RGB_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>P17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>O_VIDEO_R</twComp><twBEL>O_VIDEO_R_OBUF</twBEL><twBEL>O_VIDEO_R</twBEL></twPathDel><twLogDel>3.900</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>5.296</twTotDel><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;Outputs&quot; OFFSET = OUT 20 ns AFTER COMP &quot;I_CLK_REF&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_VSYNC (P68.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstOffOut anchorID="90" twDataPathType="twDataPathMinDelay"><twSlack>2.992</twSlack><twSrc BELType="FF">u_dblscan/VSYNC_OUT</twSrc><twDest BELType="PAD">O_VSYNC</twDest><twClkDel>-0.467</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/VSYNC_OUT</twClkDest><twDataDel>3.469</twDataDel><twDataSrc>u_dblscan/VSYNC_OUT</twDataSrc><twDataDest>O_VSYNC</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_VSYNC</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/VSYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.724</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-1.518</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>-0.467</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_dblscan/VSYNC_OUT</twSrc><twDest BELType='PAD'>O_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X67Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u_dblscan/VSYNC_OUT</twComp><twBEL>u_dblscan/VSYNC_OUT</twBEL></twPathDel><twPathDel><twSite>P68.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>u_dblscan/VSYNC_OUT</twComp></twPathDel><twPathDel><twSite>P68.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>O_VSYNC</twComp><twBEL>O_VSYNC_OBUF</twBEL><twBEL>O_VSYNC</twBEL></twPathDel><twLogDel>3.204</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>3.469</twTotDel><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_AUDIO_L (P54.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstOffOut anchorID="92" twDataPathType="twDataPathMinDelay"><twSlack>3.589</twSlack><twSrc BELType="FF">u_dac/DACout_q</twSrc><twDest BELType="PAD">O_AUDIO_L</twDest><twClkDel>-0.467</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dac/DACout_q</twClkDest><twDataDel>4.066</twDataDel><twDataSrc>u_dac/DACout_q</twDataSrc><twDataDest>O_AUDIO_L</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_AUDIO_L</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dac/DACout_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.724</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-1.518</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>-0.467</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_dac/DACout_q</twSrc><twDest BELType='PAD'>O_AUDIO_L</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X64Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>u_dac/DACout_q</twComp><twBEL>u_dac/DACout_q</twBEL></twPathDel><twPathDel><twSite>P54.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>u_dac/DACout_q</twComp></twPathDel><twPathDel><twSite>P54.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>O_AUDIO_L</twComp><twBEL>O_AUDIO_L_OBUF</twBEL><twBEL>O_AUDIO_L</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>4.066</twTotDel><twPctLog>80.1</twPctLog><twPctRoute>19.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_VIDEO_B (P18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstOffOut anchorID="94" twDataPathType="twDataPathMinDelay"><twSlack>3.749</twSlack><twSrc BELType="FF">u_dblscan/RGB_OUT_0</twSrc><twDest BELType="PAD">O_VIDEO_B</twDest><twClkDel>-0.482</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/RGB_OUT&lt;1&gt;</twClkDest><twDataDel>4.241</twDataDel><twDataSrc>u_dblscan/RGB_OUT&lt;1&gt;</twDataSrc><twDataDest>O_VIDEO_B</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_VIDEO_B</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/RGB_OUT_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P89.PAD</twSrcSite><twPathDel><twSite>P89.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.724</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-1.518</twLogDel><twRouteDel>1.036</twRouteDel><twTotDel>-0.482</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>u_dblscan/RGB_OUT_0</twSrc><twDest BELType='PAD'>O_VIDEO_B</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICE_X2Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>u_dblscan/RGB_OUT&lt;1&gt;</twComp><twBEL>u_dblscan/RGB_OUT_0</twBEL></twPathDel><twPathDel><twSite>P18.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>u_dblscan/RGB_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>P18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>O_VIDEO_B</twComp><twBEL>O_VIDEO_B_OBUF</twBEL><twBEL>O_VIDEO_B</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>0.985</twRouteDel><twTotDel>4.241</twTotDel><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="95"><twConstRollup name="TS_I_CLK_REF" fullName="TS_I_CLK_REF = PERIOD TIMEGRP &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 0.02 ns;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="4.101" errors="0" errorRollup="0" items="0" itemsRollup="1141840"/><twConstRollup name="TS_u_clocks_clk_dcm_op_dv" fullName="TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_dv&quot;         TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;" type="child" depth="1" requirement="100.000" prefType="period" actual="20.503" actualRollup="N/A" errors="0" errorRollup="0" items="1141562" itemsRollup="0"/><twConstRollup name="TS_u_clocks_clk_dcm_op_fx" fullName="TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_fx&quot;         TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;" type="child" depth="1" requirement="50.000" prefType="period" actual="6.759" actualRollup="N/A" errors="0" errorRollup="0" items="278" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="96">0</twUnmetConstCnt><twDataSheet anchorID="97" twNameLen="15"><twSUH2ClkList anchorID="98" twDestWidth="10" twPhaseWidth="3"><twDest>I_CLK_REF</twDest><twSUH2Clk ><twSrc>I_PS2_CLK</twSrc><twSUHTime twInternalClk ="Clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.962</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>I_PS2_DATA</twSrc><twSUHTime twInternalClk ="Clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.876</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="99" twDestWidth="9" twPhaseWidth="6"><twSrc>I_CLK_REF</twSrc><twClk2Out  twOutPad = "O_AUDIO_L" twMinTime = "3.589" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.463" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_AUDIO_R" twMinTime = "3.994" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_HSYNC" twMinTime = "3.818" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_VIDEO_B" twMinTime = "3.749" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_VIDEO_G" twMinTime = "4.040" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.026" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_VIDEO_R" twMinTime = "3.881" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_VSYNC" twMinTime = "2.992" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="100" twDestWidth="9"><twDest>I_CLK_REF</twDest><twClk2SU><twSrc>I_CLK_REF</twSrc><twRiseRise>20.503</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="101" twDestWidth="9" twWorstWindow="1.596" twWorstSetup="2.558" twWorstHold="-0.962" twWorstSetupSlack="2.442" twWorstHoldSlack="15.962" ><twConstName>COMP &quot;I_PS2_CLK&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>I_PS2_CLK</twSrc><twSUHSlackTime twSetupSlack = "2.442" twHoldSlack = "15.962" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.962</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="102" twDestWidth="10" twWorstWindow="1.825" twWorstSetup="3.701" twWorstHold="-1.876" twWorstSetupSlack="1.299" twWorstHoldSlack="16.876" ><twConstName>COMP &quot;I_PS2_DATA&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>I_PS2_DATA</twSrc><twSUHSlackTime twSetupSlack = "1.299" twHoldSlack = "16.876" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.876</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="103" twDestWidth="9" twMinSlack="13.974" twMaxSlack="15.285" twRelSkew="1.311" ><twConstName>TIMEGRP &quot;Outputs&quot; OFFSET = OUT 20 ns AFTER COMP &quot;I_CLK_REF&quot;;</twConstName><twOffOutTblRow twOutPad = "O_AUDIO_L" twSlack = "5.463" twMaxDelayCrnr="f" twMinDelay = "3.589" twMinDelayCrnr="f" twRelSkew = "0.748" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_AUDIO_R" twSlack = "5.969" twMaxDelayCrnr="f" twMinDelay = "3.994" twMinDelayCrnr="f" twRelSkew = "1.254" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_HSYNC" twSlack = "5.748" twMaxDelayCrnr="f" twMinDelay = "3.818" twMinDelayCrnr="f" twRelSkew = "1.033" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_VIDEO_B" twSlack = "5.662" twMaxDelayCrnr="f" twMinDelay = "3.749" twMinDelayCrnr="f" twRelSkew = "0.947" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_VIDEO_G" twSlack = "6.026" twMaxDelayCrnr="f" twMinDelay = "4.040" twMinDelayCrnr="f" twRelSkew = "1.311" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_VIDEO_R" twSlack = "5.827" twMaxDelayCrnr="f" twMinDelay = "3.881" twMinDelayCrnr="f" twRelSkew = "1.112" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_VSYNC" twSlack = "4.715" twMaxDelayCrnr="f" twMinDelay = "2.992" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="104"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1141849</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>8477</twConnCnt></twConstCov><twStats anchorID="105"><twMinPer>20.503</twMinPer><twFootnote number="1" /><twMaxFreq>48.773</twMaxFreq><twMinInBeforeClk>3.701</twMinInBeforeClk><twMinOutAfterClk>6.026</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun May 22 19:39:22 2011 </twTimestamp></twFoot><twClientInfo anchorID="106"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 127 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
