
*** Running vivado
    with args -log SRAMRW.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SRAMRW.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SRAMRW.tcl -notrace
Command: synth_design -top SRAMRW -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25332 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 573.305 ; gain = 242.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SRAMRW' [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/SRAMRW.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/SRAMRW.sv:59]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/SRAMRW.sv:88]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/SRAMRW.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'SRAMRW' (1#1) [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/SRAMRW.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 646.352 ; gain = 315.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 646.352 ; gain = 315.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 646.352 ; gain = 315.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SRAMRW'
INFO: [Synth 8-5545] ROM "sram_address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_light" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/SRAMRW.sv:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 646.352 ; gain = 315.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SRAMRW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'next_state_reg[30]' (LD) to 'next_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[31]' (LD) to 'next_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[29]' (LD) to 'next_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[28]' (LD) to 'next_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[27]' (LD) to 'next_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[26]' (LD) to 'next_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[25]' (LD) to 'next_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[24]' (LD) to 'next_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[23]' (LD) to 'next_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[22]' (LD) to 'next_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[21]' (LD) to 'next_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[20]' (LD) to 'next_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[19]' (LD) to 'next_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[18]' (LD) to 'next_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[17]' (LD) to 'next_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[16]' (LD) to 'next_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[15]' (LD) to 'next_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[14]' (LD) to 'next_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[13]' (LD) to 'next_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[12]' (LD) to 'next_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[11]' (LD) to 'next_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[10]' (LD) to 'next_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[9]' (LD) to 'next_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[8]' (LD) to 'next_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[7]' (LD) to 'next_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[6]' (LD) to 'next_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[5]' (LD) to 'next_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[4]' (LD) to 'next_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'next_state_reg[3]' (LD) to 'next_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mid_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mid_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mid_reg[6] )
INFO: [Synth 8-3886] merging instance 'state_reg[30]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[31]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[29]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[28]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[27]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[26]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[25]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[24]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[23]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[22]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[21]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[20]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[19]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[18]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[17]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[16]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[15]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[14]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[13]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[12]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[11]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[10]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[9]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[8]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[7]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[6]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[5]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[4]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[3]' (FDC) to 'state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mid_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram_oe_n_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sram_ce_n_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sram_address_reg[17] )
WARNING: [Synth 8-3332] Sequential element (next_state_reg[2]) is unused and will be removed from module SRAMRW.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[1]) is unused and will be removed from module SRAMRW.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[0]) is unused and will be removed from module SRAMRW.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 792.160 ; gain = 461.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 793.086 ; gain = 462.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 793.086 ; gain = 462.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     8|
|7     |IBUF |     7|
|8     |OBUF |    31|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 795.043 ; gain = 464.617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 905.367 ; gain = 599.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Digital-logic-experiments/Revision/Revision.runs/synth_1/SRAMRW.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SRAMRW_utilization_synth.rpt -pb SRAMRW_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 16:58:10 2024...
