
---------- Begin Simulation Statistics ----------
final_tick                                 3159148000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101055                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726132                       # Number of bytes of host memory used
host_op_rate                                   195795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.55                       # Real time elapsed on the host
host_tick_rate                               66441142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4804944                       # Number of instructions simulated
sim_ops                                       9309670                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003159                       # Number of seconds simulated
sim_ticks                                  3159148000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   6520209                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4727784                       # number of cc regfile writes
system.cpu.committedInsts                     4804944                       # Number of Instructions Simulated
system.cpu.committedOps                       9309670                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314957                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314957                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    179594                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   113523                       # number of floating regfile writes
system.cpu.idleCycles                          234418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                88297                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1234434                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.848232                       # Inst execution rate
system.cpu.iew.exec_refs                      1702511                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     454516                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  903708                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1431483                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                249                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7088                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               598336                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13411995                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1247995                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174525                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11677678                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5579                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                192232                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  85065                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                212820                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            269                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        49982                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          38315                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19110606                       # num instructions consuming a value
system.cpu.iew.wb_count                      11592240                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.477053                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9116767                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.834710                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11630817                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20601452                       # number of integer regfile reads
system.cpu.int_regfile_writes                12436572                       # number of integer regfile writes
system.cpu.ipc                               0.760481                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760481                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            313610      2.65%      2.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8393985     70.82%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                44541      0.38%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1311861     11.07%     84.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 489      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6574      0.06%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26832      0.23%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9951      0.08%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3388      0.03%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1230      0.01%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              32      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             193      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              22      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             32      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1217388     10.27%     95.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              435972      3.68%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           55057      0.46%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          31024      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11852203                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  164093                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              319318                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       143429                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             248476                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       69420                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005857                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   54836     78.99%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    177      0.25%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     61      0.09%     79.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   161      0.23%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2329      3.35%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1491      2.15%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6912      9.96%     95.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3453      4.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11443920                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29543254                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11448811                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17266082                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13409678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11852203                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2317                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4102319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4867                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2086                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6416575                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6083879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.948133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.067855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2278857     37.46%     37.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              830654     13.65%     51.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              881570     14.49%     65.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              674850     11.09%     76.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              555110      9.12%     85.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              391278      6.43%     92.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              281057      4.62%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              153337      2.52%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37166      0.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6083879                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.875854                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            242172                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           177081                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1431483                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              598336                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3827682                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     64                       # number of misc regfile writes
system.cpu.numCycles                          6318297                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14892                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        50051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       100610                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2432                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2606                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3789                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3432                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3432                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5065                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23389                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23389                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23389                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       710592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       710592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  710592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8497                       # Request fanout histogram
system.membus.reqLayer2.occupancy            27517000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45165250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             34942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7053                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13788                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7312                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        21671                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       129498                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                151169                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       918976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5020736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5939712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8608                       # Total snoops (count)
system.tol2bus.snoopTraffic                    167104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            59168                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041830                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.200287                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  56694     95.82%     95.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2473      4.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              59168                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           92559000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          64875997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10969993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37272                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4784                       # number of overall hits
system.l2.overall_hits::.cpu.data               37272                       # number of overall hits
system.l2.overall_hits::total                   42056                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5976                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8499                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2523                       # number of overall misses
system.l2.overall_misses::.cpu.data              5976                       # number of overall misses
system.l2.overall_misses::total                  8499                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    208603500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    466913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        675516500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    208603500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    466913000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       675516500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            43248                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50555                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           43248                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50555                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.345285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.138180                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168114                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.345285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.138180                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168114                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82680.737218                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78131.358768                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79481.880221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82680.737218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78131.358768                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79481.880221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2606                       # number of writebacks
system.l2.writebacks::total                      2606                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8498                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8498                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    183383500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    407102500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    590486000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    183383500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    407102500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    590486000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.345285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.138157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.345285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.138157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72684.700753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68134.309623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69485.290657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72684.700753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68134.309623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69485.290657                       # average overall mshr miss latency
system.l2.replacements                           8603                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35201                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35201                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7047                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7047                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          224                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           224                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             12185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12185                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3432                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    265247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     265247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.219761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.219761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77286.567599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77286.567599                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    230927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    230927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.219761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.219761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67286.567599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67286.567599                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    208603500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    208603500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.345285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.345285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82680.737218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82680.737218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    183383500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    183383500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.345285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.345285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72684.700753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72684.700753                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    201665500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    201665500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        27631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.092071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79271.029874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79271.029874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    176175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    176175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.092034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69278.411325                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69278.411325                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1935.400257                       # Cycle average of tags in use
system.l2.tags.total_refs                      100370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.423528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     213.891754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       286.400400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1435.108103                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.104439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.139844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.700736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945020                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1801                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    211843                       # Number of tag accesses
system.l2.tags.data_accesses                   211843                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002890774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8497                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2606                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8497                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2606                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    262                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8497                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2606                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.020134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.077814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    204.073002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            138     92.62%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            8      5.37%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.67%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.67%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.838926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.796317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.241550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               93     62.42%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      4.70%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39     26.17%     93.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.68%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.01%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.34%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   16768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  543808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               166784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    172.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3159031500                       # Total gap between requests
system.mem_ctrls.avgGap                     284520.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       161408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       365632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       160576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 51092256.519795842469                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 115737534.297221899033                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50828894.372786588967                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2522                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5975                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2606                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     79519250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    164184750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  81208739750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31530.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27478.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  31162217.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       161408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       382400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        543808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       161408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       161408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       166784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       166784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2522                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5975                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8497                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2606                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2606                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     51092257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    121045294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        172137551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     51092257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     51092257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52793981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52793981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52793981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     51092257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    121045294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       224931532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8235                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2509                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          153                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                89297750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              41175000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          243704000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10843.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29593.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6017                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1995                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   251.855776                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   164.036182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.591530                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1004     36.94%     36.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          761     28.00%     64.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          341     12.55%     77.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          205      7.54%     85.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          109      4.01%     89.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           78      2.87%     91.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      2.32%     94.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           18      0.66%     94.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          139      5.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                527040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             160576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              166.829791                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.828894                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8475180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4474305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       25832520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5157360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 248929200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    679409790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    640978560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1613256915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.662025                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1659695750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    105300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1394152250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        11031300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5840505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       32965380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7939620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 248929200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    748632870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    582685440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1638024315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.501924                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1507757750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    105300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1546090250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  85065                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1232464                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1284116                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4108                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1761292                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1716834                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               14019253                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1331                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1102445                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  62116                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 423369                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           29947                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            20774032                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    39041485                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 25376581                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    212000                       # Number of floating rename lookups
system.cpu.rename.committedMaps              14323631                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6450395                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      57                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  57                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3020991                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1007742                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1007742                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1007742                       # number of overall hits
system.cpu.icache.overall_hits::total         1007742                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8465                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8465                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8465                       # number of overall misses
system.cpu.icache.overall_misses::total          8465                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    332438998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    332438998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    332438998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    332438998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1016207                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1016207                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1016207                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1016207                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008330                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008330                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008330                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008330                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39272.179327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39272.179327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39272.179327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39272.179327                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2066                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    93.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7053                       # number of writebacks
system.cpu.icache.writebacks::total              7053                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1153                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1153                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1153                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1153                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7312                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7312                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7312                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7312                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    270622498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    270622498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    270622498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    270622498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007195                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007195                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007195                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007195                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37010.735503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37010.735503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37010.735503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37010.735503                       # average overall mshr miss latency
system.cpu.icache.replacements                   7053                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1007742                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1007742                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8465                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8465                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    332438998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    332438998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1016207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1016207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39272.179327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39272.179327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    270622498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    270622498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37010.735503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37010.735503                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.985207                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1015053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7311                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            138.839146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.985207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4072139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4072139                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       79577                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  483621                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  993                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 269                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 229925                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  183                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1248323                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      455200                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           222                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           273                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1016760                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           714                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   988217                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2974344                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1383676                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                652577                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  85065                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               925019                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2258                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               14347533                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9403                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         18428224                       # The number of ROB reads
system.cpu.rob.writes                        27283502                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1469637                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1469637                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1471928                       # number of overall hits
system.cpu.dcache.overall_hits::total         1471928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        64700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65373                       # number of overall misses
system.cpu.dcache.overall_misses::total         65373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1327079496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1327079496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1327079496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1327079496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1534337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1534337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1537301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1537301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042168                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042525                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20511.275054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20511.275054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20300.116195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20300.116195                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9454                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.633867                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    21.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35201                       # number of writebacks
system.cpu.dcache.writebacks::total             35201                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21873                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21873                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21873                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21873                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        42827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        43253                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43253                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    915360497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    915360497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    926265497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    926265497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027912                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027912                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028136                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028136                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21373.444252                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21373.444252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21415.057846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21415.057846                       # average overall mshr miss latency
system.cpu.dcache.replacements                  42992                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1116175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1116175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    893283500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    893283500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1165249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1165249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18202.785589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18202.785589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21869                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21869                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27205                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27205                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    497381500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    497381500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18282.723764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18282.723764                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    433795996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    433795996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       369088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       369088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27761.167029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27761.167029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15622                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15622                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    417978997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    417978997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26755.792920                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26755.792920                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2291                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2291                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          673                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          673                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2964                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2964                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.227058                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.227058                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          426                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          426                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10905000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10905000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.143725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.143725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25598.591549                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25598.591549                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.416095                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1515181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             43248                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.034707                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.416095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6192452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6192452                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3159148000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1724467                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1475806                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             85137                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               985431                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  981922                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.643912                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   51322                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            9254                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               6392                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2862                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          421                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4052150                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             83426                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5526145                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.684659                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.339453                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2310118     41.80%     41.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1394760     25.24%     67.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          514386      9.31%     76.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          459721      8.32%     84.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          222444      4.03%     88.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55803      1.01%     89.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           85410      1.55%     91.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           42300      0.77%     92.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          441203      7.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5526145                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              4804944                       # Number of instructions committed
system.cpu.commit.opsCommitted                9309670                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1316273                       # Number of memory references committed
system.cpu.commit.loads                        947862                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1052020                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     114124                       # Number of committed floating point instructions.
system.cpu.commit.integer                     8953225                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 40336                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       282341      3.03%      3.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      6370750     68.43%     71.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        44299      0.48%     71.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv      1247613     13.40%     85.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          360      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           16      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         6570      0.07%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26702      0.29%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9912      0.11%     85.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3338      0.04%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          185      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           19      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       920386      9.89%     95.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       348610      3.74%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27476      0.30%     99.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19801      0.21%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      9309670                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        441203                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   4804944                       # Number of Instructions committed
system.cpu.thread0.numOps                     9309670                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1228799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        8328398                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1724467                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1039636                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4763702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  174526                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  569                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3382                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1016209                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28458                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            6083879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.497710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.343362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3595960     59.11%     59.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   147159      2.42%     61.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    91678      1.51%     63.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   208422      3.43%     66.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   191576      3.15%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   271025      4.45%     74.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   161543      2.66%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   182829      3.01%     79.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1233687     20.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              6083879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272932                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.318140                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
