
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331480                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485028                       # Number of bytes of host memory used
host_op_rate                                   369266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8401.58                       # Real time elapsed on the host
host_tick_rate                              127459451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2784953080                       # Number of instructions simulated
sim_ops                                    3102419214                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860685639                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2263642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4527259                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 117259998                       # Number of branches fetched
system.switch_cpus.committedInsts           784953079                       # Number of instructions committed
system.switch_cpus.committedOps             874472617                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011236                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011236                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    225818589                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    221085496                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    100095808                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             9507110                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     748177074                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            748177074                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1186293424                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    691435357                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           185470272                       # Number of load instructions
system.switch_cpus.num_mem_refs             260332202                       # number of memory refs
system.switch_cpus.num_store_insts           74861930                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      78351438                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             78351438                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    102444779                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     62032504                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         531690705     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         30770431      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            591601      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         9835751      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         6508145      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2677839      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        8874653      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     10678650      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1493838      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10427222      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           591616      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        185470272     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        74861930      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          874472653                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           24                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2294323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2294298                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4588646                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2294322                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2226624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       455393                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1808225                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37017                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37017                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2226624                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3444589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3346311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6790900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6790900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    176636928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    171399424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    348036352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               348036352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2263641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2263641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2263641                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5256336852                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5086899041                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21350143509                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2253167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       941467                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4102571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41156                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2253167                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6882969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6882969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    355890816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              355890816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2749715                       # Total snoops (count)
system.tol2bus.snoopTraffic                  58290304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5044038                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.454868                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497969                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2749692     54.51%     54.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2294322     45.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     24      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5044038                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2724236814                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4783663455                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    146969728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         146969728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29667200                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29667200                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1148201                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1148201                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       231775                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            231775                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    137244489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            137244489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      27704071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27704071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      27704071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    137244489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           164948560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    462898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2267978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000878247302                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        26007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        26007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3905614                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            437240                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1148201                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    231775                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2296402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  463550                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 28424                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  652                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            74475                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            74387                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            57000                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            58905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            67616                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            66164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           399068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           269910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            90553                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           379267                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          229865                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          162518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          119545                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           77646                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           72792                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           68267                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            20618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            12258                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            13891                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13318                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            14154                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            17614                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            15102                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            14625                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            42829                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           117849                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           54174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           32337                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           35490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           17246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           16516                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           24856                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 39706134002                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11339890000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            82230721502                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17507.28                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36257.28                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1513729                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 295192                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.74                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.77                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2296402                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              463550                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1134594                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1133384                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 22969                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 23320                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25968                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 26016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 26013                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 26010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 26008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 26008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 26008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 26007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   500                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       921933                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   189.574071                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.100708                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   147.579523                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        28607      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       681830     73.96%     77.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       103625     11.24%     88.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        44022      4.77%     93.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        25602      2.78%     95.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        18231      1.98%     97.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        13699      1.49%     99.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3226      0.35%     99.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         3091      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       921933                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        26007                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     87.205906                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    83.145887                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    26.313860                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23            7      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31           82      0.32%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          345      1.33%      1.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          827      3.18%      4.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         1396      5.37%     10.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2124      8.17%     18.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2706     10.40%     28.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3047     11.72%     40.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         3139     12.07%     52.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2969     11.42%     63.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         2585      9.94%     73.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         2135      8.21%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1567      6.03%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         1200      4.61%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          693      2.66%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          492      1.89%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          282      1.08%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          196      0.75%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167          100      0.38%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           54      0.21%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           31      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           15      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            7      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        26007                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        26007                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.798170                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.786160                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.636069                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2682     10.31%     10.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             356      1.37%     11.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           22511     86.56%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             445      1.71%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              13      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        26007                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             145150592                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1819136                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               29624128                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              146969728                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29667200                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      135.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       27.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   137.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    27.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.28                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070856372381                       # Total gap between requests
system.mem_ctrls0.avgGap                    775996.37                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    145150592                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     29624128                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 135545728.726969093084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 27663848.712797597051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2296402                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       463550                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  82230721502                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24761190532671                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35808.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  53416439.51                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   66.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3765900180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2001619620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8571234420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1781570340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    375523095360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     94979688480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      571155776880                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       533.361421                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 243482786044                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 791619579595                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2816708580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1497116115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7622128500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         634647600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    350035732320                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    116440580640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      563579582235                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       526.286556                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 299495033378                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 735607332261                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    142776320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         142776320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     28623104                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       28623104                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1115440                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1115440                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       223618                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            223618                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    133328566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            133328566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      26729064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            26729064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      26729064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    133328566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           160057631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    446477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2204015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000779799458                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        25092                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        25092                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3801459                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            421674                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1115440                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    223618                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2230880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  447236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 26865                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  759                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            61168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            67331                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            56137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            81004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            65504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            70313                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           402489                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           274145                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            61741                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           355152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          219997                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          170809                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           96567                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           74514                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           75608                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           71536                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            20974                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            12460                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            13633                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            13158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            14503                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            17713                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            14966                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            14609                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            20520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           122645                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           53899                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           32090                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           36396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           17423                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           16521                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           24950                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 37997658667                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11020075000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            79322939917                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17240.20                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35990.20                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1479124                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 284474                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.11                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.72                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2230880                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              447236                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1102465                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1101550                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 22088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 22427                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 25053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 25105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 25102                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 25096                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 25093                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25093                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 25092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   485                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       886875                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   191.267252                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.871716                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   150.181048                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        28032      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       652220     73.54%     76.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        99459     11.21%     87.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        43045      4.85%     92.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        25171      2.84%     95.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        19172      2.16%     97.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        13439      1.52%     99.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3111      0.35%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3226      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       886875                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        25092                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     87.835525                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    83.776923                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    26.530953                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            6      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31           80      0.32%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          273      1.09%      1.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          739      2.95%      4.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         1363      5.43%      9.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         2030      8.09%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2543     10.13%     28.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2908     11.59%     39.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         3111     12.40%     52.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2858     11.39%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2539     10.12%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1995      7.95%     81.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         1550      6.18%     87.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1099      4.38%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          763      3.04%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          506      2.02%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          306      1.22%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          180      0.72%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167          110      0.44%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           59      0.24%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           36      0.14%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            9      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199           17      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        25092                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        25092                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.792922                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.780615                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.643996                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2658     10.59%     10.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             346      1.38%     11.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           21641     86.25%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             428      1.71%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              19      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        25092                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             141056960                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1719360                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               28573440                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              142776320                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            28623104                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      131.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       26.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   133.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    26.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.24                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070852754906                       # Total gap between requests
system.mem_ctrls1.avgGap                    799706.03                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    141056960                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     28573440                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 131722979.367600023746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 26682686.537277970463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2230880                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       447236                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  79322939917                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24787765760168                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35556.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  55424352.60                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3493452060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1856806215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8039097360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1693597680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    370326710880                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     99353440800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      569295773475                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       531.624497                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 254912380715                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 780189984924                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2838849720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1508884410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7697569740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         636923520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    352820416020                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    114095701920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      564131013810                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       526.801498                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 293379068755                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 741723296884                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        30682                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30682                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        30682                       # number of overall hits
system.l2.overall_hits::total                   30682                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2263641                       # number of demand (read+write) misses
system.l2.demand_misses::total                2263641                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2263641                       # number of overall misses
system.l2.overall_misses::total               2263641                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 195416913981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     195416913981                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 195416913981                       # number of overall miss cycles
system.l2.overall_miss_latency::total    195416913981                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2294323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2294323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2294323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2294323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986627                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986627                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86328.580363                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86328.580363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86328.580363                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86328.580363                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              455393                       # number of writebacks
system.l2.writebacks::total                    455393                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2263641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2263641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2263641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2263641                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 176061755281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 176061755281                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 176061755281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 176061755281                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986627                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77778.126161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77778.126161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77778.126161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77778.126161                       # average overall mshr miss latency
system.l2.replacements                        2749715                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       486074                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           486074                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       486074                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       486074                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1808225                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1808225                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4139                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        37017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37017                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3220472652                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3220472652                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        41156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.899431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86999.828511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86999.828511                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        37017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2904051317                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2904051317                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.899431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78451.827998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78451.827998                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        26543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2226624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2226624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 192196441329                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 192196441329                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2253167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2253167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.988220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.988220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86317.421050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86317.421050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2226624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2226624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 173157703964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 173157703964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.988220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.988220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77766.926057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77766.926057                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     2780429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2749747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.011158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.877076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    26.122664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.183659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.816333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76167667                       # Number of tag accesses
system.l2.tags.data_accesses                 76167667                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139314361                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860685639                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    784953116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2785157480                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    784953116                       # number of overall hits
system.cpu.icache.overall_hits::total      2785157480                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::total           874                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    784953116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2785158354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    784953116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2785158354                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu.icache.writebacks::total               250                       # number of writebacks
system.cpu.icache.replacements                    250                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    784953116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2785157480                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           874                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    784953116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2785158354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2785158354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               874                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3186680.038902                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935473                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108621176680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108621176680                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633389639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    248674288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        882063927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633389639                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    248674288                       # number of overall hits
system.cpu.dcache.overall_hits::total       882063927                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6152239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2294297                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8446536                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6152239                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2294297                       # number of overall misses
system.cpu.dcache.overall_misses::total       8446536                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 200467668021                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 200467668021                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 200467668021                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 200467668021                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    250968585                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    890510463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    250968585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    890510463                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009485                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87376.511420                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23733.713799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87376.511420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23733.713799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1998258                       # number of writebacks
system.cpu.dcache.writebacks::total           1998258                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2294297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2294297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2294297                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2294297                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 198554224323                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 198554224323                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 198554224323                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 198554224323                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009142                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002576                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009142                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002576                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86542.511420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86542.511420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86542.511420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86542.511420                       # average overall mshr miss latency
system.cpu.dcache.replacements                8446379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453503478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    179144101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       632647579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5814164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2253141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8067305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 197124478524                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 197124478524                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    181397242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    640714884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87488.745056                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24434.985230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2253141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2253141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 195245358930                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 195245358930                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86654.745056                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86654.745056                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179886161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     69530187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      249416348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3343189497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3343189497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     69571343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    249795579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81232.128900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8815.707305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3308865393                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3308865393                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80398.128900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80398.128900                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5324734                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     18820352                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2306427                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2306427                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5324760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     18820451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 88708.730769                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23297.242424                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2284743                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2284743                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 87874.730769                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87874.730769                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5324760                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     18820451                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5324760                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     18820451                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           928151365                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8446635                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.884157                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   137.172777                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   118.826537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.535831                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.464166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29709290315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29709290315                       # Number of data accesses

---------- End Simulation Statistics   ----------
