[[chapter3]]

== RISC-V security building blocks
=== Root of trust
RTM for measurement, reporting and updates
Device Lifecycle management
Layered attestation
Authorized Debug

=== Isolation

=== Runtime integrity

=== Control flow integrity

=== Memory safety

=== Cryptography

=== Roadmap

==== Capability based architecture

Cheri/Capstone

==== Memory safety

==== Lightweight isolation

==== Compartmentalization

==== System level isolation

WorldGuard

==== Cryptography enhancements

==== Cryptographic Data Protection 

=== Side-channel considerations [Luis Fiolhais]
Spatial timing channels and defense approaches
Temporal side channels and defense approaches

=== Supply chain considerations [Paul Elliott]

