R. B. Deokar and S. S. Sapatnekar. 1994. A Graph-theoretic approach to clock skew optimization. In Proceedings of the IEEE International Symposium on Circuits and Systems, 407--410.
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
S. H. Huang, G. Y. Ghuo, and W. L. Huang. 2011. Minimum inserted buffers for clock period minimization. J. Inf. Sci. Engin. 27, 5, 1513--1526.
Shih-Hsu Huang , Yow-Tyng Nieh, Synthesis of nonzero clock skew circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.961-976, June 2006[doi>10.1109/TCAD.2005.855923]
Kwangok Jeong , Andrew B. Kahng , Hailong Yao, Revisiting the linear programming framework for leakage power vs. performance optimization, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.127-134, March 16-18, 2009[doi>10.1109/ISQED.2009.4810282]
Andrew B. Kahng , Seokhyeong Kang , Hyein Lee , Igor L. Markov , Pankit Thapar, High-performance gate sizing with a signoff timer, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
N. Karmarkar, A new polynomial-time algorithm for linear programming, Combinatorica, v.4 n.4, p.373-395, Dec. 1984[doi>10.1007/BF02579150]
Mahesh Ketkar , Sachin S. Sapatnekar, Standby power optimization via transistor sizing and dual threshold voltage assignment, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.375-378, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774628]
Li Li , Jian Sun , Yinghai Lu , Hai Zhou , Xuan Zeng, Low power discrete voltage assignment under clock skew scheduling, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.515-520, January 25-28, 2011, Yokohama, Japan
Ing-Chao Lin , Shun-Ming Syu , Tsung-Yi Ho, NBTI tolerance and leakage reduction using gate sizing, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.11 n.1, p.1-12, September 2014[doi>10.1145/2629657]
Yifang Liu , Jiang Hu, A new algorithm for simultaneous gate sizing and threshold voltage assignment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.2, p.223-234, February 2010[doi>10.1109/TCAD.2009.2035575]
Naresh Maheshwari , Sachin S. Sapatnekar, Timing analysis and optimization of sequential circuits, Kluwer Academic Publishers, Norwell, MA, 1998
Min Ni , Seda Ogrenci Memik, Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391625]
Wing Ning, Strongly NP-hard discrete gate-sizing problems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.8, p.1045-1051, November 2006[doi>10.1109/43.298040]
Muhammet Mustafa Ozdal , Chirayu Amin , Andrey Ayupov , Steven M. Burns , Gustavo R. Wilke , Cheng Zhuo, An improved benchmark suite for the ISPD-2013 discrete cell sizing contest, Proceedings of the 2013 ACM international symposium on International symposium on physical design, March 24-27, 2013, Stateline, Nevada, USA[doi>10.1145/2451916.2451959]
Marios C. Papaefthymiou, Understanding retiming through maximum average-delay cycles, Mathematical Systems Theory, v.27 n.1, p.65-84, Jan./Feb. 1994[doi>10.1007/BF01187093]
Mohammad Rahman , Carl Sechen, Post-synthesis leakage power minimization, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
S. Shah , A. Srivastava , D. Sharma , D. Sylvester , D. Blaauw , V. Zolotov, Discrete Vt assignment and gate sizing using a self-snapping continuous formulation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.705-712, November 06-10, 2005, San Jose, CA
Narendra V. Shenoy , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Minimum padding to satisfy short path constraints, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.156-161, November 07-11, 1993, Santa Clara, California, USA
B. Taskin , I. S. Kourtev, Delay insertion method in clock skew scheduling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.4, p.651-663, November 2006[doi>10.1109/TCAD.2006.870072]
Meng Tie , Haiying Dong , Tong Wang , Xu Cheng, Dual-Vth leakage reduction with fast clock skew scheduling enhancement, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Wen-Pin Tu , Shih-Hsu Huang , Chun-Hua Cheng, Co-synthesis of data paths and clock control paths for minimum-period clock gating, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Hua-Hsin Yeh , Shih-Hsu Huang , Yow-Tyng Nieh, Leakage-power-aware clock period minimization, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
