$date
	Sun Jan 25 19:19:41 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cmos_nor_gate_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ gnd $end
$var wire 1 % n1 $end
$var wire 1 ! out $end
$var wire 1 & vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
1%
0$
0#
0"
1!
$end
#10
0!
1#
#20
0#
z%
1"
#30
1#
#40
