/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : K-2015.06-SP2
// Date      : Fri Mar  7 13:25:05 2025
/////////////////////////////////////////////////////////////


module core ( clk, sum_out, mem_in, out, inst, reset );
  output [23:0] sum_out;
  input [63:0] mem_in;
  output [159:0] out;
  input [16:0] inst;
  input clk, reset;


endmodule

