#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jan 25 18:46:32 2022
# Process ID: 19021
# Current directory: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/vivado.jou
# Running On: agustinsilva447-Lenovo-G50-80, OS: Linux, CPU Frequency: 968.062 MHz, CPU Physical cores: 2, Host memory: 12480 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2588.426 ; gain = 5.961 ; free physical = 6381 ; free virtual = 10114
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agustinsilva447/Descargas/pynq/core-comblock-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/agustinsilva447/Vitis/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2604.445 ; gain = 16.020 ; free physical = 6352 ; free virtual = 10087
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_comblock_0_0/design_1_comblock_0_0.dcp' for cell 'design_1_i/comblock_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_1/design_1_fsm_block_0_1.dcp' for cell 'design_1_i/fsm_block_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_2/design_1_fsm_block_0_2.dcp' for cell 'design_1_i/fsm_block_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_3/design_1_fsm_block_0_3.dcp' for cell 'design_1_i/fsm_block_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_4/design_1_fsm_block_0_4.dcp' for cell 'design_1_i/fsm_block_4'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_5/design_1_fsm_block_0_5.dcp' for cell 'design_1_i/fsm_block_5'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_6/design_1_fsm_block_0_6.dcp' for cell 'design_1_i/fsm_block_6'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_7/design_1_fsm_block_0_7.dcp' for cell 'design_1_i/fsm_block_7'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_sol_counter_0_0/design_1_sol_counter_0_0.dcp' for cell 'design_1_i/sol_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2604.723 ; gain = 0.000 ; free physical = 6011 ; free virtual = 9752
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.625 ; gain = 0.000 ; free physical = 5890 ; free virtual = 9641
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 2628.625 ; gain = 24.180 ; free physical = 5890 ; free virtual = 9641
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2644.621 ; gain = 15.996 ; free physical = 5883 ; free virtual = 9633

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15ce0125c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2720.434 ; gain = 75.812 ; free physical = 5498 ; free virtual = 9263

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b6ada413

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5271 ; free virtual = 9037
INFO: [Opt 31-389] Phase Retarget created 37 cells and removed 62 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182566daf

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5271 ; free virtual = 9037
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1073a007d

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5270 ; free virtual = 9036
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 245 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/fsm_block_7/U0/asout_array[7]_0_BUFG_inst to drive 37 load(s) on clock net design_1_i/fsm_block_7/U0/asout_array[7]_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: e1666a58

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5270 ; free virtual = 9036
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e1666a58

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5270 ; free virtual = 9036
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e1666a58

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5270 ; free virtual = 9036
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              37  |              62  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             245  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5270 ; free virtual = 9036
Ending Logic Optimization Task | Checksum: ef6b08c1

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5270 ; free virtual = 9036

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ef6b08c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5272 ; free virtual = 9038

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ef6b08c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5272 ; free virtual = 9038

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5272 ; free virtual = 9038
Ending Netlist Obfuscation Task | Checksum: ef6b08c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.480 ; gain = 0.000 ; free physical = 5272 ; free virtual = 9038
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2961.480 ; gain = 332.855 ; free physical = 5272 ; free virtual = 9038
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3001.500 ; gain = 0.000 ; free physical = 5266 ; free virtual = 9033
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5203 ; free virtual = 8976
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9ecf1bec

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5203 ; free virtual = 8976
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5203 ; free virtual = 8976

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9663b5bf

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5228 ; free virtual = 9000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b820b69d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5233 ; free virtual = 9007

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b820b69d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5233 ; free virtual = 9007
Phase 1 Placer Initialization | Checksum: b820b69d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5232 ; free virtual = 9007

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e1c2c781

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5230 ; free virtual = 9006

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: db933240

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5230 ; free virtual = 9006

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: db933240

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5230 ; free virtual = 9006

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 50 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 23 nets or LUTs. Breaked 0 LUT, combined 23 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5210 ; free virtual = 8990

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             23  |                    23  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             23  |                    23  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: b7138441

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5211 ; free virtual = 8991
Phase 2.4 Global Placement Core | Checksum: 103300166

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5210 ; free virtual = 8990
Phase 2 Global Placement | Checksum: 103300166

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5210 ; free virtual = 8990

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f595bcdb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5210 ; free virtual = 8990

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ddd4e8fb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5210 ; free virtual = 8989

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 172a52c6e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5210 ; free virtual = 8989

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f8a030e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5210 ; free virtual = 8989

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ab6406c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5209 ; free virtual = 8989

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16e680c9a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5209 ; free virtual = 8989

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e464e021

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5209 ; free virtual = 8989
Phase 3 Detail Placement | Checksum: e464e021

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5209 ; free virtual = 8989

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 211d7cdb3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.507 | TNS=-71.039 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c872c438

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5206 ; free virtual = 8987
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1921268bf

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5206 ; free virtual = 8987
Phase 4.1.1.1 BUFG Insertion | Checksum: 211d7cdb3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5206 ; free virtual = 8987

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.363. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18a62b3a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5198 ; free virtual = 8981

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5198 ; free virtual = 8981
Phase 4.1 Post Commit Optimization | Checksum: 18a62b3a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5198 ; free virtual = 8981

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18a62b3a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5200 ; free virtual = 8983

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18a62b3a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5200 ; free virtual = 8983
Phase 4.3 Placer Reporting | Checksum: 18a62b3a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5200 ; free virtual = 8983

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5200 ; free virtual = 8983

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5200 ; free virtual = 8983
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eebe220b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5200 ; free virtual = 8983
Ending Placer Task | Checksum: 54b234db

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5200 ; free virtual = 8983
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5216 ; free virtual = 8999
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5206 ; free virtual = 8995
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5200 ; free virtual = 8986
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5209 ; free virtual = 8995
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.27s |  WALL: 0.59s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5183 ; free virtual = 8970

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.363 | TNS=-56.956 |
Phase 1 Physical Synthesis Initialization | Checksum: b5c03553

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5183 ; free virtual = 8968
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.363 | TNS=-56.956 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: b5c03553

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5183 ; free virtual = 8968

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.363 | TNS=-56.956 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_5/U0/dut/clk_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/fsm_block_5/U0/dut/count_next[3].  Re-placed instance design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_5/U0/dut/count_next[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.261 | TNS=-56.286 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/fsm_block_7/U0/dut/count_next[0].  Re-placed instance design_1_i/fsm_block_7/U0/dut/count_reg_reg[0]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_7/U0/dut/count_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.220 | TNS=-55.774 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_3/U0/dut/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_3/U0/dut/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/fsm_block_3/U0/dut/count_next[0].  Re-placed instance design_1_i/fsm_block_3/U0/dut/count_reg_reg[0]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_3/U0/dut/count_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.211 | TNS=-54.938 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_4/U0/dut/clk_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/fsm_block_4/U0/dut/count_next[0].  Re-placed instance design_1_i/fsm_block_4/U0/dut/count_reg_reg[0]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_4/U0/dut/count_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.146 | TNS=-54.108 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_6/U0/dut/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_6/U0/dut/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/fsm_block_6/U0/dut/count_next[3].  Re-placed instance design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_6/U0/dut/count_next[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.134 | TNS=-53.653 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_2/U0/dut/clk_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/fsm_block_2/U0/dut/count_next[0].  Re-placed instance design_1_i/fsm_block_2/U0/dut/count_reg_reg[0]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_2/U0/dut/count_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.077 | TNS=-53.072 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_1/U0/dut/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/fsm_block_1/U0/dut/count_next[0].  Re-placed instance design_1_i/fsm_block_1/U0/dut/count_reg_reg[0]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_1/U0/dut/count_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.749 | TNS=-52.541 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_7/U0/dut/count_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.728 | TNS=-52.520 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/count_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/fsm_block_7/U0/dut/count_next[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.728 | TNS=-52.503 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/count_next[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/count_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/count_next[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.728 | TNS=-52.503 |
Phase 3 Critical Path Optimization | Checksum: b5c03553

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5132 ; free virtual = 8948

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.728 | TNS=-52.503 |
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/count_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/count_next[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/clk_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/count_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fsm_block_7/U0/dut/count_next[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.728 | TNS=-52.503 |
Phase 4 Critical Path Optimization | Checksum: b5c03553

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5140 ; free virtual = 8963
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5140 ; free virtual = 8963
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.728 | TNS=-52.503 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.636  |          4.453  |            0  |              0  |                     9  |           0  |           2  |  00:00:03  |
|  Total          |          0.636  |          4.453  |            0  |              0  |                     9  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5140 ; free virtual = 8963
Ending Physical Synthesis Task | Checksum: 13a475423

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5140 ; free virtual = 8963
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3105.098 ; gain = 0.000 ; free physical = 5131 ; free virtual = 8958
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6aff9cf9 ConstDB: 0 ShapeSum: 7eabca55 RouteDB: 0
Post Restoration Checksum: NetGraph: 8e895aa NumContArr: 79ae25c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 10837806

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3145.562 ; gain = 40.465 ; free physical = 4998 ; free virtual = 8833

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10837806

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3145.562 ; gain = 40.465 ; free physical = 5000 ; free virtual = 8835

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10837806

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3154.559 ; gain = 49.461 ; free physical = 4984 ; free virtual = 8820

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10837806

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3154.559 ; gain = 49.461 ; free physical = 4984 ; free virtual = 8819

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 173f6fb51

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4971 ; free virtual = 8807
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.694 | TNS=-59.212| WHS=-0.160 | THS=-15.918|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0106141 %
  Global Horizontal Routing Utilization  = 0.0121704 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1695
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1639
  Number of Partially Routed Nets     = 56
  Number of Node Overlaps             = 82

Phase 2 Router Initialization | Checksum: 10fc34467

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4968 ; free virtual = 8804

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10fc34467

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4968 ; free virtual = 8804
Phase 3 Initial Routing | Checksum: 17c977593

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4969 ; free virtual = 8804
INFO: [Route 35-580] Design has 5 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+================================================+
| Launch Clock | Capture Clock | Pin                                            |
+==============+===============+================================================+
| clk_fpga_0   | clk_fpga_0    | design_1_i/fsm_block_5/U0/logic/done_aux_reg/D |
| clk_fpga_0   | clk_fpga_0    | design_1_i/fsm_block_7/U0/logic/done_aux_reg/D |
| clk_fpga_0   | clk_fpga_0    | design_1_i/fsm_block_6/U0/logic/done_aux_reg/D |
| clk_fpga_0   | clk_fpga_0    | design_1_i/fsm_block_4/U0/logic/done_aux_reg/D |
| clk_fpga_0   | clk_fpga_0    | design_1_i/fsm_block_2/U0/logic/done_aux_reg/D |
+--------------+---------------+------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.787 | TNS=-58.042| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 43fa6585

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4965 ; free virtual = 8803

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.937 | TNS=-58.149| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1534ef0de

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8798
Phase 4 Rip-up And Reroute | Checksum: 1534ef0de

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8798

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12f9458c7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.787 | TNS=-58.042| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e2bbdc6d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8797

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e2bbdc6d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8797
Phase 5 Delay and Skew Optimization | Checksum: 1e2bbdc6d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8797

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ce22507c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.787 | TNS=-58.301| WHS=0.078  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cde09e99

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8797
Phase 6 Post Hold Fix | Checksum: 1cde09e99

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8797

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.231645 %
  Global Horizontal Routing Utilization  = 0.260565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 13096f86a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4960 ; free virtual = 8797

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13096f86a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 3186.441 ; gain = 81.344 ; free physical = 4959 ; free virtual = 8796

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9a251450

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 3218.457 ; gain = 113.359 ; free physical = 4959 ; free virtual = 8796

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.787 | TNS=-58.301| WHS=0.078  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 9a251450

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 3218.457 ; gain = 113.359 ; free physical = 4958 ; free virtual = 8796
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 3218.457 ; gain = 113.359 ; free physical = 4980 ; free virtual = 8817

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 3218.457 ; gain = 113.359 ; free physical = 4980 ; free virtual = 8822
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3218.457 ; gain = 0.000 ; free physical = 4970 ; free virtual = 8810
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
175 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_1/U0/acks_out is a gated clock net sourced by a combinational pin design_1_i/fsm_block_1/U0/acks_out_reg_i_1/O, cell design_1_i/fsm_block_1/U0/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_1/U0/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_1/U0/ce_reg_i_1/O, cell design_1_i/fsm_block_1/U0/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2/O, cell design_1_i/fsm_block_1/U0/dut/count_reg_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_1/U0/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/fsm_block_1/U0/logic/acks_out_reg_i_2/O, cell design_1_i/fsm_block_1/U0/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_1/U0/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_1/U0/reset_control_reg_i_2/O, cell design_1_i/fsm_block_1/U0/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_2/U0/acks_out is a gated clock net sourced by a combinational pin design_1_i/fsm_block_2/U0/acks_out_reg_i_1/O, cell design_1_i/fsm_block_2/U0/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_2/U0/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_2/U0/ce_reg_i_1/O, cell design_1_i/fsm_block_2/U0/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2/O, cell design_1_i/fsm_block_2/U0/dut/count_reg_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_2/U0/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/fsm_block_2/U0/logic/acks_out_reg_i_2/O, cell design_1_i/fsm_block_2/U0/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_2/U0/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_2/U0/reset_control_reg_i_2/O, cell design_1_i/fsm_block_2/U0/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_3/U0/acks_out is a gated clock net sourced by a combinational pin design_1_i/fsm_block_3/U0/acks_out_reg_i_1/O, cell design_1_i/fsm_block_3/U0/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_3/U0/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_3/U0/ce_reg_i_1/O, cell design_1_i/fsm_block_3/U0/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2/O, cell design_1_i/fsm_block_3/U0/dut/count_reg_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_3/U0/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/fsm_block_3/U0/logic/acks_out_reg_i_2/O, cell design_1_i/fsm_block_3/U0/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_3/U0/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_3/U0/reset_control_reg_i_2/O, cell design_1_i/fsm_block_3/U0/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_4/U0/acks_out is a gated clock net sourced by a combinational pin design_1_i/fsm_block_4/U0/acks_out_reg_i_1/O, cell design_1_i/fsm_block_4/U0/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_4/U0/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_4/U0/ce_reg_i_1/O, cell design_1_i/fsm_block_4/U0/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2/O, cell design_1_i/fsm_block_4/U0/dut/count_reg_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_4/U0/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/fsm_block_4/U0/logic/acks_out_reg_i_2/O, cell design_1_i/fsm_block_4/U0/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_4/U0/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_4/U0/reset_control_reg_i_2/O, cell design_1_i/fsm_block_4/U0/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_5/U0/acks_out is a gated clock net sourced by a combinational pin design_1_i/fsm_block_5/U0/acks_out_reg_i_1/O, cell design_1_i/fsm_block_5/U0/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_5/U0/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_5/U0/ce_reg_i_1/O, cell design_1_i/fsm_block_5/U0/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2/O, cell design_1_i/fsm_block_5/U0/dut/count_reg_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_5/U0/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/fsm_block_5/U0/logic/acks_out_reg_i_2/O, cell design_1_i/fsm_block_5/U0/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_5/U0/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_5/U0/reset_control_reg_i_2/O, cell design_1_i/fsm_block_5/U0/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_6/U0/acks_out is a gated clock net sourced by a combinational pin design_1_i/fsm_block_6/U0/acks_out_reg_i_1/O, cell design_1_i/fsm_block_6/U0/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_6/U0/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_6/U0/ce_reg_i_1/O, cell design_1_i/fsm_block_6/U0/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2/O, cell design_1_i/fsm_block_6/U0/dut/count_reg_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_6/U0/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/fsm_block_6/U0/logic/acks_out_reg_i_2/O, cell design_1_i/fsm_block_6/U0/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_6/U0/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_6/U0/reset_control_reg_i_2/O, cell design_1_i/fsm_block_6/U0/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_7/U0/acks_out is a gated clock net sourced by a combinational pin design_1_i/fsm_block_7/U0/acks_out_reg_i_1/O, cell design_1_i/fsm_block_7/U0/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_7/U0/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_7/U0/ce_reg_i_1/O, cell design_1_i/fsm_block_7/U0/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2/O, cell design_1_i/fsm_block_7/U0/dut/count_reg_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_7/U0/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/fsm_block_7/U0/logic/acks_out_reg_i_2/O, cell design_1_i/fsm_block_7/U0/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/fsm_block_7/U0/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/fsm_block_7/U0/reset_control_reg_i_2/O, cell design_1_i/fsm_block_7/U0/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 35 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3547.879 ; gain = 299.770 ; free physical = 4927 ; free virtual = 8786
INFO: [Common 17-206] Exiting Vivado at Tue Jan 25 18:51:01 2022...
