[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IndexAssign/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 83
LIB: work
FILE: ${SURELOG_DIR}/tests/IndexAssign/dut.sv
n<> u<82> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<82> s<81> l<1:1>
  n<> u<81> t<Source_text> p<82> c<80> l<1:1> el<5:10>
    n<> u<80> t<Description> p<81> c<79> l<1:1> el<5:10>
      n<> u<79> t<Module_declaration> p<80> c<5> l<1:1> el<5:10>
        n<> u<5> t<Module_ansi_header> p<79> c<2> s<24> l<1:1> el<1:10>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<t> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:9>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:9> el<1:9>
        n<> u<24> t<Non_port_module_item> p<79> c<23> s<52> l<2:3> el<2:33>
          n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2:3> el<2:33>
            n<> u<22> t<Module_common_item> p<23> c<21> l<2:3> el<2:33>
              n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<2:3> el<2:33>
                n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<2:3> el<2:33>
                  n<> u<19> t<Local_parameter_declaration> p<20> c<9> l<2:3> el<2:32>
                    n<> u<9> t<Data_type_or_implicit> p<19> c<8> s<18> l<2:14> el<2:26>
                      n<> u<8> t<Data_type> p<9> c<6> l<2:14> el<2:26>
                        n<> u<6> t<IntegerAtomType_Int> p<8> s<7> l<2:14> el<2:17>
                        n<> u<7> t<Signing_Unsigned> p<8> l<2:18> el<2:26>
                    n<> u<18> t<Param_assignment_list> p<19> c<17> l<2:27> el<2:32>
                      n<> u<17> t<Param_assignment> p<18> c<10> l<2:27> el<2:32>
                        n<I> u<10> t<STRING_CONST> p<17> s<16> l<2:27> el<2:28>
                        n<> u<16> t<Constant_param_expression> p<17> c<15> l<2:31> el<2:32>
                          n<> u<15> t<Constant_mintypmax_expression> p<16> c<14> l<2:31> el<2:32>
                            n<> u<14> t<Constant_expression> p<15> c<13> l<2:31> el<2:32>
                              n<> u<13> t<Constant_primary> p<14> c<12> l<2:31> el<2:32>
                                n<> u<12> t<Primary_literal> p<13> c<11> l<2:31> el<2:32>
                                  n<9> u<11> t<INT_CONST> p<12> l<2:31> el<2:32>
        n<> u<52> t<Non_port_module_item> p<79> c<51> s<77> l<3:3> el<3:21>
          n<> u<51> t<Module_or_generate_item> p<52> c<50> l<3:3> el<3:21>
            n<> u<50> t<Module_common_item> p<51> c<49> l<3:3> el<3:21>
              n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<3:3> el<3:21>
                n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<3:3> el<3:21>
                  n<> u<47> t<Data_declaration> p<48> c<46> l<3:3> el<3:21>
                    n<> u<46> t<Variable_declaration> p<47> c<42> l<3:3> el<3:21>
                      n<> u<42> t<Data_type> p<46> c<25> s<45> l<3:3> el<3:16>
                        n<> u<25> t<IntVec_TypeLogic> p<42> s<41> l<3:3> el<3:8>
                        n<> u<41> t<Packed_dimension> p<42> c<40> l<3:9> el<3:16>
                          n<> u<40> t<Constant_range> p<41> c<35> l<3:10> el<3:15>
                            n<> u<35> t<Constant_expression> p<40> c<29> s<39> l<3:10> el<3:13>
                              n<> u<29> t<Constant_expression> p<35> c<28> s<34> l<3:10> el<3:11>
                                n<> u<28> t<Constant_primary> p<29> c<27> l<3:10> el<3:11>
                                  n<> u<27> t<Primary_literal> p<28> c<26> l<3:10> el<3:11>
                                    n<I> u<26> t<STRING_CONST> p<27> l<3:10> el<3:11>
                              n<> u<34> t<BinOp_Minus> p<35> s<33> l<3:11> el<3:12>
                              n<> u<33> t<Constant_expression> p<35> c<32> l<3:12> el<3:13>
                                n<> u<32> t<Constant_primary> p<33> c<31> l<3:12> el<3:13>
                                  n<> u<31> t<Primary_literal> p<32> c<30> l<3:12> el<3:13>
                                    n<4> u<30> t<INT_CONST> p<31> l<3:12> el<3:13>
                            n<> u<39> t<Constant_expression> p<40> c<38> l<3:14> el<3:15>
                              n<> u<38> t<Constant_primary> p<39> c<37> l<3:14> el<3:15>
                                n<> u<37> t<Primary_literal> p<38> c<36> l<3:14> el<3:15>
                                  n<0> u<36> t<INT_CONST> p<37> l<3:14> el<3:15>
                      n<> u<45> t<Variable_decl_assignment_list> p<46> c<44> l<3:17> el<3:20>
                        n<> u<44> t<Variable_decl_assignment> p<45> c<43> l<3:17> el<3:20>
                          n<sig> u<43> t<STRING_CONST> p<44> l<3:17> el<3:20>
        n<> u<77> t<Non_port_module_item> p<79> c<76> s<78> l<4:3> el<4:23>
          n<> u<76> t<Module_or_generate_item> p<77> c<75> l<4:3> el<4:23>
            n<> u<75> t<Module_common_item> p<76> c<74> l<4:3> el<4:23>
              n<> u<74> t<Continuous_assign> p<75> c<73> l<4:3> el<4:23>
                n<> u<73> t<Net_assignment_list> p<74> c<72> l<4:10> el<4:22>
                  n<> u<72> t<Net_assignment> p<73> c<67> l<4:10> el<4:22>
                    n<> u<67> t<Net_lvalue> p<72> c<54> s<71> l<4:10> el<4:18>
                      n<> u<54> t<Ps_or_hierarchical_identifier> p<67> c<53> s<66> l<4:10> el<4:13>
                        n<sig> u<53> t<STRING_CONST> p<54> l<4:10> el<4:13>
                      n<> u<66> t<Constant_select> p<67> c<65> l<4:13> el<4:18>
                        n<> u<65> t<Constant_bit_select> p<66> c<64> l<4:13> el<4:18>
                          n<> u<64> t<Constant_expression> p<65> c<58> l<4:14> el<4:17>
                            n<> u<58> t<Constant_expression> p<64> c<57> s<63> l<4:14> el<4:15>
                              n<> u<57> t<Constant_primary> p<58> c<56> l<4:14> el<4:15>
                                n<> u<56> t<Primary_literal> p<57> c<55> l<4:14> el<4:15>
                                  n<I> u<55> t<STRING_CONST> p<56> l<4:14> el<4:15>
                            n<> u<63> t<BinOp_Minus> p<64> s<62> l<4:15> el<4:16>
                            n<> u<62> t<Constant_expression> p<64> c<61> l<4:16> el<4:17>
                              n<> u<61> t<Constant_primary> p<62> c<60> l<4:16> el<4:17>
                                n<> u<60> t<Primary_literal> p<61> c<59> l<4:16> el<4:17>
                                  n<7> u<59> t<INT_CONST> p<60> l<4:16> el<4:17>
                    n<> u<71> t<Expression> p<72> c<70> l<4:21> el<4:22>
                      n<> u<70> t<Primary> p<71> c<69> l<4:21> el<4:22>
                        n<> u<69> t<Primary_literal> p<70> c<68> l<4:21> el<4:22>
                          n<3> u<68> t<INT_CONST> p<69> l<4:21> el<4:22>
        n<> u<78> t<ENDMODULE> p<79> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IndexAssign/dut.sv:1:1: No timescale set for "t".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/IndexAssign/dut.sv:1:1: Compile module "work@t".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                               5
ContAssign                                             1
Design                                                 1
Identifier                                             1
IntTypespec                                            1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefObj                                                 2
RefTypespec                                            2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IndexAssign/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/IndexAssign/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@t)
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiName:work@t
  |vpiParameter:
  \_Parameter: (work@t.I), line:2:27, endln:2:32
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |UINT:9
    |vpiTypespec:
    \_RefTypespec: (work@t.I), line:2:14, endln:2:26
      |vpiParent:
      \_Parameter: (work@t.I), line:2:27, endln:2:32
      |vpiFullName:work@t.I
      |vpiActual:
      \_IntTypespec: 
    |vpiLocalParam:1
    |vpiName:I
    |vpiFullName:work@t.I
  |vpiParamAssign:
  \_ParamAssign: , line:2:27, endln:2:32
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:2:31, endln:2:32
      |vpiParent:
      \_ParamAssign: , line:2:27, endln:2:32
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@t.I), line:2:27, endln:2:32
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRange:
    \_Range: , line:3:9, endln:3:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:3:10, endln:3:13
        |vpiParent:
        \_Range: , line:3:9, endln:3:16
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@t.I), line:3:10, endln:3:11
          |vpiParent:
          \_Operation: , line:3:10, endln:3:13
          |vpiName:I
          |vpiFullName:work@t.I
          |vpiActual:
          \_Parameter: (work@t.I), line:2:27, endln:2:32
        |vpiOperand:
        \_Constant: , line:3:12, endln:3:13
          |vpiParent:
          \_Operation: , line:3:10, endln:3:13
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:9, endln:3:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@t.sig), line:3:17, endln:3:20
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@t.sig), line:3:3, endln:3:16
      |vpiParent:
      \_LogicNet: (work@t.sig), line:3:17, endln:3:20
      |vpiFullName:work@t.sig
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:sig
    |vpiFullName:work@t.sig
    |vpiNetType:36
  |vpiDefName:work@t
  |vpiNet:
  \_LogicNet: (work@t.sig), line:3:17, endln:3:20
  |vpiContAssign:
  \_ContAssign: , line:4:10, endln:4:22
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:4:21, endln:4:22
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:22
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_BitSelect: (work@t.sig), line:4:13, endln:4:18
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:22
      |vpiName:sig
      |vpiFullName:work@t.sig
      |vpiActual:
      \_LogicNet: (work@t.sig), line:3:17, endln:3:20
      |vpiIndex:
      \_Operation: , line:4:14, endln:4:17
        |vpiParent:
        \_BitSelect: (work@t.sig), line:4:13, endln:4:18
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@t.sig.I), line:4:14, endln:4:15
          |vpiParent:
          \_Operation: , line:4:14, endln:4:17
          |vpiName:I
          |vpiFullName:work@t.sig.I
          |vpiActual:
          \_Parameter: (work@t.I), line:2:27, endln:2:32
        |vpiOperand:
        \_Constant: , line:4:16, endln:4:17
          |vpiParent:
          \_Operation: , line:4:14, endln:4:17
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
|vpiTypedef:
\_ModuleTypespec: (t)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:t
  |vpiModule:
  \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
