{
  "Top": "feedback",
  "RtlTop": "feedback",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": ["config_dataflow -default_channel=fifo -fifo_depth=0"],
    "Directives": [
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequiredeventSlice}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt1Block}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt2Block}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequireddataStream}} {}",
      "inline sadSum {{off positionBoolean1}} {}",
      "unroll sadSum\/calOFLoop2 {{factor 1}} {}",
      "pipeline sad {} {}",
      "inline sad {{off positionBoolean1}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt2Col} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredretVal} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Col} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline colSADSum {} {}",
      "inline colSADSum {{off positionBoolean1}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput1} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput2} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline blockSADSum {} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredsumBlock} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition min {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinArr} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline min {} {}",
      "inline min {{off positionBoolean1}} {}",
      "inline readPixFromCol {} {}",
      "unroll readPixFromCol\/readWiderBitsLoop {} {}",
      "inline readPixFromTwoCols {} {}",
      "unroll readPixFromTwoCols\/readTwoColsWiderBitsLoop {} {}",
      "inline writePixToCol {} {}",
      "unroll writePixToCol\/writeWiderBitsLoop {} {}",
      "inline resetPix {} {}",
      "dependence writePix {{variable glPLSlices} {inter positionBoolean0type} {false positionBoolean0dependent}} {}",
      "array_partition writePix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {cyclic positionBoolean0type} {factor 1} {dim 3}} {}",
      "array_partition writePix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {complete positionBoolean0type} {dim 1}} {}",
      "inline writePix {} {}",
      "pipeline writePix {} {}",
      "resource writePix {{variable positionBooleanTextRequiredglPLSlices} {core RAM_T2P_BRAM}} {}",
      "pipeline miniSADSum {} {}",
      "array_reshape miniSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape miniSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "inline miniSADSum {} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredlocalSumReg} {complete positionBoolean0type} {dim 0}} {}",
      "array_reshape readBlockCols {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredtagCol} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape readBlockCols {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredrefCol} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline readBlockCols {} {}",
      "inline readBlockCols {} {}",
      "inline readBlockColsAndMiniSADSum {} {}",
      "inline getXandY {{off positionBoolean1}} {}",
      "pipeline getXandY\/getXandYLoop {} {}",
      "loop_tripcount getXandY\/getXandYLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "inline rwSlices {{off positionBoolean1}} {}",
      "loop_tripcount rwSlices\/rwSlicesLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "pipeline rwSlices\/rwSlicesInnerLoop {} {}",
      "pipeline rwSlices\/resetLoop {} {}",
      "inline miniSADSumWrapper {{off positionBoolean1}} {}",
      "pipeline miniSADSumWrapper\/innerLoop_1 {} {}",
      "loop_tripcount miniSADSumWrapper\/wrapperLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "loop_tripcount outputResult\/outputLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "pipeline outputResult\/outputLoop {} {}",
      "dataflow parseEvents\/DFRegion {} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredxStream} {core FIFO_SRL}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredyStream} {core FIFO_SRL}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredrefStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredrefStream} {depth 2} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredtagStreamIn} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredtagStreamIn} {depth 2} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredminiSumStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredminiSumStream} {depth 2} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredpktEventDataStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredpktEventDataStream} {depth 2} {dim 1}} {}",
      "interface testMiniSADSumWrapper {{ap_fifo positionBoolean0mode} {depth 340} {port positionBooleanTextRequiredinput1}} {}",
      "interface testMiniSADSumWrapper {{ap_fifo positionBoolean0mode} {depth 340} {port positionBooleanTextRequiredinput2}} {}",
      "interface testMiniSADSumWrapper {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {depth 20} {port positionBooleanTextRequiredminiSum}} {}",
      "interface testMiniSADSumWrapper {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {depth 20} {port positionBooleanTextRequiredOF}} {}",
      "pipeline testMiniSADSumWrapper\/readToStream {} {}",
      "pipeline testMiniSADSumWrapper\/writeFromStream {} {}",
      "dataflow testMiniSADSumWrapper {} {}",
      "loop_tripcount testMiniSADSumWrapper\/readToStream {{tripcount positionBooleanCmd} {min 1} {max 170000}} {}",
      "stream testMiniSADSumWrapper {{variable positionBooleanTextRequiredrefStream} {depth 18} {dim 1}} {}",
      "stream testMiniSADSumWrapper {{variable positionBooleanTextRequiredtagStreamIn} {depth 18} {dim 1}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 1000} {port positionBooleanTextRequireddata}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 17000} {port positionBooleanTextRequiredrefData}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 17000} {port positionBooleanTextRequiredtagData}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredpktEventDataStream} {depth 2} {dim 1}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredrefStream} {depth 2} {dim 1}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredtagStreamIn} {depth 2} {dim 1}} {}",
      "dataflow testRwslices {} {}",
      "pipeline testRwslices\/getXandYLoop {} {}",
      "pipeline testRwslices\/writeFromStream {} {}",
      "loop_tripcount testRwslices\/writeFromStream {{tripcount positionBooleanCmd} {min 1} {max 170000}} {}",
      "interface parseEvents {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn} {bundle control}} {}",
      "inline rotateSlice {{off positionBoolean1}} {}",
      "interface getXandY {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddata}} {}",
      "loop_tripcount rotateSlice\/rotateSliceOutLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "array_partition rotateSlice {{partition positionBooleanCmd} {variable positionBooleanTextRequiredareaEventRegs} {complete positionBoolean0type} {dim 2}} {}",
      "pipeline rotateSlice\/rotateSliceResetLoop {} {}",
      "inline rotateSlice\/rotateSliceResetLoop {{off positionBoolean1}} {}",
      "resource rotateSlice {{variable positionBooleanTextRequiredareaEventRegs} {core RAM_2P_LUTRAM}} {}",
      "pipeline feedback\/feedbackReadOFLoop {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "feedback",
    "Version": "1.0",
    "DisplayName": "Feedback",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/abmofAccel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/feedback_hadd_16neOg.vhd",
      "impl\/vhdl\/feedback_hcmp_16nhbi.vhd",
      "impl\/vhdl\/feedback_hdiv_16ng8j.vhd",
      "impl\/vhdl\/feedback_hmul_16nfYi.vhd",
      "impl\/vhdl\/feedback_OFRetRegs.vhd",
      "impl\/vhdl\/feedback_sitofp_3cud.vhd",
      "impl\/vhdl\/feedback_sptohp_3dEe.vhd",
      "impl\/vhdl\/feedback_uitofp_3bkb.vhd",
      "impl\/vhdl\/sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/feedback.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/feedback_hadd_16neOg.v",
      "impl\/verilog\/feedback_hcmp_16nhbi.v",
      "impl\/verilog\/feedback_hdiv_16ng8j.v",
      "impl\/verilog\/feedback_hmul_16nfYi.v",
      "impl\/verilog\/feedback_OFRetRegs.v",
      "impl\/verilog\/feedback_OFRetRegs_ram.dat",
      "impl\/verilog\/feedback_sitofp_3cud.v",
      "impl\/verilog\/feedback_sptohp_3dEe.v",
      "impl\/verilog\/feedback_uitofp_3bkb.v",
      "impl\/verilog\/sqrt_fixed_32_32_s.v",
      "impl\/verilog\/feedback.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/feedback_ap_hadd_3_full_dsp_16_ip.tcl",
      "impl\/misc\/feedback_ap_hcmp_1_no_dsp_16_ip.tcl",
      "impl\/misc\/feedback_ap_hdiv_5_no_dsp_16_ip.tcl",
      "impl\/misc\/feedback_ap_hmul_2_max_dsp_16_ip.tcl",
      "impl\/misc\/feedback_ap_sitofp_3_no_dsp_32_ip.tcl",
      "impl\/misc\/feedback_ap_sptohp_1_no_dsp_32_ip.tcl",
      "impl\/misc\/feedback_ap_uitofp_3_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "feedback_ap_hadd_3_full_dsp_16",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name feedback_ap_hadd_3_full_dsp_16 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "name": "feedback_ap_hcmp_1_no_dsp_16",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name feedback_ap_hcmp_1_no_dsp_16 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "feedback_ap_hdiv_5_no_dsp_16",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name feedback_ap_hdiv_5_no_dsp_16 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "name": "feedback_ap_hmul_2_max_dsp_16",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name feedback_ap_hmul_2_max_dsp_16 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "name": "feedback_ap_sitofp_3_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name feedback_ap_sitofp_3_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "feedback_ap_sptohp_1_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name feedback_ap_sptohp_1_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "name": "feedback_ap_uitofp_3_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name feedback_ap_uitofp_3_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "OFRet_V": {
      "type": "data",
      "dir": "in",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "6"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "miniSumRet_V": {
      "type": "data",
      "dir": "in",
      "width": "15",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "15"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "miniSumRet_V": {
      "dir": "in",
      "width": "15"
    },
    "OFRet_V": {
      "dir": "in",
      "width": "6"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "miniSumRet_V": {
      "interfaceRef": "miniSumRet_V",
      "dir": "in",
      "dataWidth": "15",
      "handshakeRef": "ap_none"
    },
    "OFRet_V": {
      "interfaceRef": "OFRet_V",
      "dir": "in",
      "dataWidth": "6",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "feedback",
      "Instances": [{
          "ModuleName": "sqrt_fixed_32_32_s",
          "InstanceName": "grp_sqrt_fixed_32_32_s_fu_247"
        }]
    },
    "Metrics": {
      "sqrt_fixed_32_32_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.69"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "409",
          "LUT": "1385",
          "DSP48E": "0"
        }
      },
      "feedback": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "115",
          "LatencyWorst": "238",
          "PipelineIIMin": "2",
          "PipelineIIMax": "239",
          "PipelineII": "2 ~ 239",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "15.23"
        },
        "Loops": [{
            "Name": "feedbackReadOFLoop",
            "TripCount": "7",
            "Latency": "216",
            "PipelineII": "28",
            "PipelineDepth": "49"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "2372",
          "LUT": "4431"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-10-10 22:13:24 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
