Coverage Report by instance with details

=================================================================================
=== Instance: /FIFO_top/FIFO_if
=== Design Unit: work.FIFO_interface
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/FIFO_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /FIFO_top/tb
=== Design Unit: work.FIFO_tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/tb/#anonblk#182146786#31#4#/#ublk#182146786#31/immed__32
                     FIFO_tb.sv(32)                     0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        16         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_tb.sv
    14                                               module FIFO_tb (FIFO_interface.TEST FIFO_if);
    15                                                   parameter FIFO_WIDTH = FIFO_if.FIFO_DEPTH;
    16                                                   parameter FIFO_DEPTH = FIFO_if.FIFO_WIDTH;
    17                                               
    18                                                   // create object
    19              1                          1         FIFO_transaction tr_obj = new();
    20                                                   
    21                                               
    22                                                   initial begin
    23                                                       // initialize design
    24              1                          1             FIFO_if.rst_n = 0;
    25              1                          1             FIFO_if.wr_en = 1;
    26              1                          1             FIFO_if.rd_en = 0;
    27              1                          1             FIFO_if.data_in = 5;
    28              1                          1             @(negedge FIFO_if.clk);
    29              1                          1             #0;
    30                                               
    31              1                          1             for (int i = 0;i<1000 ;i++ ) begin
    31              2                       1000     
    32                                                           assert(tr_obj.randomize());
    33              1                       1000                 FIFO_if.rst_n = tr_obj.rst_n;
    34              1                       1000                 FIFO_if.wr_en = tr_obj.wr_en;
    35              1                       1000                 FIFO_if.rd_en = tr_obj.rd_en;
    36              1                       1000                 FIFO_if.data_in = tr_obj.data_in;
    37              1                       1000                 @(negedge FIFO_if.clk);
    38                                                       end
    39                                               
    40                                                       // end test
    41              1                          1             test_finished = 1;
    42              1                          1             #1;


=================================================================================
=== Instance: /FIFO_top/DUT
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      13        13         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/DUT/reset_ass
                     FIFO.sv(95)                        0          1
/FIFO_top/DUT/full_ass
                     FIFO.sv(98)                        0          1
/FIFO_top/DUT/empty_ass
                     FIFO.sv(99)                        0          1
/FIFO_top/DUT/almostfull_ass
                     FIFO.sv(100)                       0          1
/FIFO_top/DUT/almost_empty_ass
                     FIFO.sv(101)                       0          1
/FIFO_top/DUT/overflow_assert
                     FIFO.sv(137)                       0          1
/FIFO_top/DUT/underflow_assert
                     FIFO.sv(138)                       0          1
/FIFO_top/DUT/wr_ack_assert
                     FIFO.sv(139)                       0          1
/FIFO_top/DUT/wr_ptr_assert
                     FIFO.sv(140)                       0          1
/FIFO_top/DUT/rd_ptr_assert
                     FIFO.sv(141)                       0          1
/FIFO_top/DUT/count_inc_assert
                     FIFO.sv(142)                       0          1
/FIFO_top/DUT/count_dec_assert
                     FIFO.sv(143)                       0          1
/FIFO_top/DUT/count_const_assert
                     FIFO.sv(144)                       0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        32         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    19                                      1033     Count coming in to IF
    19              1                         66     		if (!FIFO_if.rst_n) begin
    24              1                        468     		else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
    30              1                        499     		else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                       499     Count coming in to IF
    32              1                        223     			if (FIFO_if.full && FIFO_if.wr_en)
    34              1                        276     			else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      1033     Count coming in to IF
    41              1                         66     		if (!FIFO_if.rst_n) begin
    46              1                        283     		else if (FIFO_if.rd_en && count != 0) begin
    52              1                        684     		else begin   //fix : underflow output is sequential output not combinational
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                       684     Count coming in to IF
    53              1                         18     			if (FIFO_if.rd_en && FIFO_if.empty) begin
    56              1                        666     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                       907     Count coming in to IF
    63              1                         66     		if (!FIFO_if.rst_n) begin
    66              1                        841     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                       841     Count coming in to IF
    67              1                         69     			if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.full) begin 
    70              1                         14     			else if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.empty) begin  //fix
    73              1                        105     			else if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && !FIFO_if.full && !FIFO_if.empty) begin  //fix
    76              1                        324     			else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full) 
    78              1                         84     			else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && !FIFO_if.empty)
                                             245     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                       523     Count coming in to IF
    83              1                        108     	assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
    83              2                        415     	assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                       523     Count coming in to IF
    84              1                         38     	assign FIFO_if.empty = (count == 0)? 1 : 0;
    84              2                        485     	assign FIFO_if.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    85                                       523     Count coming in to IF
    85              1                        136     	assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; //fix : almostfull signal is high when count=FIFO_DEPTH-1 not FIFO_DEPTH-2
    85              2                        387     	assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; //fix : almostfull signal is high when count=FIFO_DEPTH-1 not FIFO_DEPTH-2
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    86                                       523     Count coming in to IF
    86              1                         42     	assign FIFO_if.almostempty = (count == 1)? 1 : 0;
    86              2                        481     	assign FIFO_if.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                       720     Count coming in to IF
    94              1                         66     		if(!FIFO_if.rst_n) begin
                                             654     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                       719     Count coming in to IF
    98              1                        719     		full_ass:         assert final(FIFO_if.full == (count == FIFO_if.FIFO_DEPTH)? 1 : 0)       else $display("at time: %t , full fails",$time);
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    99                                       719     Count coming in to IF
    99              1                        719     		empty_ass:        assert final(FIFO_if.empty == (count == 0)? 1 : 0)                      else $display("at time: %t , empty fails",$time);
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    100                                      719     Count coming in to IF
    100             1                        719     		almostfull_ass:   assert final(FIFO_if.almostfull == (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0)      else $display("at time: %t , almost full fails",$time);
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    101                                      719     Count coming in to IF
    101             1                        719     		almost_empty_ass: assert final(FIFO_if.almostempty == (count == 1)? 1 : 0 )               else $display("at time: %t , almost empty fails",$time);
Branch totals: 1 hit of 1 branch = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      32        24         8    75.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       24 Item    1  (FIFO_if.wr_en && (count < FIFO_if.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
                 FIFO_if.wr_en         Y
  (count < FIFO_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  FIFO_if.wr_en_0                 -                             
  Row   2:          1  FIFO_if.wr_en_1                 (count < FIFO_if.FIFO_DEPTH)  
  Row   3:          1  (count < FIFO_if.FIFO_DEPTH)_0  FIFO_if.wr_en                 
  Row   4:          1  (count < FIFO_if.FIFO_DEPTH)_1  FIFO_if.wr_en                 

----------------Focused Condition View-------------------
Line       32 Item    1  (FIFO_if.full && FIFO_if.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   FIFO_if.full         Y
  FIFO_if.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.full_0        -                             
  Row   2:          1  FIFO_if.full_1        FIFO_if.wr_en                 
  Row   3:          1  FIFO_if.wr_en_0       FIFO_if.full                  
  Row   4:          1  FIFO_if.wr_en_1       FIFO_if.full                  

----------------Focused Condition View-------------------
Line       46 Item    1  (FIFO_if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
   (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       -                             
  Row   2:          1  FIFO_if.rd_en_1       (count != 0)                  
  Row   3:          1  (count != 0)_0        FIFO_if.rd_en                 
  Row   4:          1  (count != 0)_1        FIFO_if.rd_en                 

----------------Focused Condition View-------------------
Line       53 Item    1  (FIFO_if.rd_en && FIFO_if.empty)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
  FIFO_if.empty         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       -                             
  Row   2:          1  FIFO_if.rd_en_1       FIFO_if.empty                 
  Row   3:    ***0***  FIFO_if.empty_0       FIFO_if.rd_en                 
  Row   4:          1  FIFO_if.empty_1       FIFO_if.rd_en                 

----------------Focused Condition View-------------------
Line       67 Item    1  ((FIFO_if.rd_en && FIFO_if.wr_en) && FIFO_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
  FIFO_if.wr_en         Y
   FIFO_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       -                             
  Row   2:          1  FIFO_if.rd_en_1       (FIFO_if.full && FIFO_if.wr_en)
  Row   3:          1  FIFO_if.wr_en_0       FIFO_if.rd_en                 
  Row   4:          1  FIFO_if.wr_en_1       (FIFO_if.full && FIFO_if.rd_en)
  Row   5:          1  FIFO_if.full_0        (FIFO_if.rd_en && FIFO_if.wr_en)
  Row   6:          1  FIFO_if.full_1        (FIFO_if.rd_en && FIFO_if.wr_en)

----------------Focused Condition View-------------------
Line       70 Item    1  ((FIFO_if.rd_en && FIFO_if.wr_en) && FIFO_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
  FIFO_if.wr_en         Y
  FIFO_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       -                             
  Row   2:          1  FIFO_if.rd_en_1       (FIFO_if.empty && FIFO_if.wr_en)
  Row   3:          1  FIFO_if.wr_en_0       FIFO_if.rd_en                 
  Row   4:          1  FIFO_if.wr_en_1       (FIFO_if.empty && FIFO_if.rd_en)
  Row   5:          1  FIFO_if.empty_0       (FIFO_if.rd_en && FIFO_if.wr_en)
  Row   6:          1  FIFO_if.empty_1       (FIFO_if.rd_en && FIFO_if.wr_en)

----------------Focused Condition View-------------------
Line       73 Item    1  (((FIFO_if.rd_en && FIFO_if.wr_en) && ~FIFO_if.full) && ~FIFO_if.empty)
Condition totals: 2 of 4 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
  FIFO_if.wr_en         Y
   FIFO_if.full         N  '_1' not hit             Hit '_1'
  FIFO_if.empty         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       -                             
  Row   2:          1  FIFO_if.rd_en_1       (~FIFO_if.empty && ~FIFO_if.full && FIFO_if.wr_en)
  Row   3:          1  FIFO_if.wr_en_0       FIFO_if.rd_en                 
  Row   4:          1  FIFO_if.wr_en_1       (~FIFO_if.empty && ~FIFO_if.full && FIFO_if.rd_en)
  Row   5:          1  FIFO_if.full_0        (~FIFO_if.empty && (FIFO_if.rd_en && FIFO_if.wr_en))
  Row   6:    ***0***  FIFO_if.full_1        (FIFO_if.rd_en && FIFO_if.wr_en)
  Row   7:          1  FIFO_if.empty_0       ((FIFO_if.rd_en && FIFO_if.wr_en) && ~FIFO_if.full)
  Row   8:    ***0***  FIFO_if.empty_1       ((FIFO_if.rd_en && FIFO_if.wr_en) && ~FIFO_if.full)

----------------Focused Condition View-------------------
Line       76 Item    1  ((~FIFO_if.rd_en && FIFO_if.wr_en) && ~FIFO_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
  FIFO_if.wr_en         Y
   FIFO_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       (~FIFO_if.full && FIFO_if.wr_en)
  Row   2:          1  FIFO_if.rd_en_1       -                             
  Row   3:          1  FIFO_if.wr_en_0       ~FIFO_if.rd_en                
  Row   4:          1  FIFO_if.wr_en_1       (~FIFO_if.full && ~FIFO_if.rd_en)
  Row   5:          1  FIFO_if.full_0        (~FIFO_if.rd_en && FIFO_if.wr_en)
  Row   6:          1  FIFO_if.full_1        (~FIFO_if.rd_en && FIFO_if.wr_en)

----------------Focused Condition View-------------------
Line       78 Item    1  ((FIFO_if.rd_en && ~FIFO_if.wr_en) && ~FIFO_if.empty)
Condition totals: 2 of 3 input terms covered = 66.66%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
  FIFO_if.wr_en         N  '_1' not hit             Hit '_1'
  FIFO_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       -                             
  Row   2:          1  FIFO_if.rd_en_1       (~FIFO_if.empty && ~FIFO_if.wr_en)
  Row   3:          1  FIFO_if.wr_en_0       (~FIFO_if.empty && FIFO_if.rd_en)
  Row   4:    ***0***  FIFO_if.wr_en_1       FIFO_if.rd_en                 
  Row   5:          1  FIFO_if.empty_0       (FIFO_if.rd_en && ~FIFO_if.wr_en)
  Row   6:          1  FIFO_if.empty_1       (FIFO_if.rd_en && ~FIFO_if.wr_en)

----------------Focused Condition View-------------------
Line       83 Item    1  (count == FIFO_if.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (count == FIFO_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (count == FIFO_if.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count == FIFO_if.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       85 Item    1  (count == (FIFO_if.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (count == (FIFO_if.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (count == (FIFO_if.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count == (FIFO_if.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       86 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       98 Item    1  (FIFO_if.full == (count == FIFO_if.FIFO_DEPTH))
Condition totals: 0 of 1 input term covered = 0.00%

                                       Input Term   Covered  Reason for no coverage   Hint
                                      -----------  --------  -----------------------  --------------
  (FIFO_if.full == (count == FIFO_if.FIFO_DEPTH))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                         Non-masking condition(s)      
 ---------  ---------  --------------------                               -------------------------     
  Row   1:    ***0***  (FIFO_if.full == (count == FIFO_if.FIFO_DEPTH))_0  -                             
  Row   2:          1  (FIFO_if.full == (count == FIFO_if.FIFO_DEPTH))_1  -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (FIFO_if.empty == (count == 0))
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FIFO_if.empty == (count == 0))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FIFO_if.empty == (count == 0))_0  -                             
  Row   2:          1  (FIFO_if.empty == (count == 0))_1  -                             

----------------Focused Condition View-------------------
Line       100 Item    1  (FIFO_if.almostfull == (count == (FIFO_if.FIFO_DEPTH - 1)))
Condition totals: 0 of 1 input term covered = 0.00%

                                                   Input Term   Covered  Reason for no coverage   Hint
                                                  -----------  --------  -----------------------  --------------
  (FIFO_if.almostfull == (count == (FIFO_if.FIFO_DEPTH - 1)))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                           -------------------------     
  Row   1:    ***0***  (FIFO_if.almostfull == (count == (FIFO_if.FIFO_DEPTH - 1)))_0  -                             
  Row   2:          1  (FIFO_if.almostfull == (count == (FIFO_if.FIFO_DEPTH - 1)))_1  -                             

----------------Focused Condition View-------------------
Line       101 Item    1  (FIFO_if.almostempty == (count == 1))
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (FIFO_if.almostempty == (count == 1))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (FIFO_if.almostempty == (count == 1))_0  -                             
  Row   2:          1  (FIFO_if.almostempty == (count == 1))_1  -                             



Directive Coverage:
    Directives                       8         8         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/DUT/overflow_cover             FIFO   Verilog  SVA  FIFO.sv(146)     219 Covered   
/FIFO_top/DUT/underflow_cover            FIFO   Verilog  SVA  FIFO.sv(147)      16 Covered   
/FIFO_top/DUT/wr_ack_cover               FIFO   Verilog  SVA  FIFO.sv(148)     452 Covered   
/FIFO_top/DUT/wr_ptr_cover               FIFO   Verilog  SVA  FIFO.sv(149)     452 Covered   
/FIFO_top/DUT/rd_ptr_cover               FIFO   Verilog  SVA  FIFO.sv(150)     272 Covered   
/FIFO_top/DUT/count_inc_cover            FIFO   Verilog  SVA  FIFO.sv(151)     314 Covered   
/FIFO_top/DUT/count_dec_cover            FIFO   Verilog  SVA  FIFO.sv(152)      79 Covered   
/FIFO_top/DUT/count_const_cover          FIFO   Verilog  SVA  FIFO.sv(153)     126 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        32         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_interface.DUT FIFO_if);
    9                                                	
    10                                               	localparam max_fifo_addr = $clog2(FIFO_if.FIFO_DEPTH);
    11                                               
    12                                               	reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
    13                                               
    14                                               	reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    15                                               	reg [max_fifo_addr:0] count;
    16                                               
    17                                               	// write operation
    18              1                       1033     	always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    19                                               		if (!FIFO_if.rst_n) begin
    20              1                         66     			wr_ptr <= 0;
    21              1                         66     			FIFO_if.overflow <= 0;  //fix: overflow signal should be zero at reset
    22              1                         66     			FIFO_if.wr_ack <= 0;    //fix: write_ack signal should be zero at reset
    23                                               		end
    24                                               		else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
    25              1                        468     			mem[wr_ptr] <= FIFO_if.data_in;
    26              1                        468     			FIFO_if.wr_ack <= 1;
    27              1                        468     			wr_ptr <= wr_ptr + 1;
    28              1                        468     			FIFO_if.overflow <= 0;  //fix: due to FIFO is not full , so overflow should be zero
    29                                               		end
    30                                               		else begin 
    31              1                        499     			FIFO_if.wr_ack <= 0; 
    32                                               			if (FIFO_if.full && FIFO_if.wr_en)
    33              1                        223     				FIFO_if.overflow <= 1;
    34                                               			else
    35              1                        276     				FIFO_if.overflow <= 0;
    36                                               		end
    37                                               	end
    38                                               
    39                                               	// read operation
    40              1                       1033     	always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    41                                               		if (!FIFO_if.rst_n) begin
    42              1                         66     			rd_ptr <= 0;
    43              1                         66     			FIFO_if.underflow <= 0;   //fix: underflow signal should be zero at reset
    44              1                         66     			FIFO_if.data_out <= 0;    //fix: dataout signal should be zero at reset
    45                                               		end
    46                                               		else if (FIFO_if.rd_en && count != 0) begin
    47              1                        283     			FIFO_if.data_out <= mem[rd_ptr];
    48              1                        283     			rd_ptr <= rd_ptr + 1;
    49              1                        283     			FIFO_if.underflow <= 0;    //fix: due to FIFO is not empty , so underflow should be zero
    50                                               		end
    51                                               
    52                                               		else begin   //fix : underflow output is sequential output not combinational
    53                                               			if (FIFO_if.rd_en && FIFO_if.empty) begin
    54              1                         18     				FIFO_if.underflow <= 1;       //fix
    55                                               			end
    56                                               			else begin
    57              1                        666     				FIFO_if.underflow <= 0;        //fix
    58                                               			end
    59                                               		end
    60                                               	end
    61                                               
    62              1                        907     	always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    63                                               		if (!FIFO_if.rst_n) begin
    64              1                         66     			count <= 0;
    65                                               		end
    66                                               		else begin
    67                                               			if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.full) begin 
    68              1                         69                         count <= count-1;  //fix: when both wr_en and rd_en are high , and full=1 , only read operation will occur
    69                                                           end
    70                                               			else if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.empty) begin  //fix
    71              1                         14                         count <= count+1; //fix: when both wr_en and rd_en are high , and empty=1 , only write operation will occur
    72                                                           end
    73                                               			else if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && !FIFO_if.full && !FIFO_if.empty) begin  //fix
    74              1                        105                         count <= count; //fix: when both wr_en and rd_en are high , and both empty=0 and full=0 , both operations (read,write) will occur
    75                                                           end
    76                                               			else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full) 
    77              1                        324     				count <= count + 1;
    78                                               			else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && !FIFO_if.empty)
    79              1                         84     				count <= count - 1;
    80                                               		end
    81                                               	end
    82                                               
    83              1                        524     	assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
    84              1                        524     	assign FIFO_if.empty = (count == 0)? 1 : 0;
    85              1                        524     	assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; //fix : almostfull signal is high when count=FIFO_DEPTH-1 not FIFO_DEPTH-2
    86              1                        524     	assign FIFO_if.almostempty = (count == 1)? 1 : 0;
    87                                               
    88                                               
    89                                               	//FIFO_Assertions
    90                                               	`ifdef SIM
    91                                               
    92                                               	//immediate assertions (combinational outputs)
    93              1                        720     	always_comb begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /FIFO_top/MONITOR
=== Design Unit: work.FIFO_monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/MONITOR

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
------------------------------------IF Branch------------------------------------
    46                                      1000     Count coming in to IF
    46              1                          1                 if (test_finished == 1) begin
                                             999     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        27         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/MONITOR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    14                                               module FIFO_monitor (FIFO_interface.MONITOR FIFO_if);
    15              1                          1         FIFO_transaction tr_monitor = new();
    16              1                          1         FIFO_coverage cov_monitor = new();
    17              1                          1         FIFO_scoreboard score_monitor = new();
    18                                               
    19                                                   initial begin
    20              1                          1             forever begin
    21              1                       1000                 @(negedge FIFO_if.clk);
    22              1                       1000                 tr_monitor.rst_n = FIFO_if.rst_n;
    23              1                       1000                 tr_monitor.wr_en = FIFO_if.wr_en;
    24              1                       1000                 tr_monitor.rd_en = FIFO_if.rd_en;
    25              1                       1000                 tr_monitor.data_in = FIFO_if.data_in;
    26              1                       1000                 tr_monitor.data_out = FIFO_if.data_out;
    27              1                       1000                 tr_monitor.wr_ack = FIFO_if.wr_ack;
    28              1                       1000                 tr_monitor.overflow = FIFO_if.overflow;
    29              1                       1000                 tr_monitor.full = FIFO_if.full;
    30              1                       1000                 tr_monitor.empty = FIFO_if.empty;
    31              1                       1000                 tr_monitor.almostfull = FIFO_if.almostfull;
    32              1                       1000                 tr_monitor.almostempty = FIFO_if.almostempty;
    33              1                       1000                 tr_monitor.underflow = FIFO_if.underflow;
    34                                                           
    35                                                           fork
    36                                                               begin
    37              1                       1000                         cov_monitor.sample_data(tr_monitor);
    38                                                               end
    39                                                               begin
    40              1                       1000                         @(posedge FIFO_if.clk);
    41              1                       1000                         score_monitor.check_data(tr_monitor);
    42                                                               end
    43                                                           join
    44                                               
    45                                                           //ending simulation
    46                                                           if (test_finished == 1) begin
    47              1                          1                     $display("****************************************************************");
    48              1                          1                     $display("****************************************************************");
    49              1                          1                     $display("************************Test Summary****************************");
    50              1                          1                     $display("the design passed by %0d correct outputs and %0d errors ",correct_count,error_count);
    51              1                          1                     $display("****************************************************************");
    52              1                          1                     $display("****************************************************************");
    53              1                          1                     $stop;


=================================================================================
=== Instance: /FIFO_top
=== Design Unit: work.FIFO_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_top.sv
    9                                                module FIFO_top ();
    10                                                   bit clk;
    11                                                   initial begin
    12              1                          1             clk = 1;
    13              1                          1             forever begin
    14              1                       2001                #1 clk = ~clk;
    14              2                       2000     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /FIFO_transaction_pkg
=== Design Unit: work.FIFO_transaction_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_transaction_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_transaction_pkg.sv
    9                                                package FIFO_transaction_pkg;
    10                                                   class FIFO_transaction;
    11                                                       parameter FIFO_WIDTH = 16;
    12                                                       parameter FIFO_DEPTH = 8;
    13                                                       rand logic [FIFO_WIDTH-1:0] data_in;
    14                                                       rand logic rst_n, wr_en, rd_en;
    15                                                       logic [FIFO_WIDTH-1:0] data_out;
    16                                                       logic wr_ack, overflow;
    17                                                       logic full, empty, almostfull, almostempty, underflow;
    18                                                       int RD_EN_ON_DIST;
    19                                                       int WR_EN_ON_DIST;
    20                                               
    21                                                       constraint reset_c {
    22                                                           rst_n dist {1:=96 , 0:=4};
    23                                                       }
    24                                               
    25                                                       constraint wr_en_c {
    26                                                           wr_en dist {1:= WR_EN_ON_DIST , 0:= 100-WR_EN_ON_DIST};
    27                                                       }
    28                                               
    29                                                       constraint rd_en_c {
    30                                                           rd_en dist {1:= RD_EN_ON_DIST , 0:= 100-RD_EN_ON_DIST};
    31                                                       }
    32                                               
    33                                                       function new(input int WR_EN_ON_DIST = 70 , RD_EN_ON_DIST = 30);
    34              1                          3                 this.RD_EN_ON_DIST = RD_EN_ON_DIST;
    35              1                          3                 this.WR_EN_ON_DIST = WR_EN_ON_DIST;


=================================================================================
=== Instance: /FIFO_scoreboard_pkg
=== Design Unit: work.FIFO_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        27         1    96.42%

================================Branch Details================================

Branch Coverage for instance /FIFO_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
------------------------------------IF Branch------------------------------------
    31                                      1000     Count coming in to IF
    31              1                    ***0***                 if (data_out_ref != checked_data_obj.data_out || wr_ack_ref != checked_data_obj.wr_ack || overflow_ref != checked_data_obj.overflow ||
    38              1                       1000                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                      1000     Count coming in to IF
    45              1                         34                 if (!golden_model_obj.rst_n) begin
    50              1                        468                 else if (golden_model_obj.wr_en && !full_ref) begin
    56              1                        498                 else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                       498     Count coming in to IF
    58              1                        223                     if (full_ref && golden_model_obj.wr_en) begin
    61              1                        275                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                      1000     Count coming in to IF
    67              1                         34                 if (!golden_model_obj.rst_n) begin
    72              1                        283                 else if (golden_model_obj.rd_en && !empty_ref) begin
    78              1                        683                 else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                       683     Count coming in to IF
    79              1                         18                     if (golden_model_obj.rd_en && empty_ref) begin
    82              1                        665                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    88                                      1000     Count coming in to IF
    88              1                         34             if (!golden_model_obj.rst_n) begin
    91              1                        966     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                       966     Count coming in to IF
    92              1                         69     			if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) && full_ref) begin //fix
    95              1                         14     			else if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) && empty_ref) begin  //fix
    98              1                        130     			else if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) && !full_ref && !empty_ref) begin  //fix
    101             1                        324     			else if ( ({golden_model_obj.wr_en,golden_model_obj.rd_en} == 2'b10) && !full_ref) 
    103             1                         84     			else if ( ({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b01) && !empty_ref)
                                             345     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    107                                     1000     Count coming in to IF
    107             1                        328                 full_ref = (count == FIFO_DEPTH)? 1 : 0;
    107             2                        672                 full_ref = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                     1000     Count coming in to IF
    108             1                         57                 empty_ref = (count == 0)? 1 : 0;
    108             2                        943                 empty_ref = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     1000     Count coming in to IF
    109             1                        205                 almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0; 
    109             2                        795                 almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                     1000     Count coming in to IF
    110             1                         77                 almostempty_ref = (count == 1)? 1 : 0;
    110             2                        923                 almostempty_ref = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      36        24        12    66.66%

================================Condition Details================================

Condition Coverage for instance /FIFO_scoreboard_pkg --

  File FIFO_scoreboard.sv
----------------Focused Condition View-------------------
Line       31 Item    1  ((this.data_out_ref != checked_data_obj.data_out) || (this.wr_ack_ref != checked_data_obj.wr_ack) || (this.overflow_ref != checked_data_obj.overflow) || (this.full_ref != checked_data_obj.full) || (this.empty_ref != checked_data_obj.empty) || (this.almostfull_ref != checked_data_obj.almostfull) || (this.almostempty_ref != checked_data_obj.almostempty) || (this.underflow_ref != checked_data_obj.underflow))
Condition totals: 0 of 8 input terms covered = 0.00%

                                              Input Term   Covered  Reason for no coverage   Hint
                                             -----------  --------  -----------------------  --------------
        (this.data_out_ref != checked_data_obj.data_out)         N  '_1' not hit             Hit '_1'
            (this.wr_ack_ref != checked_data_obj.wr_ack)         N  '_1' not hit             Hit '_1'
        (this.overflow_ref != checked_data_obj.overflow)         N  '_1' not hit             Hit '_1'
                (this.full_ref != checked_data_obj.full)         N  '_1' not hit             Hit '_1'
              (this.empty_ref != checked_data_obj.empty)         N  '_1' not hit             Hit '_1'
    (this.almostfull_ref != checked_data_obj.almostfull)         N  '_1' not hit             Hit '_1'
  (this.almostempty_ref != checked_data_obj.almostempty)         N  '_1' not hit             Hit '_1'
      (this.underflow_ref != checked_data_obj.underflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                      -------------------------     
  Row   1:          1  (this.data_out_ref != checked_data_obj.data_out)_0        ~((this.wr_ack_ref != checked_data_obj.wr_ack) || ((this.overflow_ref != checked_data_obj.overflow) || ((this.full_ref != checked_data_obj.full) || ((this.empty_ref != checked_data_obj.empty) || ((this.almostfull_ref != checked_data_obj.almostfull) || ((this.almostempty_ref != checked_data_obj.almostempty) || (this.underflow_ref != checked_data_obj.underflow)))))))
  Row   2:    ***0***  (this.data_out_ref != checked_data_obj.data_out)_1        -                             
  Row   3:          1  (this.wr_ack_ref != checked_data_obj.wr_ack)_0            (~(this.data_out_ref != checked_data_obj.data_out) && ~((this.overflow_ref != checked_data_obj.overflow) || ((this.full_ref != checked_data_obj.full) || ((this.empty_ref != checked_data_obj.empty) || ((this.almostfull_ref != checked_data_obj.almostfull) || ((this.almostempty_ref != checked_data_obj.almostempty) || (this.underflow_ref != checked_data_obj.underflow)))))))
  Row   4:    ***0***  (this.wr_ack_ref != checked_data_obj.wr_ack)_1            ~(this.data_out_ref != checked_data_obj.data_out)
  Row   5:          1  (this.overflow_ref != checked_data_obj.overflow)_0        (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~((this.full_ref != checked_data_obj.full) || ((this.empty_ref != checked_data_obj.empty) || ((this.almostfull_ref != checked_data_obj.almostfull) || ((this.almostempty_ref != checked_data_obj.almostempty) || (this.underflow_ref != checked_data_obj.underflow))))))
  Row   6:    ***0***  (this.overflow_ref != checked_data_obj.overflow)_1        (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack))
  Row   7:          1  (this.full_ref != checked_data_obj.full)_0                (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~((this.empty_ref != checked_data_obj.empty) || ((this.almostfull_ref != checked_data_obj.almostfull) || ((this.almostempty_ref != checked_data_obj.almostempty) || (this.underflow_ref != checked_data_obj.underflow)))))
  Row   8:    ***0***  (this.full_ref != checked_data_obj.full)_1                (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow))
  Row   9:          1  (this.empty_ref != checked_data_obj.empty)_0              (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~(this.full_ref != checked_data_obj.full) && ~((this.almostfull_ref != checked_data_obj.almostfull) || ((this.almostempty_ref != checked_data_obj.almostempty) || (this.underflow_ref != checked_data_obj.underflow))))
 Row   10:    ***0***  (this.empty_ref != checked_data_obj.empty)_1              (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~(this.full_ref != checked_data_obj.full))
 Row   11:          1  (this.almostfull_ref != checked_data_obj.almostfull)_0    (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~(this.full_ref != checked_data_obj.full) && ~(this.empty_ref != checked_data_obj.empty) && ~((this.almostempty_ref != checked_data_obj.almostempty) || (this.underflow_ref != checked_data_obj.underflow)))
 Row   12:    ***0***  (this.almostfull_ref != checked_data_obj.almostfull)_1    (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~(this.full_ref != checked_data_obj.full) && ~(this.empty_ref != checked_data_obj.empty))
 Row   13:          1  (this.almostempty_ref != checked_data_obj.almostempty)_0  (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~(this.full_ref != checked_data_obj.full) && ~(this.empty_ref != checked_data_obj.empty) && ~(this.almostfull_ref != checked_data_obj.almostfull) && ~(this.underflow_ref != checked_data_obj.underflow))
 Row   14:    ***0***  (this.almostempty_ref != checked_data_obj.almostempty)_1  (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~(this.full_ref != checked_data_obj.full) && ~(this.empty_ref != checked_data_obj.empty) && ~(this.almostfull_ref != checked_data_obj.almostfull))
 Row   15:          1  (this.underflow_ref != checked_data_obj.underflow)_0      (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~(this.full_ref != checked_data_obj.full) && ~(this.empty_ref != checked_data_obj.empty) && ~(this.almostfull_ref != checked_data_obj.almostfull) && ~(this.almostempty_ref != checked_data_obj.almostempty))
 Row   16:    ***0***  (this.underflow_ref != checked_data_obj.underflow)_1      (~(this.data_out_ref != checked_data_obj.data_out) && ~(this.wr_ack_ref != checked_data_obj.wr_ack) && ~(this.overflow_ref != checked_data_obj.overflow) && ~(this.full_ref != checked_data_obj.full) && ~(this.empty_ref != checked_data_obj.empty) && ~(this.almostfull_ref != checked_data_obj.almostfull) && ~(this.almostempty_ref != checked_data_obj.almostempty))

----------------Focused Condition View-------------------
Line       50 Item    1  (golden_model_obj.wr_en && ~this.full_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  golden_model_obj.wr_en         Y
           this.full_ref         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  golden_model_obj.wr_en_0  -                             
  Row   2:          1  golden_model_obj.wr_en_1  ~this.full_ref                
  Row   3:          1  this.full_ref_0           golden_model_obj.wr_en        
  Row   4:          1  this.full_ref_1           golden_model_obj.wr_en        

----------------Focused Condition View-------------------
Line       58 Item    1  (this.full_ref && golden_model_obj.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
           this.full_ref         Y
  golden_model_obj.wr_en         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  this.full_ref_0           -                             
  Row   2:          1  this.full_ref_1           golden_model_obj.wr_en        
  Row   3:          1  golden_model_obj.wr_en_0  this.full_ref                 
  Row   4:          1  golden_model_obj.wr_en_1  this.full_ref                 

----------------Focused Condition View-------------------
Line       72 Item    1  (golden_model_obj.rd_en && ~this.empty_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  golden_model_obj.rd_en         Y
          this.empty_ref         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  golden_model_obj.rd_en_0  -                             
  Row   2:          1  golden_model_obj.rd_en_1  ~this.empty_ref               
  Row   3:          1  this.empty_ref_0          golden_model_obj.rd_en        
  Row   4:          1  this.empty_ref_1          golden_model_obj.rd_en        

----------------Focused Condition View-------------------
Line       79 Item    1  (golden_model_obj.rd_en && this.empty_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  golden_model_obj.rd_en         Y
          this.empty_ref         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  golden_model_obj.rd_en_0  -                             
  Row   2:          1  golden_model_obj.rd_en_1  this.empty_ref                
  Row   3:    ***0***  this.empty_ref_0          golden_model_obj.rd_en        
  Row   4:          1  this.empty_ref_1          golden_model_obj.rd_en        

----------------Focused Condition View-------------------
Line       92 Item    1  (golden_model_obj.rd_en && golden_model_obj.wr_en && this.full_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  golden_model_obj.rd_en         Y
  golden_model_obj.wr_en         Y
           this.full_ref         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  golden_model_obj.rd_en_0  -                             
  Row   2:          1  golden_model_obj.rd_en_1  (golden_model_obj.wr_en && this.full_ref)
  Row   3:          1  golden_model_obj.wr_en_0  golden_model_obj.rd_en        
  Row   4:          1  golden_model_obj.wr_en_1  (golden_model_obj.rd_en && this.full_ref)
  Row   5:          1  this.full_ref_0           (golden_model_obj.rd_en && golden_model_obj.wr_en)
  Row   6:          1  this.full_ref_1           (golden_model_obj.rd_en && golden_model_obj.wr_en)

----------------Focused Condition View-------------------
Line       95 Item    1  (golden_model_obj.rd_en && golden_model_obj.wr_en && this.empty_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  golden_model_obj.rd_en         Y
  golden_model_obj.wr_en         Y
          this.empty_ref         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  golden_model_obj.rd_en_0  -                             
  Row   2:          1  golden_model_obj.rd_en_1  (golden_model_obj.wr_en && this.empty_ref)
  Row   3:          1  golden_model_obj.wr_en_0  golden_model_obj.rd_en        
  Row   4:          1  golden_model_obj.wr_en_1  (golden_model_obj.rd_en && this.empty_ref)
  Row   5:          1  this.empty_ref_0          (golden_model_obj.rd_en && golden_model_obj.wr_en)
  Row   6:          1  this.empty_ref_1          (golden_model_obj.rd_en && golden_model_obj.wr_en)

----------------Focused Condition View-------------------
Line       98 Item    1  (golden_model_obj.rd_en && golden_model_obj.wr_en && ~this.full_ref && ~this.empty_ref)
Condition totals: 2 of 4 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  golden_model_obj.rd_en         Y
  golden_model_obj.wr_en         Y
           this.full_ref         N  '_1' not hit             Hit '_1'
          this.empty_ref         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  golden_model_obj.rd_en_0  -                             
  Row   2:          1  golden_model_obj.rd_en_1  (golden_model_obj.wr_en && (~this.full_ref && ~this.empty_ref))
  Row   3:          1  golden_model_obj.wr_en_0  golden_model_obj.rd_en        
  Row   4:          1  golden_model_obj.wr_en_1  (golden_model_obj.rd_en && (~this.full_ref && ~this.empty_ref))
  Row   5:          1  this.full_ref_0           (golden_model_obj.rd_en && golden_model_obj.wr_en && ~this.empty_ref)
  Row   6:    ***0***  this.full_ref_1           (golden_model_obj.rd_en && golden_model_obj.wr_en)
  Row   7:          1  this.empty_ref_0          (golden_model_obj.rd_en && golden_model_obj.wr_en && ~this.full_ref)
  Row   8:    ***0***  this.empty_ref_1          (golden_model_obj.rd_en && golden_model_obj.wr_en && ~this.full_ref)

----------------Focused Condition View-------------------
Line       101 Item    1  (~golden_model_obj.rd_en && golden_model_obj.wr_en && ~this.full_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  golden_model_obj.rd_en         Y
  golden_model_obj.wr_en         Y
           this.full_ref         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  golden_model_obj.rd_en_0  (golden_model_obj.wr_en && ~this.full_ref)
  Row   2:          1  golden_model_obj.rd_en_1  -                             
  Row   3:          1  golden_model_obj.wr_en_0  ~golden_model_obj.rd_en       
  Row   4:          1  golden_model_obj.wr_en_1  (~golden_model_obj.rd_en && ~this.full_ref)
  Row   5:          1  this.full_ref_0           (~golden_model_obj.rd_en && golden_model_obj.wr_en)
  Row   6:          1  this.full_ref_1           (~golden_model_obj.rd_en && golden_model_obj.wr_en)

----------------Focused Condition View-------------------
Line       103 Item    1  (golden_model_obj.rd_en && ~golden_model_obj.wr_en && ~this.empty_ref)
Condition totals: 2 of 3 input terms covered = 66.66%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  golden_model_obj.rd_en         Y
  golden_model_obj.wr_en         N  '_1' not hit             Hit '_1'
          this.empty_ref         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  golden_model_obj.rd_en_0  -                             
  Row   2:          1  golden_model_obj.rd_en_1  (~golden_model_obj.wr_en && ~this.empty_ref)
  Row   3:          1  golden_model_obj.wr_en_0  (golden_model_obj.rd_en && ~this.empty_ref)
  Row   4:    ***0***  golden_model_obj.wr_en_1  golden_model_obj.rd_en        
  Row   5:          1  this.empty_ref_0          (golden_model_obj.rd_en && ~golden_model_obj.wr_en)
  Row   6:          1  this.empty_ref_1          (golden_model_obj.rd_en && ~golden_model_obj.wr_en)

----------------Focused Condition View-------------------
Line       107 Item    1  (this.count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 8)_0   -                             
  Row   2:          1  (this.count == 8)_1   -                             

----------------Focused Condition View-------------------
Line       108 Item    1  (this.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 0)_0   -                             
  Row   2:          1  (this.count == 0)_1   -                             

----------------Focused Condition View-------------------
Line       109 Item    1  (this.count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.count == (8 - 1))         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.count == (8 - 1))_0  -                             
  Row   2:          1  (this.count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       110 Item    1  (this.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 1)_0   -                             
  Row   2:          1  (this.count == 1)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        30         2    93.75%

================================Statement Details================================

Statement Coverage for instance /FIFO_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
    9                                                package FIFO_scoreboard_pkg;
    10                                                   import FIFO_transaction_pkg::*;
    11                                                   import shared_pkg::*;
    12                                               
    13                                                   class FIFO_scoreboard;
    14                                                       //parameters
    15                                                       parameter FIFO_WIDTH = 16;
    16                                                       parameter FIFO_DEPTH = 8;
    17                                                       localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    18                                               
    19                                                       //internal signal
    20                                                       logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    21                                                       logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    22                                                       logic [max_fifo_addr:0] count;
    23                                               
    24                                                       // refernce output
    25                                                       logic[FIFO_WIDTH-1:0] data_out_ref;
    26                                                       logic wr_ack_ref, overflow_ref;
    27                                                       logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    28                                               
    29                                                       function void check_data(FIFO_transaction checked_data_obj);
    30              1                       1000                 reference_model(checked_data_obj);
    31                                                           if (data_out_ref != checked_data_obj.data_out || wr_ack_ref != checked_data_obj.wr_ack || overflow_ref != checked_data_obj.overflow ||
    32                                                           full_ref != checked_data_obj.full || empty_ref != checked_data_obj.empty || almostfull_ref != checked_data_obj.almostfull ||
    33                                                           almostempty_ref != checked_data_obj.almostempty || underflow_ref != checked_data_obj.underflow) begin
    34                                               
    35              1                    ***0***                     $display("at time: %0t Error, Incorrect FIFO",$time);
    36              1                    ***0***                     error_count++;
    37                                                           end
    38                                                           else begin
    39              1                       1000                     correct_count++;
    40                                                           end
    41                                                       endfunction
    42                                               
    43                                                       function void reference_model(FIFO_transaction golden_model_obj);
    44                                                           // write operation
    45                                                           if (!golden_model_obj.rst_n) begin
    46              1                         34     		        wr_ptr = 0;
    47              1                         34     		        overflow_ref = 0;
    48              1                         34     		        wr_ack_ref = 0;
    49                                               	        end
    50                                                           else if (golden_model_obj.wr_en && !full_ref) begin
    51              1                        468                     mem[wr_ptr] = golden_model_obj.data_in;
    52              1                        468                     wr_ack_ref = 1;
    53              1                        468                     wr_ptr = wr_ptr + 1;
    54              1                        468                     overflow_ref = 0;
    55                                                           end
    56                                                           else begin 
    57              1                        498                     wr_ack_ref = 0; 
    58                                                               if (full_ref && golden_model_obj.wr_en) begin
    59              1                        223                         overflow_ref = 1;
    60                                                               end
    61                                                               else begin
    62              1                        275                         overflow_ref = 0;
    63                                                               end
    64                                                           end
    65                                               
    66                                                           //read operation
    67                                                           if (!golden_model_obj.rst_n) begin
    68              1                         34     		        rd_ptr = 0;
    69              1                         34     		        underflow_ref = 0;
    70              1                         34     		        data_out_ref = 0; 
    71                                               	        end
    72                                                           else if (golden_model_obj.rd_en && !empty_ref) begin
    73              1                        283                     data_out_ref = mem[rd_ptr];
    74              1                        283                     rd_ptr = rd_ptr + 1;
    75              1                        283                     underflow_ref = 0;
    76                                                           end
    77                                               
    78                                                           else begin
    79                                                               if (golden_model_obj.rd_en && empty_ref) begin
    80              1                         18                         underflow_ref = 1;
    81                                                               end
    82                                                               else begin
    83              1                        665                         underflow_ref = 0;
    84                                                               end
    85                                                           end
    86                                               
    87                                                           // count calculation
    88                                                       if (!golden_model_obj.rst_n) begin
    89              1                         34     			count = 0;
    90                                               		end
    91                                               		else begin
    92                                               			if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) && full_ref) begin //fix
    93              1                         69                         count = count-1;
    94                                                           end
    95                                               			else if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) && empty_ref) begin  //fix
    96              1                         14                         count = count+1;
    97                                                           end
    98                                               			else if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) && !full_ref && !empty_ref) begin  //fix
    99              1                        130                         count = count;
    100                                                          end
    101                                              			else if ( ({golden_model_obj.wr_en,golden_model_obj.rd_en} == 2'b10) && !full_ref) 
    102             1                        324     				count = count + 1;
    103                                              			else if ( ({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b01) && !empty_ref)
    104             1                         84     				count = count - 1;
    105                                              		end
    106                                                          // assign combinational signals (full,empty,almostfull,almostempty)
    107             1                       1000                 full_ref = (count == FIFO_DEPTH)? 1 : 0;
    108             1                       1000                 empty_ref = (count == 0)? 1 : 0;
    109             1                       1000                 almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0; 
    110             1                       1000                 almostempty_ref = (count == 1)? 1 : 0;


=================================================================================
=== Instance: /FIFO_coverage_pkg
=== Design Unit: work.FIFO_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         66        66         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage_pkg/FIFO_coverage/write_read_cover 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_enable_cvg                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       281          1          -    Covered              
        bin auto[1]                                       719          1          -    Covered              
    Coverpoint read_enable_cvg                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       691          1          -    Covered              
        bin auto[1]                                       309          1          -    Covered              
    Coverpoint full_cvg                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       671          1          -    Covered              
        bin auto[1]                                       328          1          -    Covered              
    Coverpoint empty_cvg                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       943          1          -    Covered              
        bin auto[1]                                        56          1          -    Covered              
    Coverpoint almost_full_cvg                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       794          1          -    Covered              
        bin auto[1]                                       205          1          -    Covered              
    Coverpoint almost_empty_cvg                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       922          1          -    Covered              
        bin auto[1]                                        77          1          -    Covered              
    Coverpoint write_ack_cvg                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       531          1          -    Covered              
        bin auto[1]                                       468          1          -    Covered              
    Coverpoint overflow_cvg                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       776          1          -    Covered              
        bin auto[1]                                       223          1          -    Covered              
    Coverpoint underflow_cvg                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       981          1          -    Covered              
        bin auto[1]                                        18          1          -    Covered              
    Cross write_read_full                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                 218          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  91          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 262          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 238          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  66          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 124          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin full_read_en00                       0                     -    ZERO                 
    Cross write_read_empty                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                   5          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  13          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  22          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  16          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 213          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  78          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 478          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 174          1          -    Covered              
    Cross write_read_almost_full                      100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 108          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  30          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  37          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  30          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 110          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  61          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 463          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 160          1          -    Covered              
    Cross write_read_almostempty                      100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  34          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   4          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  24          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  15          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 184          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  87          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 476          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 175          1          -    Covered              
    Cross write_read_wr_ack                           100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 144          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 324          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                  74          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  91          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 176          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_ack_wr_en00                       0                     -    ZERO                 
    Cross write_read_overflow                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  69          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 154          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 149          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  91          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 346          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin write_overflow00                     0                     -    ZERO                 
    Cross write_read_underflow                        100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  14          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 204          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   4          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  87          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 500          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin read_underflow00                     0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_coverage_pkg.sv
    9                                                package FIFO_coverage_pkg;
    10                                                   import FIFO_transaction_pkg::*;
    11                                                   class FIFO_coverage;
    12              1                          1             FIFO_transaction F_cvg_txn = new();
    13                                               
    14                                                       covergroup write_read_cover;
    15                                                           write_enable_cvg: coverpoint F_cvg_txn.wr_en;          //coverpoint for write_en signal
    16                                                           read_enable_cvg : coverpoint F_cvg_txn.rd_en;          //coverpoint for read_en signal
    17                                                           full_cvg:         coverpoint F_cvg_txn.full;           //coverpoint for full flag output
    18                                                           empty_cvg:        coverpoint F_cvg_txn.empty;          //coverpoint for empty flag output
    19                                                           almost_full_cvg:  coverpoint F_cvg_txn.almostfull;     //coverpoint for almostfull flag output
    20                                                           almost_empty_cvg: coverpoint F_cvg_txn.almostempty;    //coverpoint for almostempty flag output
    21                                                           write_ack_cvg:    coverpoint F_cvg_txn.wr_ack;         //coverpoint for write_ack flag output
    22                                                           overflow_cvg:     coverpoint F_cvg_txn.overflow;       //coverpoint for overflow flag output
    23                                                           underflow_cvg:    coverpoint F_cvg_txn.underflow;      //coverpoint for underflow flag output
    24                                               
    25                                                           write_read_full:        cross write_enable_cvg,read_enable_cvg,full_cvg{                     // cross between wr_en , rd_en , full
    26                                                               //not important for full output if write_en = 1 (as full=1 may only when wr_en=1)
    27                                                               ignore_bins full_read_en00 = binsof(read_enable_cvg) intersect {1} && binsof(full_cvg) intersect {1};
    28                                                           }
    29                                               
    30                                                           write_read_empty:       cross write_enable_cvg,read_enable_cvg,empty_cvg;               // cross between wr_en , rd_en , empty
    31                                                           write_read_almost_full: cross write_enable_cvg,read_enable_cvg,almost_full_cvg;         // cross between wr_en , rd_en , almostfull
    32                                                           write_read_almostempty: cross write_enable_cvg,read_enable_cvg,almost_empty_cvg;        // cross between wr_en , rd_en , almostempty
    33                                               
    34                                                           write_read_wr_ack:      cross write_enable_cvg,read_enable_cvg,write_ack_cvg{            // cross between wr_en , rd_en , wr_ack
    35                                                               //not important for wr_ack output if write_en = 0 (as wr_ack=1 only when wr_en=1)
    36                                                               ignore_bins wr_ack_wr_en00 = binsof(write_enable_cvg) intersect {0} && binsof(write_ack_cvg) intersect {1};  
    37                                                           }
    38                                               
    39                                                           write_read_overflow:    cross write_enable_cvg,read_enable_cvg,overflow_cvg{             // cross between wr_en , rd_en , overflow
    40                                                               //not important for overflow output if write_en = 0 (as overflow occurs only when wr_en=1)
    41                                                               ignore_bins write_overflow00 = binsof(write_enable_cvg) intersect {0} && binsof(overflow_cvg) intersect {1};  
    42                                                           }
    43                                               
    44                                                           write_read_underflow:   cross write_enable_cvg,read_enable_cvg,underflow_cvg{            // cross between wr_en , rd_en , underflow
    45                                                               //not important for underflow output if read_en = 0 (as underflow occurs only when rd_en=1)
    46                                                               ignore_bins read_underflow00 = binsof(read_enable_cvg) intersect {0} && binsof(underflow_cvg) intersect {1};  
    47                                                           }
    48                                                       endgroup
    49                                               
    50                                                       function void sample_data(input FIFO_transaction F_txn);
    51              1                       1000                 this.F_cvg_txn = F_txn;
    52              1                       1000                 this.write_read_cover.sample();    //sampling the covergroup
    53                                                       endfunction
    54                                               
    55                                                       function new();
    56              1                          1                 write_read_cover = new();


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage_pkg/FIFO_coverage/write_read_cover 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_enable_cvg                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       281          1          -    Covered              
        bin auto[1]                                       719          1          -    Covered              
    Coverpoint read_enable_cvg                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       691          1          -    Covered              
        bin auto[1]                                       309          1          -    Covered              
    Coverpoint full_cvg                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       671          1          -    Covered              
        bin auto[1]                                       328          1          -    Covered              
    Coverpoint empty_cvg                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       943          1          -    Covered              
        bin auto[1]                                        56          1          -    Covered              
    Coverpoint almost_full_cvg                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       794          1          -    Covered              
        bin auto[1]                                       205          1          -    Covered              
    Coverpoint almost_empty_cvg                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       922          1          -    Covered              
        bin auto[1]                                        77          1          -    Covered              
    Coverpoint write_ack_cvg                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       531          1          -    Covered              
        bin auto[1]                                       468          1          -    Covered              
    Coverpoint overflow_cvg                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       776          1          -    Covered              
        bin auto[1]                                       223          1          -    Covered              
    Coverpoint underflow_cvg                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       981          1          -    Covered              
        bin auto[1]                                        18          1          -    Covered              
    Cross write_read_full                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                 218          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  91          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 262          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 238          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  66          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 124          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin full_read_en00                       0                     -    ZERO                 
    Cross write_read_empty                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                   5          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  13          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  22          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  16          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 213          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  78          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 478          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 174          1          -    Covered              
    Cross write_read_almost_full                      100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 108          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  30          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  37          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  30          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 110          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  61          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 463          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 160          1          -    Covered              
    Cross write_read_almostempty                      100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  34          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   4          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  24          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  15          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 184          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  87          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 476          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 175          1          -    Covered              
    Cross write_read_wr_ack                           100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 144          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 324          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                  74          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  91          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 176          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_ack_wr_en00                       0                     -    ZERO                 
    Cross write_read_overflow                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  69          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 154          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 149          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  91          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 346          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin write_overflow00                     0                     -    ZERO                 
    Cross write_read_underflow                        100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  14          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 204          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   4          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  87          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 500          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin read_underflow00                     0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/DUT/overflow_cover             FIFO   Verilog  SVA  FIFO.sv(146)     219 Covered   
/FIFO_top/DUT/underflow_cover            FIFO   Verilog  SVA  FIFO.sv(147)      16 Covered   
/FIFO_top/DUT/wr_ack_cover               FIFO   Verilog  SVA  FIFO.sv(148)     452 Covered   
/FIFO_top/DUT/wr_ptr_cover               FIFO   Verilog  SVA  FIFO.sv(149)     452 Covered   
/FIFO_top/DUT/rd_ptr_cover               FIFO   Verilog  SVA  FIFO.sv(150)     272 Covered   
/FIFO_top/DUT/count_inc_cover            FIFO   Verilog  SVA  FIFO.sv(151)     314 Covered   
/FIFO_top/DUT/count_dec_cover            FIFO   Verilog  SVA  FIFO.sv(152)      79 Covered   
/FIFO_top/DUT/count_const_cover          FIFO   Verilog  SVA  FIFO.sv(153)     126 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 8

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/tb/#anonblk#182146786#31#4#/#ublk#182146786#31/immed__32
                     FIFO_tb.sv(32)                     0          1
/FIFO_top/DUT/reset_ass
                     FIFO.sv(95)                        0          1
/FIFO_top/DUT/full_ass
                     FIFO.sv(98)                        0          1
/FIFO_top/DUT/empty_ass
                     FIFO.sv(99)                        0          1
/FIFO_top/DUT/almostfull_ass
                     FIFO.sv(100)                       0          1
/FIFO_top/DUT/almost_empty_ass
                     FIFO.sv(101)                       0          1
/FIFO_top/DUT/overflow_assert
                     FIFO.sv(137)                       0          1
/FIFO_top/DUT/underflow_assert
                     FIFO.sv(138)                       0          1
/FIFO_top/DUT/wr_ack_assert
                     FIFO.sv(139)                       0          1
/FIFO_top/DUT/wr_ptr_assert
                     FIFO.sv(140)                       0          1
/FIFO_top/DUT/rd_ptr_assert
                     FIFO.sv(141)                       0          1
/FIFO_top/DUT/count_inc_assert
                     FIFO.sv(142)                       0          1
/FIFO_top/DUT/count_dec_assert
                     FIFO.sv(143)                       0          1
/FIFO_top/DUT/count_const_assert
                     FIFO.sv(144)                       0          1

Total Coverage By Instance (filtered view): 95.32%

