// Create a single D flip-flop.

module top_module (
    input clk,    
    input d,
    output reg q );

    always@(posedge clk)
        begin
            q <= d;
        end

endmodule
