# ALU design in system verilog  

## Operation table
| op values | Operations | Status |
| :-: | :-: | :-: |
| 0000 | add | :heavy_check_mark: |
| 0001 | sub | :heavy_check_mark: |
| 0010 | and | :heavy_check_mark: |
| 0011 | or  | :heavy_check_mark: |
| 0100 | xor | :heavy_check_mark: |
| 0101 | sll | :heavy_check_mark: |
| 0110 | srl | :heavy_check_mark: |
| 0111 | sra | :heavy_check_mark: |

--- 

## Environment
- compiler - vivado / EDA playground

--- 
