Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 20 11:38:47 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file convolveMedium_control_sets_placed.rpt
| Design       : convolveMedium
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           23 |
| Yes          | No                    | No                     |             546 |          251 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
| Clock Signal |                                   Enable Signal                                  |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  ap_clk      | convolveMedium_convm_s_axi_U/rdata_data[31]_i_2_n_0                              |                                                     |                3 |              5 |
|  ap_clk      | ap_CS_fsm_state6                                                                 |                                                     |                4 |              8 |
|  ap_clk      | ap_CS_fsm_state27                                                                |                                                     |                2 |              8 |
|  ap_clk      | ap_CS_fsm_state5                                                                 |                                                     |                6 |              8 |
|  ap_clk      | convolveMedium_macud_U18/convolveMedium_macud_DSP48_1_U/p_0                      |                                                     |                4 |              8 |
|  ap_clk      | ap_CS_fsm_state33                                                                | c_reg_3490                                          |                5 |              8 |
|  ap_clk      | ap_CS_fsm_reg_n_0_[15]                                                           |                                                     |                4 |              8 |
|  ap_clk      | ap_CS_fsm_reg_n_0_[22]                                                           |                                                     |                4 |              8 |
|  ap_clk      | convolveMedium_mabkb_U7/convolveMedium_mabkb_DSP48_0_U/E[0]                      |                                                     |                4 |              8 |
|  ap_clk      | convolveMedium_mabkb_U19/convolveMedium_mabkb_DSP48_0_U/reg_3650                 |                                                     |                5 |              8 |
|  ap_clk      | ap_NS_fsm1                                                                       | convolveMedium_convm_s_axi_U/SR[0]                  |                3 |              8 |
|  ap_clk      | ap_CS_fsm_state8                                                                 |                                                     |                5 |              8 |
|  ap_clk      | ap_CS_fsm_state2                                                                 |                                                     |                3 |              8 |
|  ap_clk      | ap_CS_fsm_state7                                                                 |                                                     |                4 |              8 |
|  ap_clk      |                                                                                  |                                                     |                9 |              9 |
|  ap_clk      | ap_CS_fsm_state4                                                                 |                                                     |                2 |              9 |
|  ap_clk      | convolveMedium_mabkb_U11/convolveMedium_mabkb_DSP48_0_U/E[0]                     |                                                     |                4 |              9 |
|  ap_clk      | ap_CS_fsm[3]_i_1_n_0                                                             |                                                     |                2 |              9 |
|  ap_clk      | c_reg_3490                                                                       |                                                     |                4 |             15 |
|  ap_clk      | ap_CS_fsm_state11                                                                |                                                     |               10 |             16 |
|  ap_clk      | ap_CS_fsm_state9                                                                 |                                                     |               12 |             17 |
|  ap_clk      | ap_CS_fsm_state10                                                                |                                                     |               14 |             17 |
|  ap_clk      | convolveMedium_convm_s_axi_U/aw_hs                                               |                                                     |                7 |             18 |
|  ap_clk      | ap_CS_fsm_state20                                                                |                                                     |                7 |             18 |
|  ap_clk      | ap_CS_fsm_state21                                                                |                                                     |               12 |             24 |
|  ap_clk      | ap_CS_fsm_state14                                                                |                                                     |               15 |             24 |
|  ap_clk      | ap_CS_fsm_state12                                                                |                                                     |                8 |             25 |
|  ap_clk      | ap_CS_fsm_state13                                                                |                                                     |               14 |             26 |
|  ap_clk      | convolveMedium_convm_s_axi_U/rdata_data[31]_i_2_n_0                              | convolveMedium_convm_s_axi_U/rdata_data[31]_i_1_n_0 |               19 |             27 |
|  ap_clk      | p_i_102_n_0                                                                      |                                                     |                8 |             32 |
|  ap_clk      | p_i_69_n_0                                                                       |                                                     |               10 |             32 |
|  ap_clk      | rdata_data_reg[31]_i_12_n_0                                                      |                                                     |               10 |             32 |
|  ap_clk      | rdata_data_reg[31]_i_4_n_0                                                       |                                                     |               21 |             32 |
|  ap_clk      | rdata_data_reg[31]_i_8_n_0                                                       |                                                     |               18 |             32 |
|  ap_clk      | convolveMedium_mabkb_U17/convolveMedium_mabkb_DSP48_0_U/col_offset_3_2_reg_13830 |                                                     |               12 |             33 |
|  ap_clk      | ap_CS_fsm_state3                                                                 |                                                     |               13 |             33 |
|  ap_clk      |                                                                                  | convolveMedium_convm_s_axi_U/ARESET                 |               23 |             51 |
+--------------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 8      |                    13 |
| 9      |                     4 |
| 15     |                     1 |
| 16+    |                    18 |
+--------+-----------------------+


