ARM GAS  /tmp/cc17gxxV.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"bsp_i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/bsp_i2c.c"
  18              		.section	.text.I2C_init,"ax",%progbits
  19              		.align	1
  20              		.global	I2C_init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	I2C_init:
  26              	.LFB116:
   1:Core/Src/bsp_i2c.c **** #include "bsp_i2c.h"
   2:Core/Src/bsp_i2c.c **** 
   3:Core/Src/bsp_i2c.c **** 
   4:Core/Src/bsp_i2c.c **** void I2C_init()
   5:Core/Src/bsp_i2c.c **** {
  27              		.loc 1 5 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
   6:Core/Src/bsp_i2c.c ****     i2c_deinit(I2CX);
  31              		.loc 1 6 5 view .LVU1
   5:Core/Src/bsp_i2c.c ****     /* GPIO settings */
  32              		.loc 1 5 1 is_stmt 0 view .LVU2
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 6 5 view .LVU3
  41 0002 224D     		ldr	r5, .L2
   7:Core/Src/bsp_i2c.c **** 
   8:Core/Src/bsp_i2c.c ****     /* GPIO settings */
   9:Core/Src/bsp_i2c.c ****     rcu_periph_clock_enable(I2C_RCU_PORT);
  10:Core/Src/bsp_i2c.c ****     gpio_af_set(I2C_GPIO_PORT, I2C_GPIO_AF, I2C_SCL_PIN);
  42              		.loc 1 10 5 view .LVU4
  43 0004 224C     		ldr	r4, .L2+4
   6:Core/Src/bsp_i2c.c **** 
  44              		.loc 1 6 5 view .LVU5
  45 0006 2846     		mov	r0, r5
  46 0008 FFF7FEFF 		bl	i2c_deinit
ARM GAS  /tmp/cc17gxxV.s 			page 2


  47              	.LVL0:
   9:Core/Src/bsp_i2c.c ****     gpio_af_set(I2C_GPIO_PORT, I2C_GPIO_AF, I2C_SCL_PIN);
  48              		.loc 1 9 5 is_stmt 1 view .LVU6
  49 000c 40F60140 		movw	r0, #3073
  50 0010 FFF7FEFF 		bl	rcu_periph_clock_enable
  51              	.LVL1:
  52              		.loc 1 10 5 view .LVU7
  53 0014 2046     		mov	r0, r4
  54 0016 4022     		movs	r2, #64
  55 0018 0421     		movs	r1, #4
  56 001a FFF7FEFF 		bl	gpio_af_set
  57              	.LVL2:
  11:Core/Src/bsp_i2c.c ****     gpio_af_set(I2C_GPIO_PORT, I2C_GPIO_AF, I2C_SDA_PIN);
  58              		.loc 1 11 5 view .LVU8
  59 001e 2046     		mov	r0, r4
  60 0020 8022     		movs	r2, #128
  61 0022 0421     		movs	r1, #4
  62 0024 FFF7FEFF 		bl	gpio_af_set
  63              	.LVL3:
  12:Core/Src/bsp_i2c.c **** 
  13:Core/Src/bsp_i2c.c ****     gpio_mode_set(I2C_GPIO_PORT, GPIO_MODE_AF, GPIO_PUPD_PULLUP, I2C_SCL_PIN);
  64              		.loc 1 13 5 view .LVU9
  65 0028 2046     		mov	r0, r4
  66 002a 4023     		movs	r3, #64
  67 002c 0122     		movs	r2, #1
  68 002e 0221     		movs	r1, #2
  69 0030 FFF7FEFF 		bl	gpio_mode_set
  70              	.LVL4:
  14:Core/Src/bsp_i2c.c ****     gpio_output_options_set(I2C_GPIO_PORT, GPIO_OTYPE_OD, GPIO_OSPEED_50MHZ, I2C_SCL_PIN);
  71              		.loc 1 14 5 view .LVU10
  72 0034 2046     		mov	r0, r4
  73 0036 4023     		movs	r3, #64
  74 0038 0222     		movs	r2, #2
  75 003a 0121     		movs	r1, #1
  76 003c FFF7FEFF 		bl	gpio_output_options_set
  77              	.LVL5:
  15:Core/Src/bsp_i2c.c ****     gpio_mode_set(I2C_GPIO_PORT, GPIO_MODE_AF, GPIO_PUPD_PULLUP, I2C_SDA_PIN);
  78              		.loc 1 15 5 view .LVU11
  79 0040 2046     		mov	r0, r4
  80 0042 8023     		movs	r3, #128
  81 0044 0122     		movs	r2, #1
  82 0046 0221     		movs	r1, #2
  83 0048 FFF7FEFF 		bl	gpio_mode_set
  84              	.LVL6:
  16:Core/Src/bsp_i2c.c ****     gpio_output_options_set(I2C_GPIO_PORT, GPIO_OTYPE_OD, GPIO_OSPEED_50MHZ, I2C_SDA_PIN);
  85              		.loc 1 16 5 view .LVU12
  86 004c 8023     		movs	r3, #128
  87 004e 0222     		movs	r2, #2
  88 0050 0121     		movs	r1, #1
  89 0052 2046     		mov	r0, r4
  90 0054 FFF7FEFF 		bl	gpio_output_options_set
  91              	.LVL7:
  17:Core/Src/bsp_i2c.c **** 
  18:Core/Src/bsp_i2c.c ****     /* I2C config */
  19:Core/Src/bsp_i2c.c ****     rcu_periph_clock_enable(I2C_RCU);
  92              		.loc 1 19 5 view .LVU13
  93 0058 41F21500 		movw	r0, #4117
ARM GAS  /tmp/cc17gxxV.s 			page 3


  94 005c FFF7FEFF 		bl	rcu_periph_clock_enable
  95              	.LVL8:
  20:Core/Src/bsp_i2c.c ****     i2c_clock_config(I2CX, 100000, I2C_DTCY_2);
  96              		.loc 1 20 5 view .LVU14
  97 0060 2846     		mov	r0, r5
  98 0062 0C49     		ldr	r1, .L2+8
  99 0064 0022     		movs	r2, #0
 100 0066 FFF7FEFF 		bl	i2c_clock_config
 101              	.LVL9:
  21:Core/Src/bsp_i2c.c ****     i2c_mode_addr_config(I2CX, I2C_I2CMODE_ENABLE, I2C_ADDFORMAT_7BITS, SLAVE_ADDRESS7);
 102              		.loc 1 21 5 view .LVU15
 103 006a 0022     		movs	r2, #0
 104 006c D023     		movs	r3, #208
 105 006e 1146     		mov	r1, r2
 106 0070 2846     		mov	r0, r5
 107 0072 FFF7FEFF 		bl	i2c_mode_addr_config
 108              	.LVL10:
  22:Core/Src/bsp_i2c.c ****     i2c_enable(I2CX);
 109              		.loc 1 22 5 view .LVU16
 110 0076 2846     		mov	r0, r5
 111 0078 FFF7FEFF 		bl	i2c_enable
 112              	.LVL11:
  23:Core/Src/bsp_i2c.c ****     i2c_ack_config(I2CX, I2C_ACK_ENABLE);
 113              		.loc 1 23 5 view .LVU17
 114 007c 2846     		mov	r0, r5
 115 007e 4FF48061 		mov	r1, #1024
  24:Core/Src/bsp_i2c.c **** }
 116              		.loc 1 24 1 is_stmt 0 view .LVU18
 117 0082 BDE83840 		pop	{r3, r4, r5, lr}
 118              	.LCFI1:
 119              		.cfi_restore 14
 120              		.cfi_restore 5
 121              		.cfi_restore 4
 122              		.cfi_restore 3
 123              		.cfi_def_cfa_offset 0
  23:Core/Src/bsp_i2c.c ****     i2c_ack_config(I2CX, I2C_ACK_ENABLE);
 124              		.loc 1 23 5 view .LVU19
 125 0086 FFF7FEBF 		b	i2c_ack_config
 126              	.LVL12:
 127              	.L3:
 128 008a 00BF     		.align	2
 129              	.L2:
 130 008c 00540040 		.word	1073763328
 131 0090 00040240 		.word	1073873920
 132 0094 A0860100 		.word	100000
 133              		.cfi_endproc
 134              	.LFE116:
 136              		.section	.text.i2c_bus_reset,"ax",%progbits
 137              		.align	1
 138              		.global	i2c_bus_reset
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	i2c_bus_reset:
 144              	.LFB117:
  25:Core/Src/bsp_i2c.c **** 
  26:Core/Src/bsp_i2c.c **** void i2c_bus_reset(void)
ARM GAS  /tmp/cc17gxxV.s 			page 4


  27:Core/Src/bsp_i2c.c **** {
 145              		.loc 1 27 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
  28:Core/Src/bsp_i2c.c ****     i2c_deinit(I2CX);
 149              		.loc 1 28 5 view .LVU21
  27:Core/Src/bsp_i2c.c ****     i2c_deinit(I2CX);
 150              		.loc 1 27 1 is_stmt 0 view .LVU22
 151 0000 38B5     		push	{r3, r4, r5, lr}
 152              	.LCFI2:
 153              		.cfi_def_cfa_offset 16
 154              		.cfi_offset 3, -16
 155              		.cfi_offset 4, -12
 156              		.cfi_offset 5, -8
 157              		.cfi_offset 14, -4
  29:Core/Src/bsp_i2c.c ****     /* configure SDA/SCL for GPIO */
  30:Core/Src/bsp_i2c.c ****     GPIO_BC(I2C_GPIO_PORT) |= I2C_SCL_PIN;
 158              		.loc 1 30 5 view .LVU23
 159 0002 214C     		ldr	r4, .L5
  28:Core/Src/bsp_i2c.c ****     /* configure SDA/SCL for GPIO */
 160              		.loc 1 28 5 view .LVU24
 161 0004 2148     		ldr	r0, .L5+4
  31:Core/Src/bsp_i2c.c ****     GPIO_BC(I2C_GPIO_PORT) |= I2C_SDA_PIN;
  32:Core/Src/bsp_i2c.c ****     gpio_output_options_set(I2C_GPIO_PORT, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, I2C_SCL_PIN);
 162              		.loc 1 32 5 view .LVU25
 163 0006 224D     		ldr	r5, .L5+8
  28:Core/Src/bsp_i2c.c ****     /* configure SDA/SCL for GPIO */
 164              		.loc 1 28 5 view .LVU26
 165 0008 FFF7FEFF 		bl	i2c_deinit
 166              	.LVL13:
  30:Core/Src/bsp_i2c.c ****     GPIO_BC(I2C_GPIO_PORT) |= I2C_SDA_PIN;
 167              		.loc 1 30 5 is_stmt 1 view .LVU27
 168 000c D4F82834 		ldr	r3, [r4, #1064]
  30:Core/Src/bsp_i2c.c ****     GPIO_BC(I2C_GPIO_PORT) |= I2C_SDA_PIN;
 169              		.loc 1 30 28 is_stmt 0 view .LVU28
 170 0010 43F04003 		orr	r3, r3, #64
 171 0014 C4F82834 		str	r3, [r4, #1064]
  31:Core/Src/bsp_i2c.c ****     GPIO_BC(I2C_GPIO_PORT) |= I2C_SDA_PIN;
 172              		.loc 1 31 5 is_stmt 1 view .LVU29
 173 0018 D4F82834 		ldr	r3, [r4, #1064]
  31:Core/Src/bsp_i2c.c ****     GPIO_BC(I2C_GPIO_PORT) |= I2C_SDA_PIN;
 174              		.loc 1 31 28 is_stmt 0 view .LVU30
 175 001c 43F08003 		orr	r3, r3, #128
 176 0020 C4F82834 		str	r3, [r4, #1064]
 177              		.loc 1 32 5 is_stmt 1 view .LVU31
 178 0024 2846     		mov	r0, r5
 179 0026 4023     		movs	r3, #64
 180 0028 0222     		movs	r2, #2
 181 002a 0021     		movs	r1, #0
 182 002c FFF7FEFF 		bl	gpio_output_options_set
 183              	.LVL14:
  33:Core/Src/bsp_i2c.c ****     gpio_output_options_set(I2C_GPIO_PORT, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, I2C_SDA_PIN);
 184              		.loc 1 33 5 view .LVU32
 185 0030 8023     		movs	r3, #128
 186 0032 0222     		movs	r2, #2
 187 0034 0021     		movs	r1, #0
ARM GAS  /tmp/cc17gxxV.s 			page 5


 188 0036 2846     		mov	r0, r5
 189 0038 FFF7FEFF 		bl	gpio_output_options_set
 190              	.LVL15:
  34:Core/Src/bsp_i2c.c ****     __NOP();
 191              		.loc 1 34 5 view .LVU33
 192              	.LBB22:
 193              	.LBI22:
 194              		.file 2 "Drivers/CMSIS/core_cmInstr.h"
   1:Drivers/CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:Drivers/CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:Drivers/CMSIS/core_cmInstr.h ****  * @version  V3.01
   5:Drivers/CMSIS/core_cmInstr.h ****  * @date     06. March 2012
   6:Drivers/CMSIS/core_cmInstr.h ****  *
   7:Drivers/CMSIS/core_cmInstr.h ****  * @note
   8:Drivers/CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:Drivers/CMSIS/core_cmInstr.h ****  *
  10:Drivers/CMSIS/core_cmInstr.h ****  * @par
  11:Drivers/CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:Drivers/CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:Drivers/CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:Drivers/CMSIS/core_cmInstr.h ****  *
  15:Drivers/CMSIS/core_cmInstr.h ****  * @par
  16:Drivers/CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:Drivers/CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:Drivers/CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:Drivers/CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:Drivers/CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:Drivers/CMSIS/core_cmInstr.h ****  *
  22:Drivers/CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:Drivers/CMSIS/core_cmInstr.h **** 
  24:Drivers/CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:Drivers/CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:Drivers/CMSIS/core_cmInstr.h **** 
  27:Drivers/CMSIS/core_cmInstr.h **** 
  28:Drivers/CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:Drivers/CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:Drivers/CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:Drivers/CMSIS/core_cmInstr.h ****   @{
  32:Drivers/CMSIS/core_cmInstr.h **** */
  33:Drivers/CMSIS/core_cmInstr.h **** 
  34:Drivers/CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:Drivers/CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:Drivers/CMSIS/core_cmInstr.h **** 
  37:Drivers/CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:Drivers/CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:Drivers/CMSIS/core_cmInstr.h **** #endif
  40:Drivers/CMSIS/core_cmInstr.h **** 
  41:Drivers/CMSIS/core_cmInstr.h **** 
  42:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:Drivers/CMSIS/core_cmInstr.h **** 
  44:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:Drivers/CMSIS/core_cmInstr.h ****  */
  46:Drivers/CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:Drivers/CMSIS/core_cmInstr.h **** 
  48:Drivers/CMSIS/core_cmInstr.h **** 
  49:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
ARM GAS  /tmp/cc17gxxV.s 			page 6


  50:Drivers/CMSIS/core_cmInstr.h **** 
  51:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:Drivers/CMSIS/core_cmInstr.h ****  */
  54:Drivers/CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:Drivers/CMSIS/core_cmInstr.h **** 
  56:Drivers/CMSIS/core_cmInstr.h **** 
  57:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:Drivers/CMSIS/core_cmInstr.h **** 
  59:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:Drivers/CMSIS/core_cmInstr.h ****  */
  62:Drivers/CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:Drivers/CMSIS/core_cmInstr.h **** 
  64:Drivers/CMSIS/core_cmInstr.h **** 
  65:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:Drivers/CMSIS/core_cmInstr.h **** 
  67:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:Drivers/CMSIS/core_cmInstr.h ****  */
  69:Drivers/CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:Drivers/CMSIS/core_cmInstr.h **** 
  71:Drivers/CMSIS/core_cmInstr.h **** 
  72:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:Drivers/CMSIS/core_cmInstr.h **** 
  74:Drivers/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:Drivers/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:Drivers/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:Drivers/CMSIS/core_cmInstr.h ****  */
  78:Drivers/CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:Drivers/CMSIS/core_cmInstr.h **** 
  80:Drivers/CMSIS/core_cmInstr.h **** 
  81:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:Drivers/CMSIS/core_cmInstr.h **** 
  83:Drivers/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:Drivers/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:Drivers/CMSIS/core_cmInstr.h ****  */
  86:Drivers/CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:Drivers/CMSIS/core_cmInstr.h **** 
  88:Drivers/CMSIS/core_cmInstr.h **** 
  89:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:Drivers/CMSIS/core_cmInstr.h **** 
  91:Drivers/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:Drivers/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:Drivers/CMSIS/core_cmInstr.h ****  */
  94:Drivers/CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:Drivers/CMSIS/core_cmInstr.h **** 
  96:Drivers/CMSIS/core_cmInstr.h **** 
  97:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:Drivers/CMSIS/core_cmInstr.h **** 
  99:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:Drivers/CMSIS/core_cmInstr.h **** 
 101:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:Drivers/CMSIS/core_cmInstr.h ****  */
 104:Drivers/CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:Drivers/CMSIS/core_cmInstr.h **** 
 106:Drivers/CMSIS/core_cmInstr.h **** 
ARM GAS  /tmp/cc17gxxV.s 			page 7


 107:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:Drivers/CMSIS/core_cmInstr.h **** 
 109:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:Drivers/CMSIS/core_cmInstr.h **** 
 111:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:Drivers/CMSIS/core_cmInstr.h ****  */
 114:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:Drivers/CMSIS/core_cmInstr.h **** {
 116:Drivers/CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 118:Drivers/CMSIS/core_cmInstr.h **** }
 119:Drivers/CMSIS/core_cmInstr.h **** 
 120:Drivers/CMSIS/core_cmInstr.h **** 
 121:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:Drivers/CMSIS/core_cmInstr.h **** 
 123:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:Drivers/CMSIS/core_cmInstr.h **** 
 125:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:Drivers/CMSIS/core_cmInstr.h ****  */
 128:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:Drivers/CMSIS/core_cmInstr.h **** {
 130:Drivers/CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 132:Drivers/CMSIS/core_cmInstr.h **** }
 133:Drivers/CMSIS/core_cmInstr.h **** 
 134:Drivers/CMSIS/core_cmInstr.h **** 
 135:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:Drivers/CMSIS/core_cmInstr.h **** 
 137:Drivers/CMSIS/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:Drivers/CMSIS/core_cmInstr.h **** 
 139:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:Drivers/CMSIS/core_cmInstr.h ****     \return               Rotated value
 142:Drivers/CMSIS/core_cmInstr.h ****  */
 143:Drivers/CMSIS/core_cmInstr.h **** #define __ROR                             __ror
 144:Drivers/CMSIS/core_cmInstr.h **** 
 145:Drivers/CMSIS/core_cmInstr.h **** 
 146:Drivers/CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:Drivers/CMSIS/core_cmInstr.h **** 
 148:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:Drivers/CMSIS/core_cmInstr.h **** 
 150:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:Drivers/CMSIS/core_cmInstr.h **** 
 152:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 154:Drivers/CMSIS/core_cmInstr.h ****  */
 155:Drivers/CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 156:Drivers/CMSIS/core_cmInstr.h **** 
 157:Drivers/CMSIS/core_cmInstr.h **** 
 158:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:Drivers/CMSIS/core_cmInstr.h **** 
 160:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:Drivers/CMSIS/core_cmInstr.h **** 
 162:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:Drivers/CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
ARM GAS  /tmp/cc17gxxV.s 			page 8


 164:Drivers/CMSIS/core_cmInstr.h ****  */
 165:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:Drivers/CMSIS/core_cmInstr.h **** 
 167:Drivers/CMSIS/core_cmInstr.h **** 
 168:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:Drivers/CMSIS/core_cmInstr.h **** 
 170:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:Drivers/CMSIS/core_cmInstr.h **** 
 172:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:Drivers/CMSIS/core_cmInstr.h ****  */
 175:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:Drivers/CMSIS/core_cmInstr.h **** 
 177:Drivers/CMSIS/core_cmInstr.h **** 
 178:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:Drivers/CMSIS/core_cmInstr.h **** 
 180:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:Drivers/CMSIS/core_cmInstr.h **** 
 182:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:Drivers/CMSIS/core_cmInstr.h ****  */
 185:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:Drivers/CMSIS/core_cmInstr.h **** 
 187:Drivers/CMSIS/core_cmInstr.h **** 
 188:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:Drivers/CMSIS/core_cmInstr.h **** 
 190:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:Drivers/CMSIS/core_cmInstr.h **** 
 192:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 193:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 195:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 196:Drivers/CMSIS/core_cmInstr.h ****  */
 197:Drivers/CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:Drivers/CMSIS/core_cmInstr.h **** 
 199:Drivers/CMSIS/core_cmInstr.h **** 
 200:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:Drivers/CMSIS/core_cmInstr.h **** 
 202:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:Drivers/CMSIS/core_cmInstr.h **** 
 204:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 205:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 207:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 208:Drivers/CMSIS/core_cmInstr.h ****  */
 209:Drivers/CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:Drivers/CMSIS/core_cmInstr.h **** 
 211:Drivers/CMSIS/core_cmInstr.h **** 
 212:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:Drivers/CMSIS/core_cmInstr.h **** 
 214:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:Drivers/CMSIS/core_cmInstr.h **** 
 216:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 217:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 219:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 220:Drivers/CMSIS/core_cmInstr.h ****  */
ARM GAS  /tmp/cc17gxxV.s 			page 9


 221:Drivers/CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:Drivers/CMSIS/core_cmInstr.h **** 
 223:Drivers/CMSIS/core_cmInstr.h **** 
 224:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:Drivers/CMSIS/core_cmInstr.h **** 
 226:Drivers/CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:Drivers/CMSIS/core_cmInstr.h **** 
 228:Drivers/CMSIS/core_cmInstr.h ****  */
 229:Drivers/CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 230:Drivers/CMSIS/core_cmInstr.h **** 
 231:Drivers/CMSIS/core_cmInstr.h **** 
 232:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
 233:Drivers/CMSIS/core_cmInstr.h **** 
 234:Drivers/CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 235:Drivers/CMSIS/core_cmInstr.h **** 
 236:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:Drivers/CMSIS/core_cmInstr.h ****  */
 240:Drivers/CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 241:Drivers/CMSIS/core_cmInstr.h **** 
 242:Drivers/CMSIS/core_cmInstr.h **** 
 243:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:Drivers/CMSIS/core_cmInstr.h **** 
 245:Drivers/CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 246:Drivers/CMSIS/core_cmInstr.h **** 
 247:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 250:Drivers/CMSIS/core_cmInstr.h ****  */
 251:Drivers/CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 252:Drivers/CMSIS/core_cmInstr.h **** 
 253:Drivers/CMSIS/core_cmInstr.h **** 
 254:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 255:Drivers/CMSIS/core_cmInstr.h **** 
 256:Drivers/CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:Drivers/CMSIS/core_cmInstr.h **** 
 258:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:Drivers/CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 260:Drivers/CMSIS/core_cmInstr.h ****  */
 261:Drivers/CMSIS/core_cmInstr.h **** #define __CLZ                             __clz
 262:Drivers/CMSIS/core_cmInstr.h **** 
 263:Drivers/CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:Drivers/CMSIS/core_cmInstr.h **** 
 265:Drivers/CMSIS/core_cmInstr.h **** 
 266:Drivers/CMSIS/core_cmInstr.h **** 
 267:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:Drivers/CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:Drivers/CMSIS/core_cmInstr.h **** 
 270:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 271:Drivers/CMSIS/core_cmInstr.h **** 
 272:Drivers/CMSIS/core_cmInstr.h **** 
 273:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:Drivers/CMSIS/core_cmInstr.h **** /* TI CCS specific functions */
 275:Drivers/CMSIS/core_cmInstr.h **** 
 276:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:Drivers/CMSIS/core_cmInstr.h **** 
ARM GAS  /tmp/cc17gxxV.s 			page 10


 278:Drivers/CMSIS/core_cmInstr.h **** 
 279:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:Drivers/CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 281:Drivers/CMSIS/core_cmInstr.h **** 
 282:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
 283:Drivers/CMSIS/core_cmInstr.h **** 
 284:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:Drivers/CMSIS/core_cmInstr.h ****  */
 286:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 195              		.loc 2 286 57 view .LVU34
 196              	.LBB23:
 287:Drivers/CMSIS/core_cmInstr.h **** {
 288:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
 197              		.loc 2 288 3 view .LVU35
 198              		.syntax unified
 199              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 200 003c 00BF     		nop
 201              	@ 0 "" 2
 202              		.thumb
 203              		.syntax unified
 204              	.LBE23:
 205              	.LBE22:
  35:Core/Src/bsp_i2c.c ****     __NOP();
 206              		.loc 1 35 5 view .LVU36
 207              	.LBB24:
 208              	.LBI24:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 209              		.loc 2 286 57 view .LVU37
 210              	.LBB25:
 211              		.loc 2 288 3 view .LVU38
 212              		.syntax unified
 213              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 214 003e 00BF     		nop
 215              	@ 0 "" 2
 216              		.thumb
 217              		.syntax unified
 218              	.LBE25:
 219              	.LBE24:
  36:Core/Src/bsp_i2c.c ****     __NOP();
 220              		.loc 1 36 5 view .LVU39
 221              	.LBB26:
 222              	.LBI26:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 223              		.loc 2 286 57 view .LVU40
 224              	.LBB27:
 225              		.loc 2 288 3 view .LVU41
 226              		.syntax unified
 227              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 228 0040 00BF     		nop
 229              	@ 0 "" 2
 230              		.thumb
 231              		.syntax unified
 232              	.LBE27:
 233              	.LBE26:
  37:Core/Src/bsp_i2c.c ****     __NOP();
 234              		.loc 1 37 5 view .LVU42
 235              	.LBB28:
ARM GAS  /tmp/cc17gxxV.s 			page 11


 236              	.LBI28:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 237              		.loc 2 286 57 view .LVU43
 238              	.LBB29:
 239              		.loc 2 288 3 view .LVU44
 240              		.syntax unified
 241              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 242 0042 00BF     		nop
 243              	@ 0 "" 2
 244              		.thumb
 245              		.syntax unified
 246              	.LBE29:
 247              	.LBE28:
  38:Core/Src/bsp_i2c.c ****     __NOP();
 248              		.loc 1 38 5 view .LVU45
 249              	.LBB30:
 250              	.LBI30:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 251              		.loc 2 286 57 view .LVU46
 252              	.LBB31:
 253              		.loc 2 288 3 view .LVU47
 254              		.syntax unified
 255              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 256 0044 00BF     		nop
 257              	@ 0 "" 2
 258              		.thumb
 259              		.syntax unified
 260              	.LBE31:
 261              	.LBE30:
  39:Core/Src/bsp_i2c.c ****     GPIO_BOP(I2C_GPIO_PORT) |= I2C_SCL_PIN;
 262              		.loc 1 39 5 view .LVU48
 263 0046 D4F81834 		ldr	r3, [r4, #1048]
 264              		.loc 1 39 29 is_stmt 0 view .LVU49
 265 004a 43F04003 		orr	r3, r3, #64
 266 004e C4F81834 		str	r3, [r4, #1048]
  40:Core/Src/bsp_i2c.c ****     __NOP();
 267              		.loc 1 40 5 is_stmt 1 view .LVU50
 268              	.LBB32:
 269              	.LBI32:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 270              		.loc 2 286 57 view .LVU51
 271              	.LBB33:
 272              		.loc 2 288 3 view .LVU52
 273              		.syntax unified
 274              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 275 0052 00BF     		nop
 276              	@ 0 "" 2
 277              		.thumb
 278              		.syntax unified
 279              	.LBE33:
 280              	.LBE32:
  41:Core/Src/bsp_i2c.c ****     __NOP();
 281              		.loc 1 41 5 view .LVU53
 282              	.LBB34:
 283              	.LBI34:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 284              		.loc 2 286 57 view .LVU54
ARM GAS  /tmp/cc17gxxV.s 			page 12


 285              	.LBB35:
 286              		.loc 2 288 3 view .LVU55
 287              		.syntax unified
 288              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 289 0054 00BF     		nop
 290              	@ 0 "" 2
 291              		.thumb
 292              		.syntax unified
 293              	.LBE35:
 294              	.LBE34:
  42:Core/Src/bsp_i2c.c ****     __NOP();
 295              		.loc 1 42 5 view .LVU56
 296              	.LBB36:
 297              	.LBI36:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 298              		.loc 2 286 57 view .LVU57
 299              	.LBB37:
 300              		.loc 2 288 3 view .LVU58
 301              		.syntax unified
 302              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 303 0056 00BF     		nop
 304              	@ 0 "" 2
 305              		.thumb
 306              		.syntax unified
 307              	.LBE37:
 308              	.LBE36:
  43:Core/Src/bsp_i2c.c ****     __NOP();
 309              		.loc 1 43 5 view .LVU59
 310              	.LBB38:
 311              	.LBI38:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 312              		.loc 2 286 57 view .LVU60
 313              	.LBB39:
 314              		.loc 2 288 3 view .LVU61
 315              		.syntax unified
 316              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 317 0058 00BF     		nop
 318              	@ 0 "" 2
 319              		.thumb
 320              		.syntax unified
 321              	.LBE39:
 322              	.LBE38:
  44:Core/Src/bsp_i2c.c ****     __NOP();
 323              		.loc 1 44 5 view .LVU62
 324              	.LBB40:
 325              	.LBI40:
 286:Drivers/CMSIS/core_cmInstr.h **** {
 326              		.loc 2 286 57 view .LVU63
 327              	.LBB41:
 328              		.loc 2 288 3 view .LVU64
 329              		.syntax unified
 330              	@ 288 "Drivers/CMSIS/core_cmInstr.h" 1
 331 005a 00BF     		nop
 332              	@ 0 "" 2
 333              		.thumb
 334              		.syntax unified
 335              	.LBE41:
ARM GAS  /tmp/cc17gxxV.s 			page 13


 336              	.LBE40:
  45:Core/Src/bsp_i2c.c ****     GPIO_BOP(I2C_GPIO_PORT) |= I2C_SDA_PIN;
 337              		.loc 1 45 5 view .LVU65
 338 005c D4F81834 		ldr	r3, [r4, #1048]
 339              		.loc 1 45 29 is_stmt 0 view .LVU66
 340 0060 43F08003 		orr	r3, r3, #128
 341 0064 C4F81834 		str	r3, [r4, #1048]
  46:Core/Src/bsp_i2c.c ****     /* connect I2C_SCL_PIN to I2C_SCL */
  47:Core/Src/bsp_i2c.c ****     /* connect I2C_SDA_PIN to I2C_SDA */
  48:Core/Src/bsp_i2c.c ****     gpio_output_options_set(I2C_GPIO_PORT, GPIO_OTYPE_OD, GPIO_OSPEED_50MHZ, I2C_SCL_PIN);
 342              		.loc 1 48 5 is_stmt 1 view .LVU67
 343 0068 2846     		mov	r0, r5
 344 006a 4023     		movs	r3, #64
 345 006c 0222     		movs	r2, #2
 346 006e 0121     		movs	r1, #1
 347 0070 FFF7FEFF 		bl	gpio_output_options_set
 348              	.LVL16:
  49:Core/Src/bsp_i2c.c ****     gpio_output_options_set(I2C_GPIO_PORT, GPIO_OTYPE_OD, GPIO_OSPEED_50MHZ, I2C_SDA_PIN);
 349              		.loc 1 49 5 view .LVU68
 350 0074 8023     		movs	r3, #128
 351 0076 2846     		mov	r0, r5
 352 0078 0222     		movs	r2, #2
 353 007a 0121     		movs	r1, #1
 354 007c FFF7FEFF 		bl	gpio_output_options_set
 355              	.LVL17:
  50:Core/Src/bsp_i2c.c ****     /* configure the I2CX interface */
  51:Core/Src/bsp_i2c.c ****     I2C_init();
 356              		.loc 1 51 5 view .LVU69
  52:Core/Src/bsp_i2c.c **** }...
 357              		.loc 1 52 1 is_stmt 0 view .LVU70
 358 0080 BDE83840 		pop	{r3, r4, r5, lr}
 359              	.LCFI3:
 360              		.cfi_restore 14
 361              		.cfi_restore 5
 362              		.cfi_restore 4
 363              		.cfi_restore 3
 364              		.cfi_def_cfa_offset 0
  51:Core/Src/bsp_i2c.c ****     I2C_init();
 365              		.loc 1 51 5 view .LVU71
 366 0084 FFF7FEBF 		b	I2C_init
 367              	.LVL18:
 368              	.L6:
 369              		.align	2
 370              	.L5:
 371 0088 00000240 		.word	1073872896
 372 008c 00540040 		.word	1073763328
 373 0090 00040240 		.word	1073873920
 374              		.cfi_endproc
 375              	.LFE117:
 377              		.text
 378              	.Letext0:
 379              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 380              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 381              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 382              		.file 6 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_i2c.h"
 383              		.file 7 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_gpio.h"
ARM GAS  /tmp/cc17gxxV.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bsp_i2c.c
     /tmp/cc17gxxV.s:19     .text.I2C_init:0000000000000000 $t
     /tmp/cc17gxxV.s:25     .text.I2C_init:0000000000000000 I2C_init
     /tmp/cc17gxxV.s:130    .text.I2C_init:000000000000008c $d
     /tmp/cc17gxxV.s:137    .text.i2c_bus_reset:0000000000000000 $t
     /tmp/cc17gxxV.s:143    .text.i2c_bus_reset:0000000000000000 i2c_bus_reset
     /tmp/cc17gxxV.s:371    .text.i2c_bus_reset:0000000000000088 $d

UNDEFINED SYMBOLS
i2c_deinit
rcu_periph_clock_enable
gpio_af_set
gpio_mode_set
gpio_output_options_set
i2c_clock_config
i2c_mode_addr_config
i2c_enable
i2c_ack_config
