0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/adity/Downloads/hello/Lab 3/Lab 3.srcs/sim_1/new/testbench.sv,1740002776,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.srcs/sources_1/new/control.sv,1740002718,systemVerilog,C:/Users/adity/Downloads/hello/Lab 3/Lab 3.srcs/sim_1/new/testbench.sv;C:/Users/adity/Downloads/project_4.srcs/sources_1/new/hex_driver.sv;C:/Users/adity/Downloads/project_4.srcs/sources_1/new/load_reg.sv;C:/Users/adity/Downloads/project_4.srcs/sources_1/new/register8.sv;C:/Users/adity/Downloads/project_4.srcs/sources_1/new/register9.sv;C:/Users/adity/Downloads/project_4.srcs/sources_1/new/ripple_adder.sv;C:/Users/adity/Downloads/project_4.srcs/sources_1/new/synchronizer.sv;C:/Users/adity/Downloads/project_4.srcs/sources_1/new/toplevel.sv,C:/Users/adity/Downloads/project_4.srcs/sources_1/new/hex_driver.sv,,$unit_control_sv_3365665711;controlUnit,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.srcs/sources_1/new/hex_driver.sv,1739843560,systemVerilog,,C:/Users/adity/Downloads/project_4.srcs/sources_1/new/load_reg.sv,,hex_driver,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.srcs/sources_1/new/load_reg.sv,1739928789,systemVerilog,,C:/Users/adity/Downloads/project_4.srcs/sources_1/new/register8.sv,,load_reg,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.srcs/sources_1/new/register8.sv,1739920699,systemVerilog,,C:/Users/adity/Downloads/project_4.srcs/sources_1/new/register9.sv,,register8,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.srcs/sources_1/new/register9.sv,1739920781,systemVerilog,,C:/Users/adity/Downloads/project_4.srcs/sources_1/new/ripple_adder.sv,,register9,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.srcs/sources_1/new/ripple_adder.sv,1739946015,systemVerilog,,C:/Users/adity/Downloads/project_4.srcs/sources_1/new/synchronizer.sv,,ADDER9;full_adder,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.srcs/sources_1/new/synchronizer.sv,1739843590,systemVerilog,,C:/Users/adity/Downloads/project_4.srcs/sources_1/new/toplevel.sv,,sync_debounce,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.srcs/sources_1/new/toplevel.sv,1740001818,systemVerilog,,C:/Users/adity/Downloads/hello/Lab 3/Lab 3.srcs/sim_1/new/testbench.sv,,toplevel,,uvm,,,,,,
