Here, I'll be updating the HDL Designs that are both Verification done and undergoing (As part my prime code reference and further improvements.)

1. Asynchronous FIFO (Ongoing)
