INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPImode0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/VGAdriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAdriver
INFO: [VRFC 10-2458] undeclared symbol video_on, assumed default net type wire [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/VGAdriver.v:116]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/clk5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/clk66kHZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk66kHZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/pixelGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixelGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
