// Seed: 1128243422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1), .id_1(1 & id_4 | 1'd0), .id_2(1'b0 || 1), .id_3(1), .id_4(1)
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1
);
  tri1 id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  uwire id_5;
  assign id_5.id_0 = 1'b0;
  assign id_4 = 1;
endmodule
