$date
	Sat May 10 08:48:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " in [7:0] $end
$var reg 3 # shft [2:0] $end
$scope module uut $end
$var wire 8 $ in [7:0] $end
$var wire 8 % out [7:0] $end
$var wire 3 & shft [2:0] $end
$var wire 8 ' in3 [7:0] $end
$var wire 8 ( in2 [7:0] $end
$var wire 8 ) in1 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010000 )
b10010000 (
b10010000 '
b100 &
b10010000 %
b10011001 $
b100 #
b10011001 "
b10010000 !
$end
