vendor_name = ModelSim
source_file = 1, C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd
source_file = 1, C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd
source_file = 1, C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd
source_file = 1, C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd
source_file = 1, C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd
source_file = 1, d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/db/pre_lab_5.cbx.xml
design_name = my_TFF
instance = comp, \Q~output , Q~output, my_TFF, 1
instance = comp, \nQ~output , nQ~output, my_TFF, 1
instance = comp, \clk~input , clk~input, my_TFF, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, my_TFF, 1
instance = comp, \EN~input , EN~input, my_TFF, 1
instance = comp, \T~input , T~input, my_TFF, 1
instance = comp, \clear_in~input , clear_in~input, my_TFF, 1
instance = comp, \DFF1|nQ~0 , DFF1|nQ~0, my_TFF, 1
instance = comp, \DFF1|nQ , DFF1|nQ, my_TFF, 1
instance = comp, \DFF1|Q~0 , DFF1|Q~0, my_TFF, 1
instance = comp, \DFF1|Q , DFF1|Q, my_TFF, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, my_TFF, 1
