library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mult is
generic (n : natural:= 16 );
port (
			a, b 	: in 	signed(n-1 downto 0);
			z		: out signed(2*n-1 downto 0));
end entity;

architecture behavior of mult is

begin

z <= a*b; 	

end architecture; 

