<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 6.2.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.1.2/css/all.min.css" integrity="sha256-xejo6yLi6vGtAjcMIsY8BHdKsLg7QynVlFMzdQgUuy8=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"timemeansalot.github.io","root":"/","images":"/images","scheme":"Mist","darkmode":false,"version":"8.12.3","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":{"enable":true,"style":null},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>

    <meta name="description" content="此文档包含我学习 Verilog 时遇到的问题，对于一些第一次遇到的 Verilog 关键字进行了记录 Verilog 基础 Verilog 代码规范, Verilog 编码风格  verilog 定义模块的时候，其输入端口只能定义成wire(从模块内部来看，外部输入给它的信号就是一个导线)，其输出端口可以定义成wire，也可以定义成reg verilog 例化模块的时候，模块的输入端口可以链接到">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog语法学习笔记">
<meta property="og:url" content="http://timemeansalot.github.io/2022/09/07/verilog-syntax/index.html">
<meta property="og:site_name" content="timemeansalot">
<meta property="og:description" content="此文档包含我学习 Verilog 时遇到的问题，对于一些第一次遇到的 Verilog 关键字进行了记录 Verilog 基础 Verilog 代码规范, Verilog 编码风格  verilog 定义模块的时候，其输入端口只能定义成wire(从模块内部来看，外部输入给它的信号就是一个导线)，其输出端口可以定义成wire，也可以定义成reg verilog 例化模块的时候，模块的输入端口可以链接到">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2022-09-07T02:22:01.000Z">
<meta property="article:modified_time" content="2024-12-22T02:09:10.099Z">
<meta property="article:author" content="FuJie">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://timemeansalot.github.io/2022/09/07/verilog-syntax/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://timemeansalot.github.io/2022/09/07/verilog-syntax/","path":"2022/09/07/verilog-syntax/","title":"Verilog语法学习笔记"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>Verilog语法学习笔记 | timemeansalot</title>
  





  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">timemeansalot</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">努力、奋斗</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="tags fa-fw"></i>标签</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="archive fa-fw"></i>归档</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#verilog-%E5%9F%BA%E7%A1%80"><span class="nav-number">1.</span> <span class="nav-text">Verilog 基础</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#fifo"><span class="nav-number">2.</span> <span class="nav-text">FIFO</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="FuJie"
      src="https://s2.ax1x.com/2019/03/19/AuQxUJ.jpg">
  <p class="site-author-name" itemprop="name">FuJie</p>
  <div class="site-description" itemprop="description">花丛才有蜜蜂，粪坑只有苍蝇</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">68</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">40</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author site-overview-item animated">
      <span class="links-of-author-item">
        <a href="https://github.com/timemeansalot" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;timemeansalot" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="/timemeansalot@gmail.com" title="E-Mail → timemeansalot@gmail.com"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://timemeansalot.github.io/2022/09/07/verilog-syntax/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="https://s2.ax1x.com/2019/03/19/AuQxUJ.jpg">
      <meta itemprop="name" content="FuJie">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="timemeansalot">
      <meta itemprop="description" content="花丛才有蜜蜂，粪坑只有苍蝇">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="Verilog语法学习笔记 | timemeansalot">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog语法学习笔记
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-09-07 10:22:01" itemprop="dateCreated datePublished" datetime="2022-09-07T10:22:01+08:00">2022-09-07</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2024-12-22 10:09:10" itemprop="dateModified" datetime="2024-12-22T10:09:10+08:00">2024-12-22</time>
    </span>

  
    <span class="post-meta-break"></span>
    <span class="post-meta-item" title="本文字数">
      <span class="post-meta-item-icon">
        <i class="far fa-file-word"></i>
      </span>
      <span class="post-meta-item-text">本文字数：</span>
      <span>3k</span>
    </span>
    <span class="post-meta-item" title="阅读时长">
      <span class="post-meta-item-icon">
        <i class="far fa-clock"></i>
      </span>
      <span class="post-meta-item-text">阅读时长 &asymp;</span>
      <span>3 分钟</span>
    </span>
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <p>此文档包含我学习 Verilog 时遇到的问题，对于一些第一次遇到的 Verilog
关键字进行了记录</p>
<h1 id="verilog-基础">Verilog 基础</h1>
<p><a
target="_blank" rel="noopener" href="https://www.runoob.com/w3cnote/verilog2-codeguide.html">Verilog
代码规范</a>, <a
target="_blank" rel="noopener" href="https://www.runoob.com/w3cnote/verilog2-codestyle.html">Verilog
编码风格</a></p>
<ol type="1">
<li><p>verilog
定义模块的时候，其输入端口只能定义成<code>wire</code>(从模块内部来看，外部输入给它的信号就是一个导线)，其输出端口可以定义成<code>wire</code>，也可以定义成<code>reg</code></p></li>
<li><p>verilog
例化模块的时候，模块的输入端口可以链接到<code>wire</code>或者<code>reg</code>，模块的输出只能连接到<code>wire</code>(从模块外部来看，模块输送到外部的信号也只是一个导线)</p></li>
<li><p>组合逻辑电路：</p>
<ul>
<li><p>简单的组合逻辑电路可以用<code>assign</code>语句来实现，例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux (</span><br><span class="line">    <span class="keyword">input</span>            sel ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>]     p0 ,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>]     p1 ,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]    sout</span><br><span class="line">  );</span><br><span class="line"></span><br><span class="line">   <span class="keyword">assign</span> sout = (sel==<span class="number">1&#x27;b0</span>) ? p0:p1;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
<li><p>复杂的组合逻辑电路可以用<code>always@(*)</code>来实现，由于实用了
always
语句，输出数据必须被声明为<code>reg</code>类型。但是不用担心它的结果会被锁存一拍，实际上其生成的电路跟<code>assign</code>语句生成的电路是一样的，例如下面的代码跟上面的代码，其生成的电路是一样的：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux (</span><br><span class="line">  <span class="keyword">input</span>            sel ,</span><br><span class="line">  <span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>]     p0 ,</span><br><span class="line">  <span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>]     p1 ,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]    sout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"> <span class="comment">//assign sout = (sel==1&#x27;b0) ? p0:p1;</span></span><br><span class="line"></span><br><span class="line"> <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span>(sel==<span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">     sout = p0;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">     sout = p1;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"> <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul></li>
<li><p>测试文件，一个简单的测试文件包括如下的重要部分：</p>
<ul>
<li>信号声明（测试用例里面的信号，输入信号声明为<code>reg</code>，输出信号声明为<code>wire</code>
<ul>
<li>基础信号：时钟、复位</li>
<li>测试用例(dut)涉及到的相关信号</li>
</ul></li>
<li>输入信号赋值:
<ul>
<li>生成周期时钟</li>
<li>生成 dut 输入信号</li>
</ul></li>
<li>例化 dut</li>
<li>生成波形</li>
<li>进阶部分（文件操作&amp;生成内部数组的波形）</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux_tb ();</span><br><span class="line"></span><br><span class="line">   <span class="keyword">reg</span> clk,resetn; <span class="comment">// 基本的信号：时钟、复位信号</span></span><br><span class="line"></span><br><span class="line">   <span class="comment">// 测试模块(dut)涉及到的信号</span></span><br><span class="line">   <span class="keyword">reg</span> sel;</span><br><span class="line">   <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] p0, p1;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] sout;</span><br><span class="line"></span><br><span class="line">   <span class="comment">// 控制测试周期&amp;生成波形需要用到的信号</span></span><br><span class="line">   <span class="keyword">integer</span> i, counter;</span><br><span class="line"></span><br><span class="line">   <span class="comment">// 生成周期时钟</span></span><br><span class="line">   <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">     clk&lt;=<span class="number">0</span>;</span><br><span class="line">     counter &lt;= <span class="number">0</span>;</span><br><span class="line">     <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">       #<span class="number">1</span>; clk&lt;=~clk;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">   <span class="comment">// 设置每个周期的输入测试信号</span></span><br><span class="line">   <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(counter==<span class="number">0</span>)<span class="keyword">begin</span></span><br><span class="line">       resetn &lt;= <span class="number">0</span>;</span><br><span class="line">       p0     &lt;= <span class="number">4&#x27;b110</span>;</span><br><span class="line">       p1     &lt;= <span class="number">4&#x27;b111</span>;</span><br><span class="line">       sel    &lt;= <span class="number">0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">     <span class="keyword">if</span>(counter==<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">       resetn &lt;= <span class="number">1</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">     <span class="keyword">if</span>(counter==<span class="number">2</span>)<span class="keyword">begin</span></span><br><span class="line">       sel &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">     <span class="keyword">if</span>(counter==<span class="number">10</span>)<span class="keyword">begin</span></span><br><span class="line">       <span class="built_in">$finish</span>();</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">     counter+=<span class="number">1</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">   <span class="comment">// 生成波形文件</span></span><br><span class="line">   <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">     <span class="built_in">$dumpfile</span>(<span class="string">&quot;mux_tb.vcd&quot;</span>);</span><br><span class="line">     <span class="built_in">$dumpvars</span>(<span class="number">0</span>, mux_tb);</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="comment">// 例化测试对象</span></span><br><span class="line">   mux muxInstance(</span><br><span class="line">   <span class="variable">.sel</span>(sel),</span><br><span class="line">   <span class="variable">.p0</span>(p0),</span><br><span class="line">   <span class="variable">.p1</span>(p1),</span><br><span class="line">   <span class="variable">.sout</span>(sout)</span><br><span class="line">   );</span><br><span class="line">   <span class="comment">// 进阶1：从文件读取输入数据&amp;输出结果到文件</span></span><br><span class="line">   <span class="comment">// 进阶2：打印波形的时候，打印内部的数组（默认情况下是不会打印dut内部数据数据的</span></span><br><span class="line"> <span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
<li><p>文件操作：可以直接从文件读取数据来给“dut
输入信号赋值”，也可以直接通过文件读取数据“来给 dut 内部数组赋值”, <a
target="_blank" rel="noopener" href="https://www.runoob.com/w3cnote/verilog2-file.html">参考：runoob.com
Verilog 文件操作</a></p>
<ul>
<li>给 dut 输入信号赋值 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span> fd, err;</span><br><span class="line"><span class="keyword">integer</span> code;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">640</span>:<span class="number">0</span>] str; <span class="comment">// 打开文件错误时，返回值</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] src; <span class="comment">// 寄存器</span></span><br><span class="line"><span class="comment">//string str,str2;</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  fd = <span class="built_in">$fopen</span>(<span class="string">&quot;compressDecoderInput.txt&quot;</span>, <span class="string">&quot;r&quot;</span>); <span class="comment">// 打开一个文件</span></span><br><span class="line">  err = <span class="built_in">$ferror</span>(fd, str); <span class="comment">// 判断该文件是否存在</span></span><br><span class="line">  <span class="keyword">if</span>(!err)<span class="keyword">begin</span> <span class="comment">// 如果文件打开成功</span></span><br><span class="line">   <span class="comment">// code = $fread(src, fd);</span></span><br><span class="line">   code =<span class="built_in">$fscanf</span>(fd, <span class="string">&quot;%d&quot;</span>, src); <span class="comment">// 从文件里读取数据到寄存器里</span></span><br><span class="line">   <span class="built_in">$display</span>(<span class="string">&quot;src is %d&quot;</span>, src);</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  <span class="built_in">$fclose</span>(fd); <span class="comment">// 关闭文件</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></li>
<li>给 dut 内部数组赋值 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  <span class="comment">//格式: readmemh(file, target, start, length)</span></span><br><span class="line">  <span class="built_in">$readmemh</span>(<span class="string">&quot;i-memory.txt&quot;</span>, muxInstance<span class="variable">.sramInstance</span><span class="variable">.m_array</span>,<span class="number">0</span>,<span class="number">15</span>);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></li>
</ul></li>
<li><p>输出 dut 内部数组的波形（verilog 默认情况下只会输出 dut
内部信号的波形，但是不会输出 dut
内部的数组的波形），因此需要手动通过一个循环，逐行输出 dut
的内部数组</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  <span class="built_in">$dumpfile</span>(<span class="string">&quot;mux_tb.vcd&quot;</span>);</span><br><span class="line">  <span class="built_in">$dumpvars</span>(<span class="number">0</span>, mux_tb);</span><br><span class="line">  <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">16</span>;i++) <span class="comment">// 循环输出内部数组每一行的波形</span></span><br><span class="line">    <span class="built_in">$dumpvars</span>(<span class="number">0</span>, muxInstance<span class="variable">.sramInstance</span><span class="variable">.m_array</span>[i]);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></li>
<li><p>Makefile：使用 Makefile
是为了更方便地编译文件、运行仿真、生成波形</p>
<figure class="highlight makefile"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># Makefile</span></span><br><span class="line">src = compressDecoder</span><br><span class="line"><span class="keyword">include</span> iverilog.mk</span><br></pre></td></tr></table></figure>
<figure class="highlight makefile"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"> <span class="comment"># iverilog.mk</span></span><br><span class="line"><span class="meta"><span class="keyword">.PHONY</span>: clean all run waveform</span></span><br><span class="line"></span><br><span class="line">DEFAULT_GOAL:=all</span><br><span class="line"><span class="section">all: $&#123;src&#125;.v $&#123;src&#125;_tb.v</span></span><br><span class="line">    @iverilog -o $&#123;src&#125;_tb.vvp $&#123;src&#125;_tb.v <span class="comment"># @ means don&#x27;t echo this command to terminal, just run it.</span></span><br><span class="line"></span><br><span class="line"><span class="section">run: all</span></span><br><span class="line">    vvp $&#123;src&#125;_tb.vvp</span><br><span class="line"></span><br><span class="line"><span class="section">waveform: run</span></span><br><span class="line">    @gtkwave $&#123;src&#125;_tb.vcd -a gtkwave_setup.gtkw</span><br><span class="line"></span><br><span class="line"><span class="section">clean:</span></span><br><span class="line">    -rm *vcd *vvp</span><br></pre></td></tr></table></figure></li>
<li><p>打印控制信息:
<code>$write</code>打印完后自动不换行、<code>$display</code>：打印完后要自动换行</p></li>
<li><p>逻辑符号：</p>
<ul>
<li><code>&amp;&amp;</code>：逻辑与、<code>&amp;</code>：按位与</li>
<li><code>!</code>: 逻辑取反、<code>~</code>：按位取反</li>
</ul></li>
</ol>
<h1 id="fifo">FIFO</h1>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/08/30/linear-algebra-roomNotes/" rel="prev" title="linear_algebra_roomNotes">
                  <i class="fa fa-chevron-left"></i> linear_algebra_roomNotes
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/09/08/latex-notes/" rel="next" title="LaTex使用笔记">
                  LaTex使用笔记 <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">FuJie</span>
</div>
<div class="wordcount">
  <span class="post-meta-item">
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-line"></i>
    </span>
    <span title="站点总字数">438k</span>
  </span>
  <span class="post-meta-item">
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
    <span title="站点阅读时长">6:38</span>
  </span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/mist/" rel="noopener" target="_blank">NexT.Mist</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  
<script src="https://cdnjs.cloudflare.com/ajax/libs/hexo-generator-searchdb/1.4.0/search.js" integrity="sha256-vXZMYLEqsROAXkEw93GGIvaB2ab+QW6w3+1ahD9nXXA=" crossorigin="anonymous"></script>
<script src="/js/third-party/search/local-search.js"></script>





  




  

  <script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"ams","js":{"url":"https://cdnjs.cloudflare.com/ajax/libs/mathjax/3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script>
<script src="/js/third-party/math/mathjax.js"></script>



</body>
</html>
