// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1802\sampleModel1802_2_sub\Mysubsystem_43.v
// Created: 2024-07-02 01:18:59
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_43
// Source Path: sampleModel1802_2_sub/Subsystem/Mysubsystem_43
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_43
          (Out1);


  output  [63:0] Out1;  // double


  real cfblk141_out1;  // double


  initial cfblk141_out1 = 0.0;



  assign Out1 = $realtobits(cfblk141_out1);

endmodule  // Mysubsystem_43

