Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr  8 17:01:24 2025
| Host         : nbellas-VirtualBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file lab2_simple_arm_wrapper_control_sets_placed.rpt
| Design       : lab2_simple_arm_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             217 |           74 |
| No           | No                    | Yes                    |             102 |           31 |
| No           | Yes                   | No                     |             156 |           52 |
| Yes          | No                    | No                     |             464 |          109 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             343 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                             Enable Signal                                                                             |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              2 |         2.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              4 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |         1.33 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                2 |              4 |         2.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              4 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/rst_ps7_0_99M/U0/EXT_LPF/lpf_int                                                                                         |                1 |              4 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                             |                2 |              5 |         2.50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |         5.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                      | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |              5 |         2.50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/rst_ps7_0_99M/U0/SEQ/seq_cnt_en                                                                                                                     | lab2_simple_arm_i/rst_ps7_0_99M/U0/SEQ/SEQ_COUNTER/clear                                                                                   |                1 |              6 |         6.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              7 |         7.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                        | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/p_1_in[15]                                                                                          | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/p_1_in[31]                                                                                          | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/p_1_in[23]                                                                                          | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                              | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/sw_8bit/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[31]_i_1_n_0                                               |                2 |              8 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/p_1_in[7]                                                                                           | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |         8.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                4 |             10 |         2.50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                2 |             10 |         5.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                            |                7 |             12 |         1.71 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                2 |             12 |         6.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                            |                2 |             12 |         6.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                            |                4 |             12 |         3.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                5 |             13 |         2.60 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             13 |         3.25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                2 |             14 |         7.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                            |                3 |             14 |         4.67 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                            |                5 |             15 |         3.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             16 |         5.33 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                4 |             21 |         5.25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                4 |             21 |         5.25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                7 |             23 |         3.29 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/DB/counter[0]_i_2_n_0                                                                | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/DB/clear                                                  |                6 |             24 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_noisy_signal/DB/counter[0]_i_2__0_n_0                                                      | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_noisy_signal/DB/counter[0]_i_1__0_n_0                           |                6 |             24 |         4.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |               10 |             26 |         2.60 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |               10 |             26 |         2.60 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                     | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |               10 |             32 |         3.20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             34 |         3.78 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                            |               12 |             35 |         2.92 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               13 |             42 |         3.23 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                7 |             47 |         6.71 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                            |                9 |             47 |         5.22 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                            |                8 |             48 |         6.00 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                            |               11 |             48 |         4.36 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |               14 |             48 |         3.43 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                            |                7 |             48 |         6.86 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]       |                                                                                                                                            |               10 |             48 |         4.80 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | lab2_simple_arm_i/adder_ip_0/inst/fpadd_ip_v1_0_v1_0_S00_AXI_inst/fpadd/DB_reset/L2P/AR[0]                                                 |               31 |            102 |         3.29 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       |                                                                                                                                            |               75 |            218 |         2.91 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


