From e54e995a168ca699c5771435f2621f627c11b3cd Mon Sep 17 00:00:00 2001
From: ltian <le.tian@windriver.com>
Date: Thu, 11 Nov 2010 13:11:55 +0800
Subject: [PATCH 012/132] Cavium: Remove obsolete or moved files

Source: SDK 2.0.0-366

SDK 2.0 moves or deletes a number of files that exist upstream.

Signed-off-by: ltian <le.tian@windriver.com>
---
 arch/mips/cavium-octeon/executive/Makefile         |   14 -
 arch/mips/cavium-octeon/executive/cvmx-bootmem.c   |  710 ------
 .../cavium-octeon/executive/cvmx-helper-errata.c   |   73 -
 .../cavium-octeon/executive/cvmx-helper-jtag.c     |  144 --
 arch/mips/cavium-octeon/executive/cvmx-l2c.c       |  734 ------
 arch/mips/cavium-octeon/executive/cvmx-sysinfo.c   |  117 -
 arch/mips/cavium-octeon/executive/octeon-model.c   |  358 ---
 arch/mips/cavium-octeon/octeon_boot.h              |   70 -
 arch/mips/include/asm/octeon/cvmx-agl-defs.h       | 1194 ---------
 arch/mips/include/asm/octeon/cvmx-asm.h            |  136 --
 arch/mips/include/asm/octeon/cvmx-bootmem.h        |  378 ---
 arch/mips/include/asm/octeon/cvmx-ciu-defs.h       | 1616 ------------
 arch/mips/include/asm/octeon/cvmx-gpio-defs.h      |  219 --
 arch/mips/include/asm/octeon/cvmx-helper-errata.h  |   33 -
 arch/mips/include/asm/octeon/cvmx-helper-jtag.h    |   43 -
 arch/mips/include/asm/octeon/cvmx-iob-defs.h       |  530 ----
 arch/mips/include/asm/octeon/cvmx-ipd-defs.h       |  877 -------
 arch/mips/include/asm/octeon/cvmx-l2c-defs.h       |  963 --------
 arch/mips/include/asm/octeon/cvmx-l2c.h            |  325 ---
 arch/mips/include/asm/octeon/cvmx-l2d-defs.h       |  369 ---
 arch/mips/include/asm/octeon/cvmx-l2t-defs.h       |  141 --
 arch/mips/include/asm/octeon/cvmx-led-defs.h       |  240 --
 arch/mips/include/asm/octeon/cvmx-mio-defs.h       | 2004 ---------------
 arch/mips/include/asm/octeon/cvmx-mixx-defs.h      |  248 --
 arch/mips/include/asm/octeon/cvmx-npei-defs.h      | 2560 --------------------
 arch/mips/include/asm/octeon/cvmx-npi-defs.h       | 1735 -------------
 arch/mips/include/asm/octeon/cvmx-packet.h         |   61 -
 arch/mips/include/asm/octeon/cvmx-pci-defs.h       | 1645 -------------
 arch/mips/include/asm/octeon/cvmx-pcieep-defs.h    | 1365 -----------
 arch/mips/include/asm/octeon/cvmx-pciercx-defs.h   | 1397 -----------
 arch/mips/include/asm/octeon/cvmx-pescx-defs.h     |  410 ----
 arch/mips/include/asm/octeon/cvmx-pexp-defs.h      |  229 --
 arch/mips/include/asm/octeon/cvmx-pow-defs.h       |  698 ------
 arch/mips/include/asm/octeon/cvmx-rnm-defs.h       |   88 -
 arch/mips/include/asm/octeon/cvmx-smix-defs.h      |  178 --
 arch/mips/include/asm/octeon/cvmx-spinlock.h       |  232 --
 arch/mips/include/asm/octeon/cvmx-sysinfo.h        |  152 --
 arch/mips/include/asm/octeon/octeon-feature.h      |  142 --
 arch/mips/include/asm/octeon/octeon-model.h        |  321 ---
 drivers/staging/Kconfig                            |    2 -
 40 files changed, 0 insertions(+), 22751 deletions(-)
 delete mode 100644 arch/mips/cavium-octeon/executive/Makefile
 delete mode 100644 arch/mips/cavium-octeon/executive/cvmx-bootmem.c
 delete mode 100644 arch/mips/cavium-octeon/executive/cvmx-helper-errata.c
 delete mode 100644 arch/mips/cavium-octeon/executive/cvmx-helper-jtag.c
 delete mode 100644 arch/mips/cavium-octeon/executive/cvmx-l2c.c
 delete mode 100644 arch/mips/cavium-octeon/executive/cvmx-sysinfo.c
 delete mode 100644 arch/mips/cavium-octeon/executive/octeon-model.c
 delete mode 100644 arch/mips/cavium-octeon/octeon_boot.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-agl-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-asm.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-bootmem.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-ciu-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-gpio-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-helper-errata.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-helper-jtag.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-iob-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-ipd-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-l2c-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-l2c.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-l2d-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-l2t-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-led-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-mio-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-mixx-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-npei-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-npi-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-packet.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-pci-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-pcieep-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-pciercx-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-pescx-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-pexp-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-pow-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-rnm-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-smix-defs.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-spinlock.h
 delete mode 100644 arch/mips/include/asm/octeon/cvmx-sysinfo.h
 delete mode 100644 arch/mips/include/asm/octeon/octeon-feature.h
 delete mode 100644 arch/mips/include/asm/octeon/octeon-model.h

diff --git a/arch/mips/cavium-octeon/executive/Makefile b/arch/mips/cavium-octeon/executive/Makefile
deleted file mode 100644
index 3f64535..0000000
--- a/arch/mips/cavium-octeon/executive/Makefile
+++ /dev/null
@@ -1,14 +0,0 @@
-#
-# Makefile for the Cavium Octeon specific kernel interface routines
-# under Linux.
-#
-# This file is subject to the terms and conditions of the GNU General Public
-# License.  See the file "COPYING" in the main directory of this archive
-# for more details.
-#
-# Copyright (C) 2005-2008 Cavium Networks
-#
-
-obj-y += cvmx-bootmem.o cvmx-l2c.o cvmx-sysinfo.o octeon-model.o cvmx-usb.o
-
-obj-$(CONFIG_PCI) += cvmx-helper-errata.o cvmx-helper-jtag.o
diff --git a/arch/mips/cavium-octeon/executive/cvmx-bootmem.c b/arch/mips/cavium-octeon/executive/cvmx-bootmem.c
deleted file mode 100644
index a8aa9fa..0000000
--- a/arch/mips/cavium-octeon/executive/cvmx-bootmem.c
+++ /dev/null
@@ -1,710 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- * Simple allocate only memory allocator.  Used to allocate memory at
- * application start time.
- */
-
-#include <linux/kernel.h>
-#include <linux/module.h>
-
-#include <asm/octeon/cvmx.h>
-#include <asm/octeon/cvmx-spinlock.h>
-#include <asm/octeon/cvmx-bootmem.h>
-
-/*#define DEBUG */
-
-
-static struct cvmx_bootmem_desc *cvmx_bootmem_desc;
-
-/* See header file for descriptions of functions */
-
-/*
- * Wrapper functions are provided for reading/writing the size and
- * next block values as these may not be directly addressible (in 32
- * bit applications, for instance.)  Offsets of data elements in
- * bootmem list, must match cvmx_bootmem_block_header_t.
- */
-#define NEXT_OFFSET 0
-#define SIZE_OFFSET 8
-
-static void cvmx_bootmem_phy_set_size(uint64_t addr, uint64_t size)
-{
-	cvmx_write64_uint64((addr + SIZE_OFFSET) | (1ull << 63), size);
-}
-
-static void cvmx_bootmem_phy_set_next(uint64_t addr, uint64_t next)
-{
-	cvmx_write64_uint64((addr + NEXT_OFFSET) | (1ull << 63), next);
-}
-
-static uint64_t cvmx_bootmem_phy_get_size(uint64_t addr)
-{
-	return cvmx_read64_uint64((addr + SIZE_OFFSET) | (1ull << 63));
-}
-
-static uint64_t cvmx_bootmem_phy_get_next(uint64_t addr)
-{
-	return cvmx_read64_uint64((addr + NEXT_OFFSET) | (1ull << 63));
-}
-
-void *cvmx_bootmem_alloc_range(uint64_t size, uint64_t alignment,
-			       uint64_t min_addr, uint64_t max_addr)
-{
-	int64_t address;
-	address =
-	    cvmx_bootmem_phy_alloc(size, min_addr, max_addr, alignment, 0);
-
-	if (address > 0)
-		return cvmx_phys_to_ptr(address);
-	else
-		return NULL;
-}
-EXPORT_SYMBOL(cvmx_bootmem_alloc_range);
-
-void *cvmx_bootmem_alloc_address(uint64_t size, uint64_t address,
-				 uint64_t alignment)
-{
-	return cvmx_bootmem_alloc_range(size, alignment, address,
-					address + size);
-}
-
-void *cvmx_bootmem_alloc(uint64_t size, uint64_t alignment)
-{
-	return cvmx_bootmem_alloc_range(size, alignment, 0, 0);
-}
-
-void *cvmx_bootmem_alloc_named_range(uint64_t size, uint64_t min_addr,
-				     uint64_t max_addr, uint64_t align,
-				     char *name)
-{
-	int64_t addr;
-
-	addr = cvmx_bootmem_phy_named_block_alloc(size, min_addr, max_addr,
-						  align, name, 0);
-	if (addr >= 0)
-		return cvmx_phys_to_ptr(addr);
-	else
-		return NULL;
-}
-EXPORT_SYMBOL(cvmx_bootmem_alloc_named_range);
-
-void *cvmx_bootmem_alloc_named_address(uint64_t size, uint64_t address,
-				       char *name)
-{
-    return cvmx_bootmem_alloc_named_range(size, address, address + size,
-					  0, name);
-}
-
-void *cvmx_bootmem_alloc_named(uint64_t size, uint64_t alignment, char *name)
-{
-    return cvmx_bootmem_alloc_named_range(size, 0, 0, alignment, name);
-}
-EXPORT_SYMBOL(cvmx_bootmem_alloc_named);
-
-int cvmx_bootmem_free_named(char *name)
-{
-	return cvmx_bootmem_phy_named_block_free(name, 0);
-}
-
-struct cvmx_bootmem_named_block_desc *cvmx_bootmem_find_named_block(char *name)
-{
-	return cvmx_bootmem_phy_named_block_find(name, 0);
-}
-EXPORT_SYMBOL(cvmx_bootmem_find_named_block);
-
-void cvmx_bootmem_lock(void)
-{
-	cvmx_spinlock_lock((cvmx_spinlock_t *) &(cvmx_bootmem_desc->lock));
-}
-
-void cvmx_bootmem_unlock(void)
-{
-	cvmx_spinlock_unlock((cvmx_spinlock_t *) &(cvmx_bootmem_desc->lock));
-}
-
-int cvmx_bootmem_init(void *mem_desc_ptr)
-{
-	/* Here we set the global pointer to the bootmem descriptor
-	 * block.  This pointer will be used directly, so we will set
-	 * it up to be directly usable by the application.  It is set
-	 * up as follows for the various runtime/ABI combinations:
-	 *
-	 * Linux 64 bit: Set XKPHYS bit
-	 * Linux 32 bit: use mmap to create mapping, use virtual address
-	 * CVMX 64 bit:  use physical address directly
-	 * CVMX 32 bit:  use physical address directly
-	 *
-	 * Note that the CVMX environment assumes the use of 1-1 TLB
-	 * mappings so that the physical addresses can be used
-	 * directly
-	 */
-	if (!cvmx_bootmem_desc) {
-#if   defined(CVMX_ABI_64)
-		/* Set XKPHYS bit */
-		cvmx_bootmem_desc = cvmx_phys_to_ptr(CAST64(mem_desc_ptr));
-#else
-		cvmx_bootmem_desc = (struct cvmx_bootmem_desc *) mem_desc_ptr;
-#endif
-	}
-
-	return 0;
-}
-
-/*
- * The cvmx_bootmem_phy* functions below return 64 bit physical
- * addresses, and expose more features that the cvmx_bootmem_functions
- * above.  These are required for full memory space access in 32 bit
- * applications, as well as for using some advance features.  Most
- * applications should not need to use these.
- */
-
-int64_t cvmx_bootmem_phy_alloc(uint64_t req_size, uint64_t address_min,
-			       uint64_t address_max, uint64_t alignment,
-			       uint32_t flags)
-{
-
-	uint64_t head_addr;
-	uint64_t ent_addr;
-	/* points to previous list entry, NULL current entry is head of list */
-	uint64_t prev_addr = 0;
-	uint64_t new_ent_addr = 0;
-	uint64_t desired_min_addr;
-
-#ifdef DEBUG
-	cvmx_dprintf("cvmx_bootmem_phy_alloc: req_size: 0x%llx, "
-		     "min_addr: 0x%llx, max_addr: 0x%llx, align: 0x%llx\n",
-		     (unsigned long long)req_size,
-		     (unsigned long long)address_min,
-		     (unsigned long long)address_max,
-		     (unsigned long long)alignment);
-#endif
-
-	if (cvmx_bootmem_desc->major_version > 3) {
-		cvmx_dprintf("ERROR: Incompatible bootmem descriptor "
-			     "version: %d.%d at addr: %p\n",
-			     (int)cvmx_bootmem_desc->major_version,
-			     (int)cvmx_bootmem_desc->minor_version,
-			     cvmx_bootmem_desc);
-		goto error_out;
-	}
-
-	/*
-	 * Do a variety of checks to validate the arguments.  The
-	 * allocator code will later assume that these checks have
-	 * been made.  We validate that the requested constraints are
-	 * not self-contradictory before we look through the list of
-	 * available memory.
-	 */
-
-	/* 0 is not a valid req_size for this allocator */
-	if (!req_size)
-		goto error_out;
-
-	/* Round req_size up to mult of minimum alignment bytes */
-	req_size = (req_size + (CVMX_BOOTMEM_ALIGNMENT_SIZE - 1)) &
-		~(CVMX_BOOTMEM_ALIGNMENT_SIZE - 1);
-
-	/*
-	 * Convert !0 address_min and 0 address_max to special case of
-	 * range that specifies an exact memory block to allocate.  Do
-	 * this before other checks and adjustments so that this
-	 * tranformation will be validated.
-	 */
-	if (address_min && !address_max)
-		address_max = address_min + req_size;
-	else if (!address_min && !address_max)
-		address_max = ~0ull;  /* If no limits given, use max limits */
-
-
-	/*
-	 * Enforce minimum alignment (this also keeps the minimum free block
-	 * req_size the same as the alignment req_size.
-	 */
-	if (alignment < CVMX_BOOTMEM_ALIGNMENT_SIZE)
-		alignment = CVMX_BOOTMEM_ALIGNMENT_SIZE;
-
-	/*
-	 * Adjust address minimum based on requested alignment (round
-	 * up to meet alignment).  Do this here so we can reject
-	 * impossible requests up front. (NOP for address_min == 0)
-	 */
-	if (alignment)
-		address_min = ALIGN(address_min, alignment);
-
-	/*
-	 * Reject inconsistent args.  We have adjusted these, so this
-	 * may fail due to our internal changes even if this check
-	 * would pass for the values the user supplied.
-	 */
-	if (req_size > address_max - address_min)
-		goto error_out;
-
-	/* Walk through the list entries - first fit found is returned */
-
-	if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-		cvmx_bootmem_lock();
-	head_addr = cvmx_bootmem_desc->head_addr;
-	ent_addr = head_addr;
-	for (; ent_addr;
-	     prev_addr = ent_addr,
-	     ent_addr = cvmx_bootmem_phy_get_next(ent_addr)) {
-		uint64_t usable_base, usable_max;
-		uint64_t ent_size = cvmx_bootmem_phy_get_size(ent_addr);
-
-		if (cvmx_bootmem_phy_get_next(ent_addr)
-		    && ent_addr > cvmx_bootmem_phy_get_next(ent_addr)) {
-			cvmx_dprintf("Internal bootmem_alloc() error: ent: "
-				"0x%llx, next: 0x%llx\n",
-				(unsigned long long)ent_addr,
-				(unsigned long long)
-				cvmx_bootmem_phy_get_next(ent_addr));
-			goto error_out;
-		}
-
-		/*
-		 * Determine if this is an entry that can satisify the
-		 * request Check to make sure entry is large enough to
-		 * satisfy request.
-		 */
-		usable_base =
-		    ALIGN(max(address_min, ent_addr), alignment);
-		usable_max = min(address_max, ent_addr + ent_size);
-		/*
-		 * We should be able to allocate block at address
-		 * usable_base.
-		 */
-
-		desired_min_addr = usable_base;
-		/*
-		 * Determine if request can be satisfied from the
-		 * current entry.
-		 */
-		if (!((ent_addr + ent_size) > usable_base
-				&& ent_addr < address_max
-				&& req_size <= usable_max - usable_base))
-			continue;
-		/*
-		 * We have found an entry that has room to satisfy the
-		 * request, so allocate it from this entry.  If end
-		 * CVMX_BOOTMEM_FLAG_END_ALLOC set, then allocate from
-		 * the end of this block rather than the beginning.
-		 */
-		if (flags & CVMX_BOOTMEM_FLAG_END_ALLOC) {
-			desired_min_addr = usable_max - req_size;
-			/*
-			 * Align desired address down to required
-			 * alignment.
-			 */
-			desired_min_addr &= ~(alignment - 1);
-		}
-
-		/* Match at start of entry */
-		if (desired_min_addr == ent_addr) {
-			if (req_size < ent_size) {
-				/*
-				 * big enough to create a new block
-				 * from top portion of block.
-				 */
-				new_ent_addr = ent_addr + req_size;
-				cvmx_bootmem_phy_set_next(new_ent_addr,
-					cvmx_bootmem_phy_get_next(ent_addr));
-				cvmx_bootmem_phy_set_size(new_ent_addr,
-							ent_size -
-							req_size);
-
-				/*
-				 * Adjust next pointer as following
-				 * code uses this.
-				 */
-				cvmx_bootmem_phy_set_next(ent_addr,
-							new_ent_addr);
-			}
-
-			/*
-			 * adjust prev ptr or head to remove this
-			 * entry from list.
-			 */
-			if (prev_addr)
-				cvmx_bootmem_phy_set_next(prev_addr,
-					cvmx_bootmem_phy_get_next(ent_addr));
-			else
-				/*
-				 * head of list being returned, so
-				 * update head ptr.
-				 */
-				cvmx_bootmem_desc->head_addr =
-					cvmx_bootmem_phy_get_next(ent_addr);
-
-			if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-				cvmx_bootmem_unlock();
-			return desired_min_addr;
-		}
-		/*
-		 * block returned doesn't start at beginning of entry,
-		 * so we know that we will be splitting a block off
-		 * the front of this one.  Create a new block from the
-		 * beginning, add to list, and go to top of loop
-		 * again.
-		 *
-		 * create new block from high portion of
-		 * block, so that top block starts at desired
-		 * addr.
-		 */
-		new_ent_addr = desired_min_addr;
-		cvmx_bootmem_phy_set_next(new_ent_addr,
-					cvmx_bootmem_phy_get_next
-					(ent_addr));
-		cvmx_bootmem_phy_set_size(new_ent_addr,
-					cvmx_bootmem_phy_get_size
-					(ent_addr) -
-					(desired_min_addr -
-						ent_addr));
-		cvmx_bootmem_phy_set_size(ent_addr,
-					desired_min_addr - ent_addr);
-		cvmx_bootmem_phy_set_next(ent_addr, new_ent_addr);
-		/* Loop again to handle actual alloc from new block */
-	}
-error_out:
-	/* We didn't find anything, so return error */
-	if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-		cvmx_bootmem_unlock();
-	return -1;
-}
-
-int __cvmx_bootmem_phy_free(uint64_t phy_addr, uint64_t size, uint32_t flags)
-{
-	uint64_t cur_addr;
-	uint64_t prev_addr = 0;	/* zero is invalid */
-	int retval = 0;
-
-#ifdef DEBUG
-	cvmx_dprintf("__cvmx_bootmem_phy_free addr: 0x%llx, size: 0x%llx\n",
-		     (unsigned long long)phy_addr, (unsigned long long)size);
-#endif
-	if (cvmx_bootmem_desc->major_version > 3) {
-		cvmx_dprintf("ERROR: Incompatible bootmem descriptor "
-			     "version: %d.%d at addr: %p\n",
-			     (int)cvmx_bootmem_desc->major_version,
-			     (int)cvmx_bootmem_desc->minor_version,
-			     cvmx_bootmem_desc);
-		return 0;
-	}
-
-	/* 0 is not a valid size for this allocator */
-	if (!size)
-		return 0;
-
-	if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-		cvmx_bootmem_lock();
-	cur_addr = cvmx_bootmem_desc->head_addr;
-	if (cur_addr == 0 || phy_addr < cur_addr) {
-		/* add at front of list - special case with changing head ptr */
-		if (cur_addr && phy_addr + size > cur_addr)
-			goto bootmem_free_done;	/* error, overlapping section */
-		else if (phy_addr + size == cur_addr) {
-			/* Add to front of existing first block */
-			cvmx_bootmem_phy_set_next(phy_addr,
-						  cvmx_bootmem_phy_get_next
-						  (cur_addr));
-			cvmx_bootmem_phy_set_size(phy_addr,
-						  cvmx_bootmem_phy_get_size
-						  (cur_addr) + size);
-			cvmx_bootmem_desc->head_addr = phy_addr;
-
-		} else {
-			/* New block before first block.  OK if cur_addr is 0 */
-			cvmx_bootmem_phy_set_next(phy_addr, cur_addr);
-			cvmx_bootmem_phy_set_size(phy_addr, size);
-			cvmx_bootmem_desc->head_addr = phy_addr;
-		}
-		retval = 1;
-		goto bootmem_free_done;
-	}
-
-	/* Find place in list to add block */
-	while (cur_addr && phy_addr > cur_addr) {
-		prev_addr = cur_addr;
-		cur_addr = cvmx_bootmem_phy_get_next(cur_addr);
-	}
-
-	if (!cur_addr) {
-		/*
-		 * We have reached the end of the list, add on to end,
-		 * checking to see if we need to combine with last
-		 * block
-		 */
-		if (prev_addr + cvmx_bootmem_phy_get_size(prev_addr) ==
-		    phy_addr) {
-			cvmx_bootmem_phy_set_size(prev_addr,
-						  cvmx_bootmem_phy_get_size
-						  (prev_addr) + size);
-		} else {
-			cvmx_bootmem_phy_set_next(prev_addr, phy_addr);
-			cvmx_bootmem_phy_set_size(phy_addr, size);
-			cvmx_bootmem_phy_set_next(phy_addr, 0);
-		}
-		retval = 1;
-		goto bootmem_free_done;
-	} else {
-		/*
-		 * insert between prev and cur nodes, checking for
-		 * merge with either/both.
-		 */
-		if (prev_addr + cvmx_bootmem_phy_get_size(prev_addr) ==
-		    phy_addr) {
-			/* Merge with previous */
-			cvmx_bootmem_phy_set_size(prev_addr,
-						  cvmx_bootmem_phy_get_size
-						  (prev_addr) + size);
-			if (phy_addr + size == cur_addr) {
-				/* Also merge with current */
-				cvmx_bootmem_phy_set_size(prev_addr,
-					cvmx_bootmem_phy_get_size(cur_addr) +
-					cvmx_bootmem_phy_get_size(prev_addr));
-				cvmx_bootmem_phy_set_next(prev_addr,
-					cvmx_bootmem_phy_get_next(cur_addr));
-			}
-			retval = 1;
-			goto bootmem_free_done;
-		} else if (phy_addr + size == cur_addr) {
-			/* Merge with current */
-			cvmx_bootmem_phy_set_size(phy_addr,
-						  cvmx_bootmem_phy_get_size
-						  (cur_addr) + size);
-			cvmx_bootmem_phy_set_next(phy_addr,
-						  cvmx_bootmem_phy_get_next
-						  (cur_addr));
-			cvmx_bootmem_phy_set_next(prev_addr, phy_addr);
-			retval = 1;
-			goto bootmem_free_done;
-		}
-
-		/* It is a standalone block, add in between prev and cur */
-		cvmx_bootmem_phy_set_size(phy_addr, size);
-		cvmx_bootmem_phy_set_next(phy_addr, cur_addr);
-		cvmx_bootmem_phy_set_next(prev_addr, phy_addr);
-
-	}
-	retval = 1;
-
-bootmem_free_done:
-	if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-		cvmx_bootmem_unlock();
-	return retval;
-
-}
-
-struct cvmx_bootmem_named_block_desc *
-	cvmx_bootmem_phy_named_block_find(char *name, uint32_t flags)
-{
-	unsigned int i;
-	struct cvmx_bootmem_named_block_desc *named_block_array_ptr;
-
-#ifdef DEBUG
-	cvmx_dprintf("cvmx_bootmem_phy_named_block_find: %s\n", name);
-#endif
-	/*
-	 * Lock the structure to make sure that it is not being
-	 * changed while we are examining it.
-	 */
-	if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-		cvmx_bootmem_lock();
-
-	/* Use XKPHYS for 64 bit linux */
-	named_block_array_ptr = (struct cvmx_bootmem_named_block_desc *)
-	    cvmx_phys_to_ptr(cvmx_bootmem_desc->named_block_array_addr);
-
-#ifdef DEBUG
-	cvmx_dprintf
-	    ("cvmx_bootmem_phy_named_block_find: named_block_array_ptr: %p\n",
-	     named_block_array_ptr);
-#endif
-	if (cvmx_bootmem_desc->major_version == 3) {
-		for (i = 0;
-		     i < cvmx_bootmem_desc->named_block_num_blocks; i++) {
-			if ((name && named_block_array_ptr[i].size
-			     && !strncmp(name, named_block_array_ptr[i].name,
-					 cvmx_bootmem_desc->named_block_name_len
-					 - 1))
-			    || (!name && !named_block_array_ptr[i].size)) {
-				if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-					cvmx_bootmem_unlock();
-
-				return &(named_block_array_ptr[i]);
-			}
-		}
-	} else {
-		cvmx_dprintf("ERROR: Incompatible bootmem descriptor "
-			     "version: %d.%d at addr: %p\n",
-			     (int)cvmx_bootmem_desc->major_version,
-			     (int)cvmx_bootmem_desc->minor_version,
-			     cvmx_bootmem_desc);
-	}
-	if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-		cvmx_bootmem_unlock();
-
-	return NULL;
-}
-
-int cvmx_bootmem_phy_named_block_free(char *name, uint32_t flags)
-{
-	struct cvmx_bootmem_named_block_desc *named_block_ptr;
-
-	if (cvmx_bootmem_desc->major_version != 3) {
-		cvmx_dprintf("ERROR: Incompatible bootmem descriptor version: "
-			     "%d.%d at addr: %p\n",
-			     (int)cvmx_bootmem_desc->major_version,
-			     (int)cvmx_bootmem_desc->minor_version,
-			     cvmx_bootmem_desc);
-		return 0;
-	}
-#ifdef DEBUG
-	cvmx_dprintf("cvmx_bootmem_phy_named_block_free: %s\n", name);
-#endif
-
-	/*
-	 * Take lock here, as name lookup/block free/name free need to
-	 * be atomic.
-	 */
-	cvmx_bootmem_lock();
-
-	named_block_ptr =
-	    cvmx_bootmem_phy_named_block_find(name,
-					      CVMX_BOOTMEM_FLAG_NO_LOCKING);
-	if (named_block_ptr) {
-#ifdef DEBUG
-		cvmx_dprintf("cvmx_bootmem_phy_named_block_free: "
-			     "%s, base: 0x%llx, size: 0x%llx\n",
-			     name,
-			     (unsigned long long)named_block_ptr->base_addr,
-			     (unsigned long long)named_block_ptr->size);
-#endif
-		__cvmx_bootmem_phy_free(named_block_ptr->base_addr,
-					named_block_ptr->size,
-					CVMX_BOOTMEM_FLAG_NO_LOCKING);
-		named_block_ptr->size = 0;
-		/* Set size to zero to indicate block not used. */
-	}
-
-	cvmx_bootmem_unlock();
-	return named_block_ptr != NULL;	/* 0 on failure, 1 on success */
-}
-
-int64_t cvmx_bootmem_phy_named_block_alloc(uint64_t size, uint64_t min_addr,
-					   uint64_t max_addr,
-					   uint64_t alignment,
-					   char *name,
-					   uint32_t flags)
-{
-	int64_t addr_allocated;
-	struct cvmx_bootmem_named_block_desc *named_block_desc_ptr;
-
-#ifdef DEBUG
-	cvmx_dprintf("cvmx_bootmem_phy_named_block_alloc: size: 0x%llx, min: "
-		     "0x%llx, max: 0x%llx, align: 0x%llx, name: %s\n",
-		     (unsigned long long)size,
-		     (unsigned long long)min_addr,
-		     (unsigned long long)max_addr,
-		     (unsigned long long)alignment,
-		     name);
-#endif
-	if (cvmx_bootmem_desc->major_version != 3) {
-		cvmx_dprintf("ERROR: Incompatible bootmem descriptor version: "
-			     "%d.%d at addr: %p\n",
-			     (int)cvmx_bootmem_desc->major_version,
-			     (int)cvmx_bootmem_desc->minor_version,
-			     cvmx_bootmem_desc);
-		return -1;
-	}
-
-	/*
-	 * Take lock here, as name lookup/block alloc/name add need to
-	 * be atomic.
-	 */
-	if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-		cvmx_spinlock_lock((cvmx_spinlock_t *)&(cvmx_bootmem_desc->lock));
-
-	/* Get pointer to first available named block descriptor */
-	named_block_desc_ptr =
-		cvmx_bootmem_phy_named_block_find(NULL,
-						  flags | CVMX_BOOTMEM_FLAG_NO_LOCKING);
-
-	/*
-	 * Check to see if name already in use, return error if name
-	 * not available or no more room for blocks.
-	 */
-	if (cvmx_bootmem_phy_named_block_find(name,
-					      flags | CVMX_BOOTMEM_FLAG_NO_LOCKING) || !named_block_desc_ptr) {
-		if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-			cvmx_spinlock_unlock((cvmx_spinlock_t *)&(cvmx_bootmem_desc->lock));
-		return -1;
-	}
-
-
-	/*
-	 * Round size up to mult of minimum alignment bytes We need
-	 * the actual size allocated to allow for blocks to be
-	 * coallesced when they are freed.  The alloc routine does the
-	 * same rounding up on all allocations.
-	 */
-	size = ALIGN(size, CVMX_BOOTMEM_ALIGNMENT_SIZE);
-
-	addr_allocated = cvmx_bootmem_phy_alloc(size, min_addr, max_addr,
-						alignment,
-						flags | CVMX_BOOTMEM_FLAG_NO_LOCKING);
-	if (addr_allocated >= 0) {
-		named_block_desc_ptr->base_addr = addr_allocated;
-		named_block_desc_ptr->size = size;
-		strncpy(named_block_desc_ptr->name, name,
-			cvmx_bootmem_desc->named_block_name_len);
-		named_block_desc_ptr->name[cvmx_bootmem_desc->named_block_name_len - 1] = 0;
-	}
-
-	if (!(flags & CVMX_BOOTMEM_FLAG_NO_LOCKING))
-		cvmx_spinlock_unlock((cvmx_spinlock_t *)&(cvmx_bootmem_desc->lock));
-	return addr_allocated;
-}
-
-uint64_t cvmx_bootmem_phy_available_mem(uint64_t min_block_size)
-{
-	uint64_t addr;
-
-	uint64_t available_mem = 0;
-
-	cvmx_bootmem_lock();
-	addr = cvmx_bootmem_desc->head_addr;
-	while (addr)
-	{
-		if (cvmx_bootmem_phy_get_size(addr) >= min_block_size)
-			available_mem += cvmx_bootmem_phy_get_size(addr);
-		addr = cvmx_bootmem_phy_get_next(addr);
-	}
-	cvmx_bootmem_unlock();
-	return(available_mem);
-}
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-errata.c b/arch/mips/cavium-octeon/executive/cvmx-helper-errata.c
deleted file mode 100644
index 868659e..0000000
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-errata.c
+++ /dev/null
@@ -1,73 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/**
- *
- * Fixes and workaround for Octeon chip errata. This file
- * contains functions called by cvmx-helper to workaround known
- * chip errata. For the most part, code doesn't need to call
- * these functions directly.
- *
- */
-#include <linux/module.h>
-
-#include <asm/octeon/octeon.h>
-
-#include <asm/octeon/cvmx-helper-jtag.h>
-
-/**
- * Due to errata G-720, the 2nd order CDR circuit on CN52XX pass
- * 1 doesn't work properly. The following code disables 2nd order
- * CDR for the specified QLM.
- *
- * @qlm:    QLM to disable 2nd order CDR for.
- */
-void __cvmx_helper_errata_qlm_disable_2nd_order_cdr(int qlm)
-{
-	int lane;
-	cvmx_helper_qlm_jtag_init();
-	/* We need to load all four lanes of the QLM, a total of 1072 bits */
-	for (lane = 0; lane < 4; lane++) {
-		/*
-		 * Each lane has 268 bits. We need to set
-		 * cfg_cdr_incx<67:64> = 3 and cfg_cdr_secord<77> =
-		 * 1. All other bits are zero. Bits go in LSB first,
-		 * so start off with the zeros for bits <63:0>.
-		 */
-		cvmx_helper_qlm_jtag_shift_zeros(qlm, 63 - 0 + 1);
-		/* cfg_cdr_incx<67:64>=3 */
-		cvmx_helper_qlm_jtag_shift(qlm, 67 - 64 + 1, 3);
-		/* Zeros for bits <76:68> */
-		cvmx_helper_qlm_jtag_shift_zeros(qlm, 76 - 68 + 1);
-		/* cfg_cdr_secord<77>=1 */
-		cvmx_helper_qlm_jtag_shift(qlm, 77 - 77 + 1, 1);
-		/* Zeros for bits <267:78> */
-		cvmx_helper_qlm_jtag_shift_zeros(qlm, 267 - 78 + 1);
-	}
-	cvmx_helper_qlm_jtag_update(qlm);
-}
-EXPORT_SYMBOL(__cvmx_helper_errata_qlm_disable_2nd_order_cdr);
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-jtag.c b/arch/mips/cavium-octeon/executive/cvmx-helper-jtag.c
deleted file mode 100644
index c1c5489..0000000
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-jtag.c
+++ /dev/null
@@ -1,144 +0,0 @@
-
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/**
- *
- * Helper utilities for qlm_jtag.
- *
- */
-
-#include <asm/octeon/octeon.h>
-#include <asm/octeon/cvmx-helper-jtag.h>
-
-
-/**
- * Initialize the internal QLM JTAG logic to allow programming
- * of the JTAG chain by the cvmx_helper_qlm_jtag_*() functions.
- * These functions should only be used at the direction of Cavium
- * Networks. Programming incorrect values into the JTAG chain
- * can cause chip damage.
- */
-void cvmx_helper_qlm_jtag_init(void)
-{
-	union cvmx_ciu_qlm_jtgc jtgc;
-	uint32_t clock_div = 0;
-	uint32_t divisor = cvmx_sysinfo_get()->cpu_clock_hz / (25 * 1000000);
-	divisor = (divisor - 1) >> 2;
-	/* Convert the divisor into a power of 2 shift */
-	while (divisor) {
-		clock_div++;
-		divisor = divisor >> 1;
-	}
-
-	/*
-	 * Clock divider for QLM JTAG operations.  eclk is divided by
-	 * 2^(CLK_DIV + 2)
-	 */
-	jtgc.u64 = 0;
-	jtgc.s.clk_div = clock_div;
-	jtgc.s.mux_sel = 0;
-	if (OCTEON_IS_MODEL(OCTEON_CN52XX))
-		jtgc.s.bypass = 0x3;
-	else
-		jtgc.s.bypass = 0xf;
-	cvmx_write_csr(CVMX_CIU_QLM_JTGC, jtgc.u64);
-	cvmx_read_csr(CVMX_CIU_QLM_JTGC);
-}
-
-/**
- * Write up to 32bits into the QLM jtag chain. Bits are shifted
- * into the MSB and out the LSB, so you should shift in the low
- * order bits followed by the high order bits. The JTAG chain is
- * 4 * 268 bits long, or 1072.
- *
- * @qlm:    QLM to shift value into
- * @bits:   Number of bits to shift in (1-32).
- * @data:   Data to shift in. Bit 0 enters the chain first, followed by
- *               bit 1, etc.
- *
- * Returns The low order bits of the JTAG chain that shifted out of the
- *         circle.
- */
-uint32_t cvmx_helper_qlm_jtag_shift(int qlm, int bits, uint32_t data)
-{
-	union cvmx_ciu_qlm_jtgd jtgd;
-	jtgd.u64 = 0;
-	jtgd.s.shift = 1;
-	jtgd.s.shft_cnt = bits - 1;
-	jtgd.s.shft_reg = data;
-	if (!OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X))
-		jtgd.s.select = 1 << qlm;
-	cvmx_write_csr(CVMX_CIU_QLM_JTGD, jtgd.u64);
-	do {
-		jtgd.u64 = cvmx_read_csr(CVMX_CIU_QLM_JTGD);
-	} while (jtgd.s.shift);
-	return jtgd.s.shft_reg >> (32 - bits);
-}
-
-/**
- * Shift long sequences of zeros into the QLM JTAG chain. It is
- * common to need to shift more than 32 bits of zeros into the
- * chain. This function is a convience wrapper around
- * cvmx_helper_qlm_jtag_shift() to shift more than 32 bits of
- * zeros at a time.
- *
- * @qlm:    QLM to shift zeros into
- * @bits:
- */
-void cvmx_helper_qlm_jtag_shift_zeros(int qlm, int bits)
-{
-	while (bits > 0) {
-		int n = bits;
-		if (n > 32)
-			n = 32;
-		cvmx_helper_qlm_jtag_shift(qlm, n, 0);
-		bits -= n;
-	}
-}
-
-/**
- * Program the QLM JTAG chain into all lanes of the QLM. You must
- * have already shifted in 268*4, or 1072 bits into the JTAG
- * chain. Updating invalid values can possibly cause chip damage.
- *
- * @qlm:    QLM to program
- */
-void cvmx_helper_qlm_jtag_update(int qlm)
-{
-	union cvmx_ciu_qlm_jtgd jtgd;
-
-	/* Update the new data */
-	jtgd.u64 = 0;
-	jtgd.s.update = 1;
-	if (!OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X))
-		jtgd.s.select = 1 << qlm;
-	cvmx_write_csr(CVMX_CIU_QLM_JTGD, jtgd.u64);
-	do {
-		jtgd.u64 = cvmx_read_csr(CVMX_CIU_QLM_JTGD);
-	} while (jtgd.s.update);
-}
diff --git a/arch/mips/cavium-octeon/executive/cvmx-l2c.c b/arch/mips/cavium-octeon/executive/cvmx-l2c.c
deleted file mode 100644
index 6abe56f..0000000
--- a/arch/mips/cavium-octeon/executive/cvmx-l2c.c
+++ /dev/null
@@ -1,734 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- * Implementation of the Level 2 Cache (L2C) control, measurement, and
- * debugging facilities.
- */
-
-#include <asm/octeon/cvmx.h>
-#include <asm/octeon/cvmx-l2c.h>
-#include <asm/octeon/cvmx-spinlock.h>
-
-/*
- * This spinlock is used internally to ensure that only one core is
- * performing certain L2 operations at a time.
- *
- * NOTE: This only protects calls from within a single application -
- * if multiple applications or operating systems are running, then it
- * is up to the user program to coordinate between them.
- */
-static cvmx_spinlock_t cvmx_l2c_spinlock;
-
-static inline int l2_size_half(void)
-{
-	uint64_t val = cvmx_read_csr(CVMX_L2D_FUS3);
-	return !!(val & (1ull << 34));
-}
-
-int cvmx_l2c_get_core_way_partition(uint32_t core)
-{
-	uint32_t field;
-
-	/* Validate the core number */
-	if (core >= cvmx_octeon_num_cores())
-		return -1;
-
-	/*
-	 * Use the lower two bits of the coreNumber to determine the
-	 * bit offset of the UMSK[] field in the L2C_SPAR register.
-	 */
-	field = (core & 0x3) * 8;
-
-	/*
-	 * Return the UMSK[] field from the appropriate L2C_SPAR
-	 * register based on the coreNumber.
-	 */
-
-	switch (core & 0xC) {
-	case 0x0:
-		return (cvmx_read_csr(CVMX_L2C_SPAR0) & (0xFF << field)) >>
-			field;
-	case 0x4:
-		return (cvmx_read_csr(CVMX_L2C_SPAR1) & (0xFF << field)) >>
-			field;
-	case 0x8:
-		return (cvmx_read_csr(CVMX_L2C_SPAR2) & (0xFF << field)) >>
-			field;
-	case 0xC:
-		return (cvmx_read_csr(CVMX_L2C_SPAR3) & (0xFF << field)) >>
-			field;
-	}
-	return 0;
-}
-
-int cvmx_l2c_set_core_way_partition(uint32_t core, uint32_t mask)
-{
-	uint32_t field;
-	uint32_t valid_mask;
-
-	valid_mask = (0x1 << cvmx_l2c_get_num_assoc()) - 1;
-
-	mask &= valid_mask;
-
-	/* A UMSK setting which blocks all L2C Ways is an error. */
-	if (mask == valid_mask)
-		return -1;
-
-	/* Validate the core number */
-	if (core >= cvmx_octeon_num_cores())
-		return -1;
-
-	/* Check to make sure current mask & new mask don't block all ways */
-	if (((mask | cvmx_l2c_get_core_way_partition(core)) & valid_mask) ==
-	    valid_mask)
-		return -1;
-
-	/* Use the lower two bits of core to determine the bit offset of the
-	 * UMSK[] field in the L2C_SPAR register.
-	 */
-	field = (core & 0x3) * 8;
-
-	/* Assign the new mask setting to the UMSK[] field in the appropriate
-	 * L2C_SPAR register based on the core_num.
-	 *
-	 */
-	switch (core & 0xC) {
-	case 0x0:
-		cvmx_write_csr(CVMX_L2C_SPAR0,
-			       (cvmx_read_csr(CVMX_L2C_SPAR0) &
-				~(0xFF << field)) | mask << field);
-		break;
-	case 0x4:
-		cvmx_write_csr(CVMX_L2C_SPAR1,
-			       (cvmx_read_csr(CVMX_L2C_SPAR1) &
-				~(0xFF << field)) | mask << field);
-		break;
-	case 0x8:
-		cvmx_write_csr(CVMX_L2C_SPAR2,
-			       (cvmx_read_csr(CVMX_L2C_SPAR2) &
-				~(0xFF << field)) | mask << field);
-		break;
-	case 0xC:
-		cvmx_write_csr(CVMX_L2C_SPAR3,
-			       (cvmx_read_csr(CVMX_L2C_SPAR3) &
-				~(0xFF << field)) | mask << field);
-		break;
-	}
-	return 0;
-}
-
-int cvmx_l2c_set_hw_way_partition(uint32_t mask)
-{
-	uint32_t valid_mask;
-
-	valid_mask = 0xff;
-
-	if (OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN38XX)) {
-		if (l2_size_half())
-			valid_mask = 0xf;
-	} else if (l2_size_half())
-		valid_mask = 0x3;
-
-	mask &= valid_mask;
-
-	/* A UMSK setting which blocks all L2C Ways is an error. */
-	if (mask == valid_mask)
-		return -1;
-	/* Check to make sure current mask & new mask don't block all ways */
-	if (((mask | cvmx_l2c_get_hw_way_partition()) & valid_mask) ==
-	    valid_mask)
-		return -1;
-
-	cvmx_write_csr(CVMX_L2C_SPAR4,
-		       (cvmx_read_csr(CVMX_L2C_SPAR4) & ~0xFF) | mask);
-	return 0;
-}
-
-int cvmx_l2c_get_hw_way_partition(void)
-{
-	return cvmx_read_csr(CVMX_L2C_SPAR4) & (0xFF);
-}
-
-void cvmx_l2c_config_perf(uint32_t counter, enum cvmx_l2c_event event,
-			  uint32_t clear_on_read)
-{
-	union cvmx_l2c_pfctl pfctl;
-
-	pfctl.u64 = cvmx_read_csr(CVMX_L2C_PFCTL);
-
-	switch (counter) {
-	case 0:
-		pfctl.s.cnt0sel = event;
-		pfctl.s.cnt0ena = 1;
-		if (!cvmx_octeon_is_pass1())
-			pfctl.s.cnt0rdclr = clear_on_read;
-		break;
-	case 1:
-		pfctl.s.cnt1sel = event;
-		pfctl.s.cnt1ena = 1;
-		if (!cvmx_octeon_is_pass1())
-			pfctl.s.cnt1rdclr = clear_on_read;
-		break;
-	case 2:
-		pfctl.s.cnt2sel = event;
-		pfctl.s.cnt2ena = 1;
-		if (!cvmx_octeon_is_pass1())
-			pfctl.s.cnt2rdclr = clear_on_read;
-		break;
-	case 3:
-	default:
-		pfctl.s.cnt3sel = event;
-		pfctl.s.cnt3ena = 1;
-		if (!cvmx_octeon_is_pass1())
-			pfctl.s.cnt3rdclr = clear_on_read;
-		break;
-	}
-
-	cvmx_write_csr(CVMX_L2C_PFCTL, pfctl.u64);
-}
-
-uint64_t cvmx_l2c_read_perf(uint32_t counter)
-{
-	switch (counter) {
-	case 0:
-		return cvmx_read_csr(CVMX_L2C_PFC0);
-	case 1:
-		return cvmx_read_csr(CVMX_L2C_PFC1);
-	case 2:
-		return cvmx_read_csr(CVMX_L2C_PFC2);
-	case 3:
-	default:
-		return cvmx_read_csr(CVMX_L2C_PFC3);
-	}
-}
-
-/**
- * @INTERNAL
- * Helper function use to fault in cache lines for L2 cache locking
- *
- * @addr:   Address of base of memory region to read into L2 cache
- * @len:    Length (in bytes) of region to fault in
- */
-static void fault_in(uint64_t addr, int len)
-{
-	volatile char *ptr;
-	volatile char dummy;
-	/*
-	 * Adjust addr and length so we get all cache lines even for
-	 * small ranges spanning two cache lines
-	 */
-	len += addr & CVMX_CACHE_LINE_MASK;
-	addr &= ~CVMX_CACHE_LINE_MASK;
-	ptr = (volatile char *)cvmx_phys_to_ptr(addr);
-	/*
-	 * Invalidate L1 cache to make sure all loads result in data
-	 * being in L2.
-	 */
-	CVMX_DCACHE_INVALIDATE;
-	while (len > 0) {
-		dummy += *ptr;
-		len -= CVMX_CACHE_LINE_SIZE;
-		ptr += CVMX_CACHE_LINE_SIZE;
-	}
-}
-
-int cvmx_l2c_lock_line(uint64_t addr)
-{
-	int retval = 0;
-	union cvmx_l2c_dbg l2cdbg;
-	union cvmx_l2c_lckbase lckbase;
-	union cvmx_l2c_lckoff lckoff;
-	union cvmx_l2t_err l2t_err;
-	l2cdbg.u64 = 0;
-	lckbase.u64 = 0;
-	lckoff.u64 = 0;
-
-	cvmx_spinlock_lock(&cvmx_l2c_spinlock);
-
-	/* Clear l2t error bits if set */
-	l2t_err.u64 = cvmx_read_csr(CVMX_L2T_ERR);
-	l2t_err.s.lckerr = 1;
-	l2t_err.s.lckerr2 = 1;
-	cvmx_write_csr(CVMX_L2T_ERR, l2t_err.u64);
-
-	addr &= ~CVMX_CACHE_LINE_MASK;
-
-	/* Set this core as debug core */
-	l2cdbg.s.ppnum = cvmx_get_core_num();
-	CVMX_SYNC;
-	cvmx_write_csr(CVMX_L2C_DBG, l2cdbg.u64);
-	cvmx_read_csr(CVMX_L2C_DBG);
-
-	lckoff.s.lck_offset = 0;	/* Only lock 1 line at a time */
-	cvmx_write_csr(CVMX_L2C_LCKOFF, lckoff.u64);
-	cvmx_read_csr(CVMX_L2C_LCKOFF);
-
-	if (((union cvmx_l2c_cfg) (cvmx_read_csr(CVMX_L2C_CFG))).s.idxalias) {
-		int alias_shift =
-		    CVMX_L2C_IDX_ADDR_SHIFT + 2 * CVMX_L2_SET_BITS - 1;
-		uint64_t addr_tmp =
-		    addr ^ (addr & ((1 << alias_shift) - 1)) >>
-		    CVMX_L2_SET_BITS;
-		lckbase.s.lck_base = addr_tmp >> 7;
-	} else {
-		lckbase.s.lck_base = addr >> 7;
-	}
-
-	lckbase.s.lck_ena = 1;
-	cvmx_write_csr(CVMX_L2C_LCKBASE, lckbase.u64);
-	cvmx_read_csr(CVMX_L2C_LCKBASE);	/* Make sure it gets there */
-
-	fault_in(addr, CVMX_CACHE_LINE_SIZE);
-
-	lckbase.s.lck_ena = 0;
-	cvmx_write_csr(CVMX_L2C_LCKBASE, lckbase.u64);
-	cvmx_read_csr(CVMX_L2C_LCKBASE);	/* Make sure it gets there */
-
-	/* Stop being debug core */
-	cvmx_write_csr(CVMX_L2C_DBG, 0);
-	cvmx_read_csr(CVMX_L2C_DBG);
-
-	l2t_err.u64 = cvmx_read_csr(CVMX_L2T_ERR);
-	if (l2t_err.s.lckerr || l2t_err.s.lckerr2)
-		retval = 1;	/* We were unable to lock the line */
-
-	cvmx_spinlock_unlock(&cvmx_l2c_spinlock);
-
-	return retval;
-}
-
-int cvmx_l2c_lock_mem_region(uint64_t start, uint64_t len)
-{
-	int retval = 0;
-
-	/* Round start/end to cache line boundaries */
-	len += start & CVMX_CACHE_LINE_MASK;
-	start &= ~CVMX_CACHE_LINE_MASK;
-	len = (len + CVMX_CACHE_LINE_MASK) & ~CVMX_CACHE_LINE_MASK;
-
-	while (len) {
-		retval += cvmx_l2c_lock_line(start);
-		start += CVMX_CACHE_LINE_SIZE;
-		len -= CVMX_CACHE_LINE_SIZE;
-	}
-
-	return retval;
-}
-
-void cvmx_l2c_flush(void)
-{
-	uint64_t assoc, set;
-	uint64_t n_assoc, n_set;
-	union cvmx_l2c_dbg l2cdbg;
-
-	cvmx_spinlock_lock(&cvmx_l2c_spinlock);
-
-	l2cdbg.u64 = 0;
-	if (!OCTEON_IS_MODEL(OCTEON_CN30XX))
-		l2cdbg.s.ppnum = cvmx_get_core_num();
-	l2cdbg.s.finv = 1;
-	n_set = CVMX_L2_SETS;
-	n_assoc = l2_size_half() ? (CVMX_L2_ASSOC / 2) : CVMX_L2_ASSOC;
-	for (set = 0; set < n_set; set++) {
-		for (assoc = 0; assoc < n_assoc; assoc++) {
-			l2cdbg.s.set = assoc;
-			/* Enter debug mode, and make sure all other
-			 ** writes complete before we enter debug
-			 ** mode */
-			CVMX_SYNCW;
-			cvmx_write_csr(CVMX_L2C_DBG, l2cdbg.u64);
-			cvmx_read_csr(CVMX_L2C_DBG);
-
-			CVMX_PREPARE_FOR_STORE(CVMX_ADD_SEG
-					       (CVMX_MIPS_SPACE_XKPHYS,
-						set * CVMX_CACHE_LINE_SIZE), 0);
-			CVMX_SYNCW;	/* Push STF out to L2 */
-			/* Exit debug mode */
-			CVMX_SYNC;
-			cvmx_write_csr(CVMX_L2C_DBG, 0);
-			cvmx_read_csr(CVMX_L2C_DBG);
-		}
-	}
-
-	cvmx_spinlock_unlock(&cvmx_l2c_spinlock);
-}
-
-int cvmx_l2c_unlock_line(uint64_t address)
-{
-	int assoc;
-	union cvmx_l2c_tag tag;
-	union cvmx_l2c_dbg l2cdbg;
-	uint32_t tag_addr;
-
-	uint32_t index = cvmx_l2c_address_to_index(address);
-
-	cvmx_spinlock_lock(&cvmx_l2c_spinlock);
-	/* Compute portion of address that is stored in tag */
-	tag_addr =
-	    ((address >> CVMX_L2C_TAG_ADDR_ALIAS_SHIFT) &
-	     ((1 << CVMX_L2C_TAG_ADDR_ALIAS_SHIFT) - 1));
-	for (assoc = 0; assoc < CVMX_L2_ASSOC; assoc++) {
-		tag = cvmx_get_l2c_tag(assoc, index);
-
-		if (tag.s.V && (tag.s.addr == tag_addr)) {
-			l2cdbg.u64 = 0;
-			l2cdbg.s.ppnum = cvmx_get_core_num();
-			l2cdbg.s.set = assoc;
-			l2cdbg.s.finv = 1;
-
-			CVMX_SYNC;
-			/* Enter debug mode */
-			cvmx_write_csr(CVMX_L2C_DBG, l2cdbg.u64);
-			cvmx_read_csr(CVMX_L2C_DBG);
-
-			CVMX_PREPARE_FOR_STORE(CVMX_ADD_SEG
-					       (CVMX_MIPS_SPACE_XKPHYS,
-						address), 0);
-			CVMX_SYNC;
-			/* Exit debug mode */
-			cvmx_write_csr(CVMX_L2C_DBG, 0);
-			cvmx_read_csr(CVMX_L2C_DBG);
-			cvmx_spinlock_unlock(&cvmx_l2c_spinlock);
-			return tag.s.L;
-		}
-	}
-	cvmx_spinlock_unlock(&cvmx_l2c_spinlock);
-	return 0;
-}
-
-int cvmx_l2c_unlock_mem_region(uint64_t start, uint64_t len)
-{
-	int num_unlocked = 0;
-	/* Round start/end to cache line boundaries */
-	len += start & CVMX_CACHE_LINE_MASK;
-	start &= ~CVMX_CACHE_LINE_MASK;
-	len = (len + CVMX_CACHE_LINE_MASK) & ~CVMX_CACHE_LINE_MASK;
-	while (len > 0) {
-		num_unlocked += cvmx_l2c_unlock_line(start);
-		start += CVMX_CACHE_LINE_SIZE;
-		len -= CVMX_CACHE_LINE_SIZE;
-	}
-
-	return num_unlocked;
-}
-
-/*
- * Internal l2c tag types.  These are converted to a generic structure
- * that can be used on all chips.
- */
-union __cvmx_l2c_tag {
-	uint64_t u64;
-	struct cvmx_l2c_tag_cn50xx {
-		uint64_t reserved:40;
-		uint64_t V:1;	/* Line valid */
-		uint64_t D:1;	/* Line dirty */
-		uint64_t L:1;	/* Line locked */
-		uint64_t U:1;	/* Use, LRU eviction */
-		uint64_t addr:20;	/* Phys mem addr (33..14) */
-	} cn50xx;
-	struct cvmx_l2c_tag_cn30xx {
-		uint64_t reserved:41;
-		uint64_t V:1;	/* Line valid */
-		uint64_t D:1;	/* Line dirty */
-		uint64_t L:1;	/* Line locked */
-		uint64_t U:1;	/* Use, LRU eviction */
-		uint64_t addr:19;	/* Phys mem addr (33..15) */
-	} cn30xx;
-	struct cvmx_l2c_tag_cn31xx {
-		uint64_t reserved:42;
-		uint64_t V:1;	/* Line valid */
-		uint64_t D:1;	/* Line dirty */
-		uint64_t L:1;	/* Line locked */
-		uint64_t U:1;	/* Use, LRU eviction */
-		uint64_t addr:18;	/* Phys mem addr (33..16) */
-	} cn31xx;
-	struct cvmx_l2c_tag_cn38xx {
-		uint64_t reserved:43;
-		uint64_t V:1;	/* Line valid */
-		uint64_t D:1;	/* Line dirty */
-		uint64_t L:1;	/* Line locked */
-		uint64_t U:1;	/* Use, LRU eviction */
-		uint64_t addr:17;	/* Phys mem addr (33..17) */
-	} cn38xx;
-	struct cvmx_l2c_tag_cn58xx {
-		uint64_t reserved:44;
-		uint64_t V:1;	/* Line valid */
-		uint64_t D:1;	/* Line dirty */
-		uint64_t L:1;	/* Line locked */
-		uint64_t U:1;	/* Use, LRU eviction */
-		uint64_t addr:16;	/* Phys mem addr (33..18) */
-	} cn58xx;
-	struct cvmx_l2c_tag_cn58xx cn56xx;	/* 2048 sets */
-	struct cvmx_l2c_tag_cn31xx cn52xx;	/* 512 sets */
-};
-
-/**
- * @INTERNAL
- * Function to read a L2C tag.  This code make the current core
- * the 'debug core' for the L2.  This code must only be executed by
- * 1 core at a time.
- *
- * @assoc:  Association (way) of the tag to dump
- * @index:  Index of the cacheline
- *
- * Returns The Octeon model specific tag structure.  This is
- *         translated by a wrapper function to a generic form that is
- *         easier for applications to use.
- */
-static union __cvmx_l2c_tag __read_l2_tag(uint64_t assoc, uint64_t index)
-{
-
-	uint64_t debug_tag_addr = (((1ULL << 63) | (index << 7)) + 96);
-	uint64_t core = cvmx_get_core_num();
-	union __cvmx_l2c_tag tag_val;
-	uint64_t dbg_addr = CVMX_L2C_DBG;
-	unsigned long flags;
-
-	union cvmx_l2c_dbg debug_val;
-	debug_val.u64 = 0;
-	/*
-	 * For low core count parts, the core number is always small enough
-	 * to stay in the correct field and not set any reserved bits.
-	 */
-	debug_val.s.ppnum = core;
-	debug_val.s.l2t = 1;
-	debug_val.s.set = assoc;
-	/*
-	 * Make sure core is quiet (no prefetches, etc.) before
-	 * entering debug mode.
-	 */
-	CVMX_SYNC;
-	/* Flush L1 to make sure debug load misses L1 */
-	CVMX_DCACHE_INVALIDATE;
-
-	local_irq_save(flags);
-
-	/*
-	 * The following must be done in assembly as when in debug
-	 * mode all data loads from L2 return special debug data, not
-	 * normal memory contents.  Also, interrupts must be
-	 * disabled, since if an interrupt occurs while in debug mode
-	 * the ISR will get debug data from all its memory reads
-	 * instead of the contents of memory
-	 */
-
-	asm volatile (".set push              \n"
-		"        .set mips64              \n"
-		"        .set noreorder           \n"
-		/* Enter debug mode, wait for store */
-		"        sd    %[dbg_val], 0(%[dbg_addr])  \n"
-		"        ld    $0, 0(%[dbg_addr]) \n"
-		/* Read L2C tag data */
-		"        ld    %[tag_val], 0(%[tag_addr]) \n"
-		/* Exit debug mode, wait for store */
-		"        sd    $0, 0(%[dbg_addr])  \n"
-		"        ld    $0, 0(%[dbg_addr]) \n"
-		/* Invalidate dcache to discard debug data */
-		"        cache 9, 0($0) \n"
-		"        .set pop" :
-		[tag_val] "=r"(tag_val.u64) : [dbg_addr] "r"(dbg_addr),
-		[dbg_val] "r"(debug_val.u64),
-		[tag_addr] "r"(debug_tag_addr) : "memory");
-
-	local_irq_restore(flags);
-	return tag_val;
-
-}
-
-union cvmx_l2c_tag cvmx_l2c_get_tag(uint32_t association, uint32_t index)
-{
-	union __cvmx_l2c_tag tmp_tag;
-	union cvmx_l2c_tag tag;
-	tag.u64 = 0;
-
-	if ((int)association >= cvmx_l2c_get_num_assoc()) {
-		cvmx_dprintf
-		    ("ERROR: cvmx_get_l2c_tag association out of range\n");
-		return tag;
-	}
-	if ((int)index >= cvmx_l2c_get_num_sets()) {
-		cvmx_dprintf("ERROR: cvmx_get_l2c_tag "
-			     "index out of range (arg: %d, max: %d\n",
-		     index, cvmx_l2c_get_num_sets());
-		return tag;
-	}
-	/* __read_l2_tag is intended for internal use only */
-	tmp_tag = __read_l2_tag(association, index);
-
-	/*
-	 * Convert all tag structure types to generic version, as it
-	 * can represent all models.
-	 */
-	if (OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN56XX)) {
-		tag.s.V = tmp_tag.cn58xx.V;
-		tag.s.D = tmp_tag.cn58xx.D;
-		tag.s.L = tmp_tag.cn58xx.L;
-		tag.s.U = tmp_tag.cn58xx.U;
-		tag.s.addr = tmp_tag.cn58xx.addr;
-	} else if (OCTEON_IS_MODEL(OCTEON_CN38XX)) {
-		tag.s.V = tmp_tag.cn38xx.V;
-		tag.s.D = tmp_tag.cn38xx.D;
-		tag.s.L = tmp_tag.cn38xx.L;
-		tag.s.U = tmp_tag.cn38xx.U;
-		tag.s.addr = tmp_tag.cn38xx.addr;
-	} else if (OCTEON_IS_MODEL(OCTEON_CN31XX)
-		   || OCTEON_IS_MODEL(OCTEON_CN52XX)) {
-		tag.s.V = tmp_tag.cn31xx.V;
-		tag.s.D = tmp_tag.cn31xx.D;
-		tag.s.L = tmp_tag.cn31xx.L;
-		tag.s.U = tmp_tag.cn31xx.U;
-		tag.s.addr = tmp_tag.cn31xx.addr;
-	} else if (OCTEON_IS_MODEL(OCTEON_CN30XX)) {
-		tag.s.V = tmp_tag.cn30xx.V;
-		tag.s.D = tmp_tag.cn30xx.D;
-		tag.s.L = tmp_tag.cn30xx.L;
-		tag.s.U = tmp_tag.cn30xx.U;
-		tag.s.addr = tmp_tag.cn30xx.addr;
-	} else if (OCTEON_IS_MODEL(OCTEON_CN50XX)) {
-		tag.s.V = tmp_tag.cn50xx.V;
-		tag.s.D = tmp_tag.cn50xx.D;
-		tag.s.L = tmp_tag.cn50xx.L;
-		tag.s.U = tmp_tag.cn50xx.U;
-		tag.s.addr = tmp_tag.cn50xx.addr;
-	} else {
-		cvmx_dprintf("Unsupported OCTEON Model in %s\n", __func__);
-	}
-
-	return tag;
-}
-
-uint32_t cvmx_l2c_address_to_index(uint64_t addr)
-{
-	uint64_t idx = addr >> CVMX_L2C_IDX_ADDR_SHIFT;
-	union cvmx_l2c_cfg l2c_cfg;
-	l2c_cfg.u64 = cvmx_read_csr(CVMX_L2C_CFG);
-
-	if (l2c_cfg.s.idxalias) {
-		idx ^=
-		    ((addr & CVMX_L2C_ALIAS_MASK) >>
-		     CVMX_L2C_TAG_ADDR_ALIAS_SHIFT);
-	}
-	idx &= CVMX_L2C_IDX_MASK;
-	return idx;
-}
-
-int cvmx_l2c_get_cache_size_bytes(void)
-{
-	return cvmx_l2c_get_num_sets() * cvmx_l2c_get_num_assoc() *
-		CVMX_CACHE_LINE_SIZE;
-}
-
-/**
- * Return log base 2 of the number of sets in the L2 cache
- * Returns
- */
-int cvmx_l2c_get_set_bits(void)
-{
-	int l2_set_bits;
-	if (OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX))
-		l2_set_bits = 11;	/* 2048 sets */
-	else if (OCTEON_IS_MODEL(OCTEON_CN38XX))
-		l2_set_bits = 10;	/* 1024 sets */
-	else if (OCTEON_IS_MODEL(OCTEON_CN31XX)
-		 || OCTEON_IS_MODEL(OCTEON_CN52XX))
-		l2_set_bits = 9;	/* 512 sets */
-	else if (OCTEON_IS_MODEL(OCTEON_CN30XX))
-		l2_set_bits = 8;	/* 256 sets */
-	else if (OCTEON_IS_MODEL(OCTEON_CN50XX))
-		l2_set_bits = 7;	/* 128 sets */
-	else {
-		cvmx_dprintf("Unsupported OCTEON Model in %s\n", __func__);
-		l2_set_bits = 11;	/* 2048 sets */
-	}
-	return l2_set_bits;
-
-}
-
-/* Return the number of sets in the L2 Cache */
-int cvmx_l2c_get_num_sets(void)
-{
-	return 1 << cvmx_l2c_get_set_bits();
-}
-
-/* Return the number of associations in the L2 Cache */
-int cvmx_l2c_get_num_assoc(void)
-{
-	int l2_assoc;
-	if (OCTEON_IS_MODEL(OCTEON_CN56XX) ||
-	    OCTEON_IS_MODEL(OCTEON_CN52XX) ||
-	    OCTEON_IS_MODEL(OCTEON_CN58XX) ||
-	    OCTEON_IS_MODEL(OCTEON_CN50XX) || OCTEON_IS_MODEL(OCTEON_CN38XX))
-		l2_assoc = 8;
-	else if (OCTEON_IS_MODEL(OCTEON_CN31XX) ||
-		 OCTEON_IS_MODEL(OCTEON_CN30XX))
-		l2_assoc = 4;
-	else {
-		cvmx_dprintf("Unsupported OCTEON Model in %s\n", __func__);
-		l2_assoc = 8;
-	}
-
-	/* Check to see if part of the cache is disabled */
-	if (cvmx_fuse_read(265))
-		l2_assoc = l2_assoc >> 2;
-	else if (cvmx_fuse_read(264))
-		l2_assoc = l2_assoc >> 1;
-
-	return l2_assoc;
-}
-
-/**
- * Flush a line from the L2 cache
- * This should only be called from one core at a time, as this routine
- * sets the core to the 'debug' core in order to flush the line.
- *
- * @assoc:  Association (or way) to flush
- * @index:  Index to flush
- */
-void cvmx_l2c_flush_line(uint32_t assoc, uint32_t index)
-{
-	union cvmx_l2c_dbg l2cdbg;
-
-	l2cdbg.u64 = 0;
-	l2cdbg.s.ppnum = cvmx_get_core_num();
-	l2cdbg.s.finv = 1;
-
-	l2cdbg.s.set = assoc;
-	/*
-	 * Enter debug mode, and make sure all other writes complete
-	 * before we enter debug mode.
-	 */
-	asm volatile ("sync" : : : "memory");
-	cvmx_write_csr(CVMX_L2C_DBG, l2cdbg.u64);
-	cvmx_read_csr(CVMX_L2C_DBG);
-
-	CVMX_PREPARE_FOR_STORE(((1ULL << 63) + (index) * 128), 0);
-	/* Exit debug mode */
-	asm volatile ("sync" : : : "memory");
-	cvmx_write_csr(CVMX_L2C_DBG, 0);
-	cvmx_read_csr(CVMX_L2C_DBG);
-}
diff --git a/arch/mips/cavium-octeon/executive/cvmx-sysinfo.c b/arch/mips/cavium-octeon/executive/cvmx-sysinfo.c
deleted file mode 100644
index 8b18a20..0000000
--- a/arch/mips/cavium-octeon/executive/cvmx-sysinfo.c
+++ /dev/null
@@ -1,117 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- * This module provides system/board/application information obtained
- * by the bootloader.
- */
-#include <linux/module.h>
-
-#include <asm/octeon/cvmx.h>
-#include <asm/octeon/cvmx-spinlock.h>
-#include <asm/octeon/cvmx-sysinfo.h>
-
-/**
- * This structure defines the private state maintained by sysinfo module.
- *
- */
-static struct {
-	struct cvmx_sysinfo sysinfo;	   /* system information */
-	cvmx_spinlock_t lock;	   /* mutex spinlock */
-
-} state = {
-	.lock = CVMX_SPINLOCK_UNLOCKED_INITIALIZER
-};
-
-
-/*
- * Global variables that define the min/max of the memory region set
- * up for 32 bit userspace access.
- */
-uint64_t linux_mem32_min;
-uint64_t linux_mem32_max;
-uint64_t linux_mem32_wired;
-uint64_t linux_mem32_offset;
-
-/**
- * This function returns the application information as obtained
- * by the bootloader.  This provides the core mask of the cores
- * running the same application image, as well as the physical
- * memory regions available to the core.
- *
- * Returns  Pointer to the boot information structure
- *
- */
-struct cvmx_sysinfo *cvmx_sysinfo_get(void)
-{
-	return &(state.sysinfo);
-}
-EXPORT_SYMBOL(cvmx_sysinfo_get);
-
-/**
- * This function is used in non-simple executive environments (such as
- * Linux kernel, u-boot, etc.)  to configure the minimal fields that
- * are required to use simple executive files directly.
- *
- * Locking (if required) must be handled outside of this
- * function
- *
- * @phy_mem_desc_ptr:
- *                   Pointer to global physical memory descriptor
- *                   (bootmem descriptor) @board_type: Octeon board
- *                   type enumeration
- *
- * @board_rev_major:
- *                   Board major revision
- * @board_rev_minor:
- *                   Board minor revision
- * @cpu_clock_hz:
- *                   CPU clock freqency in hertz
- *
- * Returns 0: Failure
- *         1: success
- */
-int cvmx_sysinfo_minimal_initialize(void *phy_mem_desc_ptr,
-				    uint16_t board_type,
-				    uint8_t board_rev_major,
-				    uint8_t board_rev_minor,
-				    uint32_t cpu_clock_hz)
-{
-
-	/* The sysinfo structure was already initialized */
-	if (state.sysinfo.board_type)
-		return 0;
-
-	memset(&(state.sysinfo), 0x0, sizeof(state.sysinfo));
-	state.sysinfo.phy_mem_desc_ptr = phy_mem_desc_ptr;
-	state.sysinfo.board_type = board_type;
-	state.sysinfo.board_rev_major = board_rev_major;
-	state.sysinfo.board_rev_minor = board_rev_minor;
-	state.sysinfo.cpu_clock_hz = cpu_clock_hz;
-
-	return 1;
-}
diff --git a/arch/mips/cavium-octeon/executive/octeon-model.c b/arch/mips/cavium-octeon/executive/octeon-model.c
deleted file mode 100644
index 9afc379..0000000
--- a/arch/mips/cavium-octeon/executive/octeon-model.c
+++ /dev/null
@@ -1,358 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- * File defining functions for working with different Octeon
- * models.
- */
-#include <asm/octeon/octeon.h>
-
-/**
- * Given the chip processor ID from COP0, this function returns a
- * string representing the chip model number. The string is of the
- * form CNXXXXpX.X-FREQ-SUFFIX.
- * - XXXX = The chip model number
- * - X.X = Chip pass number
- * - FREQ = Current frequency in Mhz
- * - SUFFIX = NSP, EXP, SCP, SSP, or CP
- *
- * @chip_id: Chip ID
- *
- * Returns Model string
- */
-const char *octeon_model_get_string(uint32_t chip_id)
-{
-	static char buffer[32];
-	return octeon_model_get_string_buffer(chip_id, buffer);
-}
-
-/*
- * Version of octeon_model_get_string() that takes buffer as argument,
- * as running early in u-boot static/global variables don't work when
- * running from flash.
- */
-const char *octeon_model_get_string_buffer(uint32_t chip_id, char *buffer)
-{
-	const char *family;
-	const char *core_model;
-	char pass[4];
-	int clock_mhz;
-	const char *suffix;
-	union cvmx_l2d_fus3 fus3;
-	int num_cores;
-	union cvmx_mio_fus_dat2 fus_dat2;
-	union cvmx_mio_fus_dat3 fus_dat3;
-	char fuse_model[10];
-	uint32_t fuse_data = 0;
-
-	fus3.u64 = cvmx_read_csr(CVMX_L2D_FUS3);
-	fus_dat2.u64 = cvmx_read_csr(CVMX_MIO_FUS_DAT2);
-	fus_dat3.u64 = cvmx_read_csr(CVMX_MIO_FUS_DAT3);
-
-	num_cores = cvmx_octeon_num_cores();
-
-	/* Make sure the non existant devices look disabled */
-	switch ((chip_id >> 8) & 0xff) {
-	case 6:		/* CN50XX */
-	case 2:		/* CN30XX */
-		fus_dat3.s.nodfa_dte = 1;
-		fus_dat3.s.nozip = 1;
-		break;
-	case 4:		/* CN57XX or CN56XX */
-		fus_dat3.s.nodfa_dte = 1;
-		break;
-	default:
-		break;
-	}
-
-	/* Make a guess at the suffix */
-	/* NSP = everything */
-	/* EXP = No crypto */
-	/* SCP = No DFA, No zip */
-	/* CP = No DFA, No crypto, No zip */
-	if (fus_dat3.s.nodfa_dte) {
-		if (fus_dat2.s.nocrypto)
-			suffix = "CP";
-		else
-			suffix = "SCP";
-	} else if (fus_dat2.s.nocrypto)
-		suffix = "EXP";
-	else
-		suffix = "NSP";
-
-	/*
-	 * Assume pass number is encoded using <5:3><2:0>. Exceptions
-	 * will be fixed later.
-	 */
-	sprintf(pass, "%u.%u", ((chip_id >> 3) & 7) + 1, chip_id & 7);
-
-	/*
-	 * Use the number of cores to determine the last 2 digits of
-	 * the model number. There are some exceptions that are fixed
-	 * later.
-	 */
-	switch (num_cores) {
-	case 16:
-		core_model = "60";
-		break;
-	case 15:
-		core_model = "58";
-		break;
-	case 14:
-		core_model = "55";
-		break;
-	case 13:
-		core_model = "52";
-		break;
-	case 12:
-		core_model = "50";
-		break;
-	case 11:
-		core_model = "48";
-		break;
-	case 10:
-		core_model = "45";
-		break;
-	case 9:
-		core_model = "42";
-		break;
-	case 8:
-		core_model = "40";
-		break;
-	case 7:
-		core_model = "38";
-		break;
-	case 6:
-		core_model = "34";
-		break;
-	case 5:
-		core_model = "32";
-		break;
-	case 4:
-		core_model = "30";
-		break;
-	case 3:
-		core_model = "25";
-		break;
-	case 2:
-		core_model = "20";
-		break;
-	case 1:
-		core_model = "10";
-		break;
-	default:
-		core_model = "XX";
-		break;
-	}
-
-	/* Now figure out the family, the first two digits */
-	switch ((chip_id >> 8) & 0xff) {
-	case 0:		/* CN38XX, CN37XX or CN36XX */
-		if (fus3.cn38xx.crip_512k) {
-			/*
-			 * For some unknown reason, the 16 core one is
-			 * called 37 instead of 36.
-			 */
-			if (num_cores >= 16)
-				family = "37";
-			else
-				family = "36";
-		} else
-			family = "38";
-		/*
-		 * This series of chips didn't follow the standard
-		 * pass numbering.
-		 */
-		switch (chip_id & 0xf) {
-		case 0:
-			strcpy(pass, "1.X");
-			break;
-		case 1:
-			strcpy(pass, "2.X");
-			break;
-		case 3:
-			strcpy(pass, "3.X");
-			break;
-		default:
-			strcpy(pass, "X.X");
-			break;
-		}
-		break;
-	case 1:		/* CN31XX or CN3020 */
-		if ((chip_id & 0x10) || fus3.cn31xx.crip_128k)
-			family = "30";
-		else
-			family = "31";
-		/*
-		 * This series of chips didn't follow the standard
-		 * pass numbering.
-		 */
-		switch (chip_id & 0xf) {
-		case 0:
-			strcpy(pass, "1.0");
-			break;
-		case 2:
-			strcpy(pass, "1.1");
-			break;
-		default:
-			strcpy(pass, "X.X");
-			break;
-		}
-		break;
-	case 2:		/* CN3010 or CN3005 */
-		family = "30";
-		/* A chip with half cache is an 05 */
-		if (fus3.cn30xx.crip_64k)
-			core_model = "05";
-		/*
-		 * This series of chips didn't follow the standard
-		 * pass numbering.
-		 */
-		switch (chip_id & 0xf) {
-		case 0:
-			strcpy(pass, "1.0");
-			break;
-		case 2:
-			strcpy(pass, "1.1");
-			break;
-		default:
-			strcpy(pass, "X.X");
-			break;
-		}
-		break;
-	case 3:		/* CN58XX */
-		family = "58";
-		/* Special case. 4 core, no crypto */
-		if ((num_cores == 4) && fus_dat2.cn38xx.nocrypto)
-			core_model = "29";
-
-		/* Pass 1 uses different encodings for pass numbers */
-		if ((chip_id & 0xFF) < 0x8) {
-			switch (chip_id & 0x3) {
-			case 0:
-				strcpy(pass, "1.0");
-				break;
-			case 1:
-				strcpy(pass, "1.1");
-				break;
-			case 3:
-				strcpy(pass, "1.2");
-				break;
-			default:
-				strcpy(pass, "1.X");
-				break;
-			}
-		}
-		break;
-	case 4:		/* CN57XX, CN56XX, CN55XX, CN54XX */
-		if (fus_dat2.cn56xx.raid_en) {
-			if (fus3.cn56xx.crip_1024k)
-				family = "55";
-			else
-				family = "57";
-			if (fus_dat2.cn56xx.nocrypto)
-				suffix = "SP";
-			else
-				suffix = "SSP";
-		} else {
-			if (fus_dat2.cn56xx.nocrypto)
-				suffix = "CP";
-			else {
-				suffix = "NSP";
-				if (fus_dat3.s.nozip)
-					suffix = "SCP";
-			}
-			if (fus3.cn56xx.crip_1024k)
-				family = "54";
-			else
-				family = "56";
-		}
-		break;
-	case 6:		/* CN50XX */
-		family = "50";
-		break;
-	case 7:		/* CN52XX */
-		if (fus3.cn52xx.crip_256k)
-			family = "51";
-		else
-			family = "52";
-		break;
-	default:
-		family = "XX";
-		core_model = "XX";
-		strcpy(pass, "X.X");
-		suffix = "XXX";
-		break;
-	}
-
-	clock_mhz = octeon_get_clock_rate() / 1000000;
-
-	if (family[0] != '3') {
-		/* Check for model in fuses, overrides normal decode */
-		/* This is _not_ valid for Octeon CN3XXX models */
-		fuse_data |= cvmx_fuse_read_byte(51);
-		fuse_data = fuse_data << 8;
-		fuse_data |= cvmx_fuse_read_byte(50);
-		fuse_data = fuse_data << 8;
-		fuse_data |= cvmx_fuse_read_byte(49);
-		fuse_data = fuse_data << 8;
-		fuse_data |= cvmx_fuse_read_byte(48);
-		if (fuse_data & 0x7ffff) {
-			int model = fuse_data & 0x3fff;
-			int suffix = (fuse_data >> 14) & 0x1f;
-			if (suffix && model) {
-				/*
-				 * Have both number and suffix in
-				 * fuses, so both
-				 */
-				sprintf(fuse_model, "%d%c",
-					model, 'A' + suffix - 1);
-				core_model = "";
-				family = fuse_model;
-			} else if (suffix && !model) {
-				/*
-				 * Only have suffix, so add suffix to
-				 * 'normal' model number.
-				 */
-				sprintf(fuse_model, "%s%c", core_model,
-					'A' + suffix - 1);
-				core_model = fuse_model;
-			} else {
-				/*
-				 * Don't have suffix, so just use
-				 * model from fuses.
-				 */
-				sprintf(fuse_model, "%d", model);
-				core_model = "";
-				family = fuse_model;
-			}
-		}
-	}
-	sprintf(buffer, "CN%s%sp%s-%d-%s",
-		family, core_model, pass, clock_mhz, suffix);
-	return buffer;
-}
diff --git a/arch/mips/cavium-octeon/octeon_boot.h b/arch/mips/cavium-octeon/octeon_boot.h
deleted file mode 100644
index 0f7f84a..0000000
--- a/arch/mips/cavium-octeon/octeon_boot.h
+++ /dev/null
@@ -1,70 +0,0 @@
-/*
- * (C) Copyright 2004, 2005 Cavium Networks
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#ifndef __OCTEON_BOOT_H__
-#define __OCTEON_BOOT_H__
-
-#include <linux/types.h>
-
-struct boot_init_vector {
-	uint32_t stack_addr;
-	uint32_t code_addr;
-	uint32_t app_start_func_addr;
-	uint32_t k0_val;
-	uint32_t flags;
-	uint32_t boot_info_addr;
-	uint32_t pad;
-	uint32_t pad2;
-};
-
-/* similar to bootloader's linux_app_boot_info but without global data */
-struct linux_app_boot_info {
-	uint32_t labi_signature;
-	uint32_t start_core0_addr;
-	uint32_t avail_coremask;
-	uint32_t pci_console_active;
-	uint32_t icache_prefetch_disable;
-	uint32_t InitTLBStart_addr;
-	uint32_t start_app_addr;
-	uint32_t cur_exception_base;
-	uint32_t no_mark_private_data;
-	uint32_t compact_flash_common_base_addr;
-	uint32_t compact_flash_attribute_base_addr;
-	uint32_t led_display_base_addr;
-};
-
-/* If not to copy a lot of bootloader's structures
-   here is only offset of requested member */
-#define AVAIL_COREMASK_OFFSET_IN_LINUX_APP_BOOT_BLOCK    0x765c
-
-/* hardcoded in bootloader */
-#define  LABI_ADDR_IN_BOOTLOADER                         0x700
-
-#define LINUX_APP_BOOT_BLOCK_NAME "linux-app-boot"
-
-#define LABI_SIGNATURE 0xAABBCCDD
-
-/*  from uboot-headers/octeon_mem_map.h */
-#define EXCEPTION_BASE_INCR     (4 * 1024)
-			       /* Increment size for exception base addresses (4k minimum) */
-#define EXCEPTION_BASE_BASE     0
-#define BOOTLOADER_PRIV_DATA_BASE       (EXCEPTION_BASE_BASE + 0x800)
-#define BOOTLOADER_BOOT_VECTOR          (BOOTLOADER_PRIV_DATA_BASE)
-
-#endif /* __OCTEON_BOOT_H__ */
diff --git a/arch/mips/include/asm/octeon/cvmx-agl-defs.h b/arch/mips/include/asm/octeon/cvmx-agl-defs.h
deleted file mode 100644
index ec94b9a..0000000
--- a/arch/mips/include/asm/octeon/cvmx-agl-defs.h
+++ /dev/null
@@ -1,1194 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_AGL_DEFS_H__
-#define __CVMX_AGL_DEFS_H__
-
-#define CVMX_AGL_GMX_BAD_REG \
-	 CVMX_ADD_IO_SEG(0x00011800E0000518ull)
-#define CVMX_AGL_GMX_BIST \
-	 CVMX_ADD_IO_SEG(0x00011800E0000400ull)
-#define CVMX_AGL_GMX_DRV_CTL \
-	 CVMX_ADD_IO_SEG(0x00011800E00007F0ull)
-#define CVMX_AGL_GMX_INF_MODE \
-	 CVMX_ADD_IO_SEG(0x00011800E00007F8ull)
-#define CVMX_AGL_GMX_PRTX_CFG(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000010ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_ADR_CAM0(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000180ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_ADR_CAM1(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000188ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_ADR_CAM2(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000190ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_ADR_CAM3(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000198ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_ADR_CAM4(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00001A0ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_ADR_CAM5(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00001A8ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_ADR_CAM_EN(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000108ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_ADR_CTL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000100ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_DECISION(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000040ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_FRM_CHK(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000020ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_FRM_CTL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000018ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_FRM_MAX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000030ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_FRM_MIN(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000028ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_IFG(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000058ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_INT_EN(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000008ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_INT_REG(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000000ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_JABBER(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000038ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_PAUSE_DROP_TIME(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000068ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_CTL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000050ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_OCTS(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000088ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_OCTS_CTL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000098ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_OCTS_DMAC(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00000A8ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_OCTS_DRP(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00000B8ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_PKTS(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000080ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_PKTS_BAD(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00000C0ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_PKTS_CTL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000090ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_PKTS_DMAC(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00000A0ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_STATS_PKTS_DRP(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00000B0ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RXX_UDD_SKP(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000048ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_RX_BP_DROPX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000420ull + (((offset) & 1) * 8))
-#define CVMX_AGL_GMX_RX_BP_OFFX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000460ull + (((offset) & 1) * 8))
-#define CVMX_AGL_GMX_RX_BP_ONX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000440ull + (((offset) & 1) * 8))
-#define CVMX_AGL_GMX_RX_PRT_INFO \
-	 CVMX_ADD_IO_SEG(0x00011800E00004E8ull)
-#define CVMX_AGL_GMX_RX_TX_STATUS \
-	 CVMX_ADD_IO_SEG(0x00011800E00007E8ull)
-#define CVMX_AGL_GMX_SMACX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000230ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_STAT_BP \
-	 CVMX_ADD_IO_SEG(0x00011800E0000520ull)
-#define CVMX_AGL_GMX_TXX_APPEND(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000218ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_CTL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000270ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_MIN_PKT(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000240ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_PAUSE_PKT_INTERVAL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000248ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_PAUSE_PKT_TIME(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000238ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_PAUSE_TOGO(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000258ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_PAUSE_ZERO(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000260ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_SOFT_PAUSE(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000250ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT0(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000280ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT1(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000288ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT2(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000290ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT3(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000298ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT4(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00002A0ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT5(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00002A8ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT6(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00002B0ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT7(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00002B8ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT8(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00002C0ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STAT9(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E00002C8ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_STATS_CTL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000268ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TXX_THRESH(offset) \
-	 CVMX_ADD_IO_SEG(0x00011800E0000210ull + (((offset) & 1) * 2048))
-#define CVMX_AGL_GMX_TX_BP \
-	 CVMX_ADD_IO_SEG(0x00011800E00004D0ull)
-#define CVMX_AGL_GMX_TX_COL_ATTEMPT \
-	 CVMX_ADD_IO_SEG(0x00011800E0000498ull)
-#define CVMX_AGL_GMX_TX_IFG \
-	 CVMX_ADD_IO_SEG(0x00011800E0000488ull)
-#define CVMX_AGL_GMX_TX_INT_EN \
-	 CVMX_ADD_IO_SEG(0x00011800E0000508ull)
-#define CVMX_AGL_GMX_TX_INT_REG \
-	 CVMX_ADD_IO_SEG(0x00011800E0000500ull)
-#define CVMX_AGL_GMX_TX_JAM \
-	 CVMX_ADD_IO_SEG(0x00011800E0000490ull)
-#define CVMX_AGL_GMX_TX_LFSR \
-	 CVMX_ADD_IO_SEG(0x00011800E00004F8ull)
-#define CVMX_AGL_GMX_TX_OVR_BP \
-	 CVMX_ADD_IO_SEG(0x00011800E00004C8ull)
-#define CVMX_AGL_GMX_TX_PAUSE_PKT_DMAC \
-	 CVMX_ADD_IO_SEG(0x00011800E00004A0ull)
-#define CVMX_AGL_GMX_TX_PAUSE_PKT_TYPE \
-	 CVMX_ADD_IO_SEG(0x00011800E00004A8ull)
-
-union cvmx_agl_gmx_bad_reg {
-	uint64_t u64;
-	struct cvmx_agl_gmx_bad_reg_s {
-		uint64_t reserved_38_63:26;
-		uint64_t txpsh1:1;
-		uint64_t txpop1:1;
-		uint64_t ovrflw1:1;
-		uint64_t txpsh:1;
-		uint64_t txpop:1;
-		uint64_t ovrflw:1;
-		uint64_t reserved_27_31:5;
-		uint64_t statovr:1;
-		uint64_t reserved_23_25:3;
-		uint64_t loststat:1;
-		uint64_t reserved_4_21:18;
-		uint64_t out_ovr:2;
-		uint64_t reserved_0_1:2;
-	} s;
-	struct cvmx_agl_gmx_bad_reg_s cn52xx;
-	struct cvmx_agl_gmx_bad_reg_s cn52xxp1;
-	struct cvmx_agl_gmx_bad_reg_cn56xx {
-		uint64_t reserved_35_63:29;
-		uint64_t txpsh:1;
-		uint64_t txpop:1;
-		uint64_t ovrflw:1;
-		uint64_t reserved_27_31:5;
-		uint64_t statovr:1;
-		uint64_t reserved_23_25:3;
-		uint64_t loststat:1;
-		uint64_t reserved_3_21:19;
-		uint64_t out_ovr:1;
-		uint64_t reserved_0_1:2;
-	} cn56xx;
-	struct cvmx_agl_gmx_bad_reg_cn56xx cn56xxp1;
-};
-
-union cvmx_agl_gmx_bist {
-	uint64_t u64;
-	struct cvmx_agl_gmx_bist_s {
-		uint64_t reserved_10_63:54;
-		uint64_t status:10;
-	} s;
-	struct cvmx_agl_gmx_bist_s cn52xx;
-	struct cvmx_agl_gmx_bist_s cn52xxp1;
-	struct cvmx_agl_gmx_bist_s cn56xx;
-	struct cvmx_agl_gmx_bist_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_drv_ctl {
-	uint64_t u64;
-	struct cvmx_agl_gmx_drv_ctl_s {
-		uint64_t reserved_49_63:15;
-		uint64_t byp_en1:1;
-		uint64_t reserved_45_47:3;
-		uint64_t pctl1:5;
-		uint64_t reserved_37_39:3;
-		uint64_t nctl1:5;
-		uint64_t reserved_17_31:15;
-		uint64_t byp_en:1;
-		uint64_t reserved_13_15:3;
-		uint64_t pctl:5;
-		uint64_t reserved_5_7:3;
-		uint64_t nctl:5;
-	} s;
-	struct cvmx_agl_gmx_drv_ctl_s cn52xx;
-	struct cvmx_agl_gmx_drv_ctl_s cn52xxp1;
-	struct cvmx_agl_gmx_drv_ctl_cn56xx {
-		uint64_t reserved_17_63:47;
-		uint64_t byp_en:1;
-		uint64_t reserved_13_15:3;
-		uint64_t pctl:5;
-		uint64_t reserved_5_7:3;
-		uint64_t nctl:5;
-	} cn56xx;
-	struct cvmx_agl_gmx_drv_ctl_cn56xx cn56xxp1;
-};
-
-union cvmx_agl_gmx_inf_mode {
-	uint64_t u64;
-	struct cvmx_agl_gmx_inf_mode_s {
-		uint64_t reserved_2_63:62;
-		uint64_t en:1;
-		uint64_t reserved_0_0:1;
-	} s;
-	struct cvmx_agl_gmx_inf_mode_s cn52xx;
-	struct cvmx_agl_gmx_inf_mode_s cn52xxp1;
-	struct cvmx_agl_gmx_inf_mode_s cn56xx;
-	struct cvmx_agl_gmx_inf_mode_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_prtx_cfg {
-	uint64_t u64;
-	struct cvmx_agl_gmx_prtx_cfg_s {
-		uint64_t reserved_6_63:58;
-		uint64_t tx_en:1;
-		uint64_t rx_en:1;
-		uint64_t slottime:1;
-		uint64_t duplex:1;
-		uint64_t speed:1;
-		uint64_t en:1;
-	} s;
-	struct cvmx_agl_gmx_prtx_cfg_s cn52xx;
-	struct cvmx_agl_gmx_prtx_cfg_s cn52xxp1;
-	struct cvmx_agl_gmx_prtx_cfg_s cn56xx;
-	struct cvmx_agl_gmx_prtx_cfg_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_adr_cam0 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_adr_cam0_s {
-		uint64_t adr:64;
-	} s;
-	struct cvmx_agl_gmx_rxx_adr_cam0_s cn52xx;
-	struct cvmx_agl_gmx_rxx_adr_cam0_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_adr_cam0_s cn56xx;
-	struct cvmx_agl_gmx_rxx_adr_cam0_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_adr_cam1 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_adr_cam1_s {
-		uint64_t adr:64;
-	} s;
-	struct cvmx_agl_gmx_rxx_adr_cam1_s cn52xx;
-	struct cvmx_agl_gmx_rxx_adr_cam1_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_adr_cam1_s cn56xx;
-	struct cvmx_agl_gmx_rxx_adr_cam1_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_adr_cam2 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_adr_cam2_s {
-		uint64_t adr:64;
-	} s;
-	struct cvmx_agl_gmx_rxx_adr_cam2_s cn52xx;
-	struct cvmx_agl_gmx_rxx_adr_cam2_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_adr_cam2_s cn56xx;
-	struct cvmx_agl_gmx_rxx_adr_cam2_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_adr_cam3 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_adr_cam3_s {
-		uint64_t adr:64;
-	} s;
-	struct cvmx_agl_gmx_rxx_adr_cam3_s cn52xx;
-	struct cvmx_agl_gmx_rxx_adr_cam3_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_adr_cam3_s cn56xx;
-	struct cvmx_agl_gmx_rxx_adr_cam3_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_adr_cam4 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_adr_cam4_s {
-		uint64_t adr:64;
-	} s;
-	struct cvmx_agl_gmx_rxx_adr_cam4_s cn52xx;
-	struct cvmx_agl_gmx_rxx_adr_cam4_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_adr_cam4_s cn56xx;
-	struct cvmx_agl_gmx_rxx_adr_cam4_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_adr_cam5 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_adr_cam5_s {
-		uint64_t adr:64;
-	} s;
-	struct cvmx_agl_gmx_rxx_adr_cam5_s cn52xx;
-	struct cvmx_agl_gmx_rxx_adr_cam5_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_adr_cam5_s cn56xx;
-	struct cvmx_agl_gmx_rxx_adr_cam5_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_adr_cam_en {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_adr_cam_en_s {
-		uint64_t reserved_8_63:56;
-		uint64_t en:8;
-	} s;
-	struct cvmx_agl_gmx_rxx_adr_cam_en_s cn52xx;
-	struct cvmx_agl_gmx_rxx_adr_cam_en_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_adr_cam_en_s cn56xx;
-	struct cvmx_agl_gmx_rxx_adr_cam_en_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_adr_ctl {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_adr_ctl_s {
-		uint64_t reserved_4_63:60;
-		uint64_t cam_mode:1;
-		uint64_t mcst:2;
-		uint64_t bcst:1;
-	} s;
-	struct cvmx_agl_gmx_rxx_adr_ctl_s cn52xx;
-	struct cvmx_agl_gmx_rxx_adr_ctl_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_adr_ctl_s cn56xx;
-	struct cvmx_agl_gmx_rxx_adr_ctl_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_decision {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_decision_s {
-		uint64_t reserved_5_63:59;
-		uint64_t cnt:5;
-	} s;
-	struct cvmx_agl_gmx_rxx_decision_s cn52xx;
-	struct cvmx_agl_gmx_rxx_decision_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_decision_s cn56xx;
-	struct cvmx_agl_gmx_rxx_decision_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_frm_chk {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_frm_chk_s {
-		uint64_t reserved_9_63:55;
-		uint64_t skperr:1;
-		uint64_t rcverr:1;
-		uint64_t lenerr:1;
-		uint64_t alnerr:1;
-		uint64_t fcserr:1;
-		uint64_t jabber:1;
-		uint64_t maxerr:1;
-		uint64_t reserved_1_1:1;
-		uint64_t minerr:1;
-	} s;
-	struct cvmx_agl_gmx_rxx_frm_chk_s cn52xx;
-	struct cvmx_agl_gmx_rxx_frm_chk_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_frm_chk_s cn56xx;
-	struct cvmx_agl_gmx_rxx_frm_chk_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_frm_ctl {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_frm_ctl_s {
-		uint64_t reserved_10_63:54;
-		uint64_t pre_align:1;
-		uint64_t pad_len:1;
-		uint64_t vlan_len:1;
-		uint64_t pre_free:1;
-		uint64_t ctl_smac:1;
-		uint64_t ctl_mcst:1;
-		uint64_t ctl_bck:1;
-		uint64_t ctl_drp:1;
-		uint64_t pre_strp:1;
-		uint64_t pre_chk:1;
-	} s;
-	struct cvmx_agl_gmx_rxx_frm_ctl_s cn52xx;
-	struct cvmx_agl_gmx_rxx_frm_ctl_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_frm_ctl_s cn56xx;
-	struct cvmx_agl_gmx_rxx_frm_ctl_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_frm_max {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_frm_max_s {
-		uint64_t reserved_16_63:48;
-		uint64_t len:16;
-	} s;
-	struct cvmx_agl_gmx_rxx_frm_max_s cn52xx;
-	struct cvmx_agl_gmx_rxx_frm_max_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_frm_max_s cn56xx;
-	struct cvmx_agl_gmx_rxx_frm_max_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_frm_min {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_frm_min_s {
-		uint64_t reserved_16_63:48;
-		uint64_t len:16;
-	} s;
-	struct cvmx_agl_gmx_rxx_frm_min_s cn52xx;
-	struct cvmx_agl_gmx_rxx_frm_min_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_frm_min_s cn56xx;
-	struct cvmx_agl_gmx_rxx_frm_min_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_ifg {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_ifg_s {
-		uint64_t reserved_4_63:60;
-		uint64_t ifg:4;
-	} s;
-	struct cvmx_agl_gmx_rxx_ifg_s cn52xx;
-	struct cvmx_agl_gmx_rxx_ifg_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_ifg_s cn56xx;
-	struct cvmx_agl_gmx_rxx_ifg_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_int_en {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_int_en_s {
-		uint64_t reserved_20_63:44;
-		uint64_t pause_drp:1;
-		uint64_t reserved_16_18:3;
-		uint64_t ifgerr:1;
-		uint64_t coldet:1;
-		uint64_t falerr:1;
-		uint64_t rsverr:1;
-		uint64_t pcterr:1;
-		uint64_t ovrerr:1;
-		uint64_t reserved_9_9:1;
-		uint64_t skperr:1;
-		uint64_t rcverr:1;
-		uint64_t lenerr:1;
-		uint64_t alnerr:1;
-		uint64_t fcserr:1;
-		uint64_t jabber:1;
-		uint64_t maxerr:1;
-		uint64_t reserved_1_1:1;
-		uint64_t minerr:1;
-	} s;
-	struct cvmx_agl_gmx_rxx_int_en_s cn52xx;
-	struct cvmx_agl_gmx_rxx_int_en_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_int_en_s cn56xx;
-	struct cvmx_agl_gmx_rxx_int_en_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_int_reg {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_int_reg_s {
-		uint64_t reserved_20_63:44;
-		uint64_t pause_drp:1;
-		uint64_t reserved_16_18:3;
-		uint64_t ifgerr:1;
-		uint64_t coldet:1;
-		uint64_t falerr:1;
-		uint64_t rsverr:1;
-		uint64_t pcterr:1;
-		uint64_t ovrerr:1;
-		uint64_t reserved_9_9:1;
-		uint64_t skperr:1;
-		uint64_t rcverr:1;
-		uint64_t lenerr:1;
-		uint64_t alnerr:1;
-		uint64_t fcserr:1;
-		uint64_t jabber:1;
-		uint64_t maxerr:1;
-		uint64_t reserved_1_1:1;
-		uint64_t minerr:1;
-	} s;
-	struct cvmx_agl_gmx_rxx_int_reg_s cn52xx;
-	struct cvmx_agl_gmx_rxx_int_reg_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_int_reg_s cn56xx;
-	struct cvmx_agl_gmx_rxx_int_reg_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_jabber {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_jabber_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt:16;
-	} s;
-	struct cvmx_agl_gmx_rxx_jabber_s cn52xx;
-	struct cvmx_agl_gmx_rxx_jabber_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_jabber_s cn56xx;
-	struct cvmx_agl_gmx_rxx_jabber_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_pause_drop_time {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_pause_drop_time_s {
-		uint64_t reserved_16_63:48;
-		uint64_t status:16;
-	} s;
-	struct cvmx_agl_gmx_rxx_pause_drop_time_s cn52xx;
-	struct cvmx_agl_gmx_rxx_pause_drop_time_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_pause_drop_time_s cn56xx;
-	struct cvmx_agl_gmx_rxx_pause_drop_time_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_ctl {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_ctl_s {
-		uint64_t reserved_1_63:63;
-		uint64_t rd_clr:1;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_ctl_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_ctl_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_ctl_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_ctl_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_octs {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_octs_s {
-		uint64_t reserved_48_63:16;
-		uint64_t cnt:48;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_octs_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_octs_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_octs_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_octs_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_octs_ctl {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_octs_ctl_s {
-		uint64_t reserved_48_63:16;
-		uint64_t cnt:48;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_octs_ctl_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_octs_ctl_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_octs_ctl_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_octs_ctl_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_octs_dmac {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_octs_dmac_s {
-		uint64_t reserved_48_63:16;
-		uint64_t cnt:48;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_octs_dmac_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_octs_dmac_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_octs_dmac_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_octs_dmac_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_octs_drp {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_octs_drp_s {
-		uint64_t reserved_48_63:16;
-		uint64_t cnt:48;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_octs_drp_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_octs_drp_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_octs_drp_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_octs_drp_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_pkts {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_pkts_s {
-		uint64_t reserved_32_63:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_pkts_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_pkts_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_pkts_bad {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_pkts_bad_s {
-		uint64_t reserved_32_63:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_pkts_bad_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_bad_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_pkts_bad_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_bad_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_pkts_ctl {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s {
-		uint64_t reserved_32_63:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_ctl_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_pkts_dmac {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s {
-		uint64_t reserved_32_63:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_dmac_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_stats_pkts_drp {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_stats_pkts_drp_s {
-		uint64_t reserved_32_63:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_agl_gmx_rxx_stats_pkts_drp_s cn52xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_drp_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_stats_pkts_drp_s cn56xx;
-	struct cvmx_agl_gmx_rxx_stats_pkts_drp_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rxx_udd_skp {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rxx_udd_skp_s {
-		uint64_t reserved_9_63:55;
-		uint64_t fcssel:1;
-		uint64_t reserved_7_7:1;
-		uint64_t len:7;
-	} s;
-	struct cvmx_agl_gmx_rxx_udd_skp_s cn52xx;
-	struct cvmx_agl_gmx_rxx_udd_skp_s cn52xxp1;
-	struct cvmx_agl_gmx_rxx_udd_skp_s cn56xx;
-	struct cvmx_agl_gmx_rxx_udd_skp_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rx_bp_dropx {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rx_bp_dropx_s {
-		uint64_t reserved_6_63:58;
-		uint64_t mark:6;
-	} s;
-	struct cvmx_agl_gmx_rx_bp_dropx_s cn52xx;
-	struct cvmx_agl_gmx_rx_bp_dropx_s cn52xxp1;
-	struct cvmx_agl_gmx_rx_bp_dropx_s cn56xx;
-	struct cvmx_agl_gmx_rx_bp_dropx_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rx_bp_offx {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rx_bp_offx_s {
-		uint64_t reserved_6_63:58;
-		uint64_t mark:6;
-	} s;
-	struct cvmx_agl_gmx_rx_bp_offx_s cn52xx;
-	struct cvmx_agl_gmx_rx_bp_offx_s cn52xxp1;
-	struct cvmx_agl_gmx_rx_bp_offx_s cn56xx;
-	struct cvmx_agl_gmx_rx_bp_offx_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rx_bp_onx {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rx_bp_onx_s {
-		uint64_t reserved_9_63:55;
-		uint64_t mark:9;
-	} s;
-	struct cvmx_agl_gmx_rx_bp_onx_s cn52xx;
-	struct cvmx_agl_gmx_rx_bp_onx_s cn52xxp1;
-	struct cvmx_agl_gmx_rx_bp_onx_s cn56xx;
-	struct cvmx_agl_gmx_rx_bp_onx_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_rx_prt_info {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rx_prt_info_s {
-		uint64_t reserved_18_63:46;
-		uint64_t drop:2;
-		uint64_t reserved_2_15:14;
-		uint64_t commit:2;
-	} s;
-	struct cvmx_agl_gmx_rx_prt_info_s cn52xx;
-	struct cvmx_agl_gmx_rx_prt_info_s cn52xxp1;
-	struct cvmx_agl_gmx_rx_prt_info_cn56xx {
-		uint64_t reserved_17_63:47;
-		uint64_t drop:1;
-		uint64_t reserved_1_15:15;
-		uint64_t commit:1;
-	} cn56xx;
-	struct cvmx_agl_gmx_rx_prt_info_cn56xx cn56xxp1;
-};
-
-union cvmx_agl_gmx_rx_tx_status {
-	uint64_t u64;
-	struct cvmx_agl_gmx_rx_tx_status_s {
-		uint64_t reserved_6_63:58;
-		uint64_t tx:2;
-		uint64_t reserved_2_3:2;
-		uint64_t rx:2;
-	} s;
-	struct cvmx_agl_gmx_rx_tx_status_s cn52xx;
-	struct cvmx_agl_gmx_rx_tx_status_s cn52xxp1;
-	struct cvmx_agl_gmx_rx_tx_status_cn56xx {
-		uint64_t reserved_5_63:59;
-		uint64_t tx:1;
-		uint64_t reserved_1_3:3;
-		uint64_t rx:1;
-	} cn56xx;
-	struct cvmx_agl_gmx_rx_tx_status_cn56xx cn56xxp1;
-};
-
-union cvmx_agl_gmx_smacx {
-	uint64_t u64;
-	struct cvmx_agl_gmx_smacx_s {
-		uint64_t reserved_48_63:16;
-		uint64_t smac:48;
-	} s;
-	struct cvmx_agl_gmx_smacx_s cn52xx;
-	struct cvmx_agl_gmx_smacx_s cn52xxp1;
-	struct cvmx_agl_gmx_smacx_s cn56xx;
-	struct cvmx_agl_gmx_smacx_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_stat_bp {
-	uint64_t u64;
-	struct cvmx_agl_gmx_stat_bp_s {
-		uint64_t reserved_17_63:47;
-		uint64_t bp:1;
-		uint64_t cnt:16;
-	} s;
-	struct cvmx_agl_gmx_stat_bp_s cn52xx;
-	struct cvmx_agl_gmx_stat_bp_s cn52xxp1;
-	struct cvmx_agl_gmx_stat_bp_s cn56xx;
-	struct cvmx_agl_gmx_stat_bp_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_append {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_append_s {
-		uint64_t reserved_4_63:60;
-		uint64_t force_fcs:1;
-		uint64_t fcs:1;
-		uint64_t pad:1;
-		uint64_t preamble:1;
-	} s;
-	struct cvmx_agl_gmx_txx_append_s cn52xx;
-	struct cvmx_agl_gmx_txx_append_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_append_s cn56xx;
-	struct cvmx_agl_gmx_txx_append_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_ctl {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_ctl_s {
-		uint64_t reserved_2_63:62;
-		uint64_t xsdef_en:1;
-		uint64_t xscol_en:1;
-	} s;
-	struct cvmx_agl_gmx_txx_ctl_s cn52xx;
-	struct cvmx_agl_gmx_txx_ctl_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_ctl_s cn56xx;
-	struct cvmx_agl_gmx_txx_ctl_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_min_pkt {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_min_pkt_s {
-		uint64_t reserved_8_63:56;
-		uint64_t min_size:8;
-	} s;
-	struct cvmx_agl_gmx_txx_min_pkt_s cn52xx;
-	struct cvmx_agl_gmx_txx_min_pkt_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_min_pkt_s cn56xx;
-	struct cvmx_agl_gmx_txx_min_pkt_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_pause_pkt_interval {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_pause_pkt_interval_s {
-		uint64_t reserved_16_63:48;
-		uint64_t interval:16;
-	} s;
-	struct cvmx_agl_gmx_txx_pause_pkt_interval_s cn52xx;
-	struct cvmx_agl_gmx_txx_pause_pkt_interval_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_pause_pkt_interval_s cn56xx;
-	struct cvmx_agl_gmx_txx_pause_pkt_interval_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_pause_pkt_time {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_pause_pkt_time_s {
-		uint64_t reserved_16_63:48;
-		uint64_t time:16;
-	} s;
-	struct cvmx_agl_gmx_txx_pause_pkt_time_s cn52xx;
-	struct cvmx_agl_gmx_txx_pause_pkt_time_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_pause_pkt_time_s cn56xx;
-	struct cvmx_agl_gmx_txx_pause_pkt_time_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_pause_togo {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_pause_togo_s {
-		uint64_t reserved_16_63:48;
-		uint64_t time:16;
-	} s;
-	struct cvmx_agl_gmx_txx_pause_togo_s cn52xx;
-	struct cvmx_agl_gmx_txx_pause_togo_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_pause_togo_s cn56xx;
-	struct cvmx_agl_gmx_txx_pause_togo_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_pause_zero {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_pause_zero_s {
-		uint64_t reserved_1_63:63;
-		uint64_t send:1;
-	} s;
-	struct cvmx_agl_gmx_txx_pause_zero_s cn52xx;
-	struct cvmx_agl_gmx_txx_pause_zero_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_pause_zero_s cn56xx;
-	struct cvmx_agl_gmx_txx_pause_zero_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_soft_pause {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_soft_pause_s {
-		uint64_t reserved_16_63:48;
-		uint64_t time:16;
-	} s;
-	struct cvmx_agl_gmx_txx_soft_pause_s cn52xx;
-	struct cvmx_agl_gmx_txx_soft_pause_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_soft_pause_s cn56xx;
-	struct cvmx_agl_gmx_txx_soft_pause_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat0 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat0_s {
-		uint64_t xsdef:32;
-		uint64_t xscol:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat0_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat0_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat0_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat0_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat1 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat1_s {
-		uint64_t scol:32;
-		uint64_t mcol:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat1_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat1_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat1_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat1_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat2 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat2_s {
-		uint64_t reserved_48_63:16;
-		uint64_t octs:48;
-	} s;
-	struct cvmx_agl_gmx_txx_stat2_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat2_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat2_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat2_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat3 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat3_s {
-		uint64_t reserved_32_63:32;
-		uint64_t pkts:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat3_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat3_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat3_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat3_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat4 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat4_s {
-		uint64_t hist1:32;
-		uint64_t hist0:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat4_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat4_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat4_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat4_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat5 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat5_s {
-		uint64_t hist3:32;
-		uint64_t hist2:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat5_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat5_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat5_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat5_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat6 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat6_s {
-		uint64_t hist5:32;
-		uint64_t hist4:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat6_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat6_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat6_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat6_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat7 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat7_s {
-		uint64_t hist7:32;
-		uint64_t hist6:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat7_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat7_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat7_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat7_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat8 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat8_s {
-		uint64_t mcst:32;
-		uint64_t bcst:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat8_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat8_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat8_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat8_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stat9 {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stat9_s {
-		uint64_t undflw:32;
-		uint64_t ctl:32;
-	} s;
-	struct cvmx_agl_gmx_txx_stat9_s cn52xx;
-	struct cvmx_agl_gmx_txx_stat9_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stat9_s cn56xx;
-	struct cvmx_agl_gmx_txx_stat9_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_stats_ctl {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_stats_ctl_s {
-		uint64_t reserved_1_63:63;
-		uint64_t rd_clr:1;
-	} s;
-	struct cvmx_agl_gmx_txx_stats_ctl_s cn52xx;
-	struct cvmx_agl_gmx_txx_stats_ctl_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_stats_ctl_s cn56xx;
-	struct cvmx_agl_gmx_txx_stats_ctl_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_txx_thresh {
-	uint64_t u64;
-	struct cvmx_agl_gmx_txx_thresh_s {
-		uint64_t reserved_6_63:58;
-		uint64_t cnt:6;
-	} s;
-	struct cvmx_agl_gmx_txx_thresh_s cn52xx;
-	struct cvmx_agl_gmx_txx_thresh_s cn52xxp1;
-	struct cvmx_agl_gmx_txx_thresh_s cn56xx;
-	struct cvmx_agl_gmx_txx_thresh_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_bp {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_bp_s {
-		uint64_t reserved_2_63:62;
-		uint64_t bp:2;
-	} s;
-	struct cvmx_agl_gmx_tx_bp_s cn52xx;
-	struct cvmx_agl_gmx_tx_bp_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_bp_cn56xx {
-		uint64_t reserved_1_63:63;
-		uint64_t bp:1;
-	} cn56xx;
-	struct cvmx_agl_gmx_tx_bp_cn56xx cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_col_attempt {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_col_attempt_s {
-		uint64_t reserved_5_63:59;
-		uint64_t limit:5;
-	} s;
-	struct cvmx_agl_gmx_tx_col_attempt_s cn52xx;
-	struct cvmx_agl_gmx_tx_col_attempt_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_col_attempt_s cn56xx;
-	struct cvmx_agl_gmx_tx_col_attempt_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_ifg {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_ifg_s {
-		uint64_t reserved_8_63:56;
-		uint64_t ifg2:4;
-		uint64_t ifg1:4;
-	} s;
-	struct cvmx_agl_gmx_tx_ifg_s cn52xx;
-	struct cvmx_agl_gmx_tx_ifg_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_ifg_s cn56xx;
-	struct cvmx_agl_gmx_tx_ifg_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_int_en {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_int_en_s {
-		uint64_t reserved_18_63:46;
-		uint64_t late_col:2;
-		uint64_t reserved_14_15:2;
-		uint64_t xsdef:2;
-		uint64_t reserved_10_11:2;
-		uint64_t xscol:2;
-		uint64_t reserved_4_7:4;
-		uint64_t undflw:2;
-		uint64_t reserved_1_1:1;
-		uint64_t pko_nxa:1;
-	} s;
-	struct cvmx_agl_gmx_tx_int_en_s cn52xx;
-	struct cvmx_agl_gmx_tx_int_en_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_int_en_cn56xx {
-		uint64_t reserved_17_63:47;
-		uint64_t late_col:1;
-		uint64_t reserved_13_15:3;
-		uint64_t xsdef:1;
-		uint64_t reserved_9_11:3;
-		uint64_t xscol:1;
-		uint64_t reserved_3_7:5;
-		uint64_t undflw:1;
-		uint64_t reserved_1_1:1;
-		uint64_t pko_nxa:1;
-	} cn56xx;
-	struct cvmx_agl_gmx_tx_int_en_cn56xx cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_int_reg {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_int_reg_s {
-		uint64_t reserved_18_63:46;
-		uint64_t late_col:2;
-		uint64_t reserved_14_15:2;
-		uint64_t xsdef:2;
-		uint64_t reserved_10_11:2;
-		uint64_t xscol:2;
-		uint64_t reserved_4_7:4;
-		uint64_t undflw:2;
-		uint64_t reserved_1_1:1;
-		uint64_t pko_nxa:1;
-	} s;
-	struct cvmx_agl_gmx_tx_int_reg_s cn52xx;
-	struct cvmx_agl_gmx_tx_int_reg_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_int_reg_cn56xx {
-		uint64_t reserved_17_63:47;
-		uint64_t late_col:1;
-		uint64_t reserved_13_15:3;
-		uint64_t xsdef:1;
-		uint64_t reserved_9_11:3;
-		uint64_t xscol:1;
-		uint64_t reserved_3_7:5;
-		uint64_t undflw:1;
-		uint64_t reserved_1_1:1;
-		uint64_t pko_nxa:1;
-	} cn56xx;
-	struct cvmx_agl_gmx_tx_int_reg_cn56xx cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_jam {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_jam_s {
-		uint64_t reserved_8_63:56;
-		uint64_t jam:8;
-	} s;
-	struct cvmx_agl_gmx_tx_jam_s cn52xx;
-	struct cvmx_agl_gmx_tx_jam_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_jam_s cn56xx;
-	struct cvmx_agl_gmx_tx_jam_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_lfsr {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_lfsr_s {
-		uint64_t reserved_16_63:48;
-		uint64_t lfsr:16;
-	} s;
-	struct cvmx_agl_gmx_tx_lfsr_s cn52xx;
-	struct cvmx_agl_gmx_tx_lfsr_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_lfsr_s cn56xx;
-	struct cvmx_agl_gmx_tx_lfsr_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_ovr_bp {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_ovr_bp_s {
-		uint64_t reserved_10_63:54;
-		uint64_t en:2;
-		uint64_t reserved_6_7:2;
-		uint64_t bp:2;
-		uint64_t reserved_2_3:2;
-		uint64_t ign_full:2;
-	} s;
-	struct cvmx_agl_gmx_tx_ovr_bp_s cn52xx;
-	struct cvmx_agl_gmx_tx_ovr_bp_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_ovr_bp_cn56xx {
-		uint64_t reserved_9_63:55;
-		uint64_t en:1;
-		uint64_t reserved_5_7:3;
-		uint64_t bp:1;
-		uint64_t reserved_1_3:3;
-		uint64_t ign_full:1;
-	} cn56xx;
-	struct cvmx_agl_gmx_tx_ovr_bp_cn56xx cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_pause_pkt_dmac {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_pause_pkt_dmac_s {
-		uint64_t reserved_48_63:16;
-		uint64_t dmac:48;
-	} s;
-	struct cvmx_agl_gmx_tx_pause_pkt_dmac_s cn52xx;
-	struct cvmx_agl_gmx_tx_pause_pkt_dmac_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_pause_pkt_dmac_s cn56xx;
-	struct cvmx_agl_gmx_tx_pause_pkt_dmac_s cn56xxp1;
-};
-
-union cvmx_agl_gmx_tx_pause_pkt_type {
-	uint64_t u64;
-	struct cvmx_agl_gmx_tx_pause_pkt_type_s {
-		uint64_t reserved_16_63:48;
-		uint64_t type:16;
-	} s;
-	struct cvmx_agl_gmx_tx_pause_pkt_type_s cn52xx;
-	struct cvmx_agl_gmx_tx_pause_pkt_type_s cn52xxp1;
-	struct cvmx_agl_gmx_tx_pause_pkt_type_s cn56xx;
-	struct cvmx_agl_gmx_tx_pause_pkt_type_s cn56xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-asm.h b/arch/mips/include/asm/octeon/cvmx-asm.h
deleted file mode 100644
index 8c57eb7..0000000
--- a/arch/mips/include/asm/octeon/cvmx-asm.h
+++ /dev/null
@@ -1,136 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- *
- * This is file defines ASM primitives for the executive.
- */
-#ifndef __CVMX_ASM_H__
-#define __CVMX_ASM_H__
-
-#include "octeon-model.h"
-
-/* other useful stuff */
-#define CVMX_SYNC asm volatile ("sync" : : : "memory")
-/* String version of SYNCW macro for using in inline asm constructs */
-#define CVMX_SYNCW_STR "syncw\nsyncw\n"
-#ifdef __OCTEON__
-
-/* Deprecated, will be removed in future release */
-#define CVMX_SYNCIO asm volatile ("nop")
-
-#define CVMX_SYNCIOBDMA asm volatile ("synciobdma" : : : "memory")
-
-/* Deprecated, will be removed in future release */
-#define CVMX_SYNCIOALL asm volatile ("nop")
-
-/*
- * We actually use two syncw instructions in a row when we need a write
- * memory barrier. This is because the CN3XXX series of Octeons have
- * errata Core-401. This can cause a single syncw to not enforce
- * ordering under very rare conditions. Even if it is rare, better safe
- * than sorry.
- */
-#define CVMX_SYNCW asm volatile ("syncw\n\tsyncw" : : : "memory")
-
-/*
- * Define new sync instructions to be normal SYNC instructions for
- * operating systems that use threads.
- */
-#define CVMX_SYNCWS CVMX_SYNCW
-#define CVMX_SYNCS  CVMX_SYNC
-#define CVMX_SYNCWS_STR CVMX_SYNCW_STR
-#else
-/*
- * Not using a Cavium compiler, always use the slower sync so the
- * assembler stays happy.
- */
-/* Deprecated, will be removed in future release */
-#define CVMX_SYNCIO asm volatile ("nop")
-
-#define CVMX_SYNCIOBDMA asm volatile ("sync" : : : "memory")
-
-/* Deprecated, will be removed in future release */
-#define CVMX_SYNCIOALL asm volatile ("nop")
-
-#define CVMX_SYNCW asm volatile ("sync" : : : "memory")
-#define CVMX_SYNCWS CVMX_SYNCW
-#define CVMX_SYNCS  CVMX_SYNC
-#define CVMX_SYNCWS_STR CVMX_SYNCW_STR
-#endif
-
-/*
- * CVMX_PREPARE_FOR_STORE makes each byte of the block unpredictable
- * (actually old value or zero) until that byte is stored to (by this or
- * another processor. Note that the value of each byte is not only
- * unpredictable, but may also change again - up until the point when one
- * of the cores stores to the byte.
- */
-#define CVMX_PREPARE_FOR_STORE(address, offset) \
-	asm volatile ("pref 30, " CVMX_TMP_STR(offset) "(%[rbase])" : : \
-	[rbase] "d" (address))
-/*
- * This is a command headed to the L2 controller to tell it to clear
- * its dirty bit for a block. Basically, SW is telling HW that the
- * current version of the block will not be used.
- */
-#define CVMX_DONT_WRITE_BACK(address, offset) \
-	asm volatile ("pref 29, " CVMX_TMP_STR(offset) "(%[rbase])" : : \
-	[rbase] "d" (address))
-
-/* flush stores, invalidate entire icache */
-#define CVMX_ICACHE_INVALIDATE \
-	{ CVMX_SYNC; asm volatile ("synci 0($0)" : : ); }
-
-/* flush stores, invalidate entire icache */
-#define CVMX_ICACHE_INVALIDATE2 \
-	{ CVMX_SYNC; asm volatile ("cache 0, 0($0)" : : ); }
-
-/* complete prefetches, invalidate entire dcache */
-#define CVMX_DCACHE_INVALIDATE \
-	{ CVMX_SYNC; asm volatile ("cache 9, 0($0)" : : ); }
-
-
-#define CVMX_POP(result, input) \
-	asm ("pop %[rd],%[rs]" : [rd] "=d" (result) : [rs] "d" (input))
-#define CVMX_DPOP(result, input) \
-	asm ("dpop %[rd],%[rs]" : [rd] "=d" (result) : [rs] "d" (input))
-
-/* some new cop0-like stuff */
-#define CVMX_RDHWR(result, regstr) \
-	asm volatile ("rdhwr %[rt],$" CVMX_TMP_STR(regstr) : [rt] "=d" (result))
-#define CVMX_RDHWRNV(result, regstr) \
-	asm ("rdhwr %[rt],$" CVMX_TMP_STR(regstr) : [rt] "=d" (result))
-
-#define CVMX_PREFETCH_PREFX(X, address, offset) asm volatile ("pref %[type], %[off](%[rbase])" : : [rbase] "d" (address), [off] "I" (offset), [type] "n" (X))
-#define CVMX_PREFETCH_PREF0(address, offset) CVMX_PREFETCH_PREFX(0, address, offset)
-#define CVMX_PREFETCH(address, offset) CVMX_PREFETCH_PREF0(address, offset)
-#define CVMX_PREFETCH0(address) CVMX_PREFETCH(address, 0)
-
-#define CVMX_CLZ(result, input) asm ("clz %[rd],%[rs]" : [rd] "=d" (result) : [rs] "d" (input))
-
-#endif /* __CVMX_ASM_H__ */
diff --git a/arch/mips/include/asm/octeon/cvmx-bootmem.h b/arch/mips/include/asm/octeon/cvmx-bootmem.h
deleted file mode 100644
index 6ed1657..0000000
--- a/arch/mips/include/asm/octeon/cvmx-bootmem.h
+++ /dev/null
@@ -1,378 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- * Simple allocate only memory allocator.  Used to allocate memory at
- * application start time.
- */
-
-#ifndef __CVMX_BOOTMEM_H__
-#define __CVMX_BOOTMEM_H__
-/* Must be multiple of 8, changing breaks ABI */
-#define CVMX_BOOTMEM_NAME_LEN 128
-
-/* Can change without breaking ABI */
-#define CVMX_BOOTMEM_NUM_NAMED_BLOCKS 64
-
-/* minimum alignment of bootmem alloced blocks */
-#define CVMX_BOOTMEM_ALIGNMENT_SIZE     (16ull)
-
-/* Flags for cvmx_bootmem_phy_mem* functions */
-/* Allocate from end of block instead of beginning */
-#define CVMX_BOOTMEM_FLAG_END_ALLOC    (1 << 0)
-
-/* Don't do any locking. */
-#define CVMX_BOOTMEM_FLAG_NO_LOCKING   (1 << 1)
-
-/* First bytes of each free physical block of memory contain this structure,
- * which is used to maintain the free memory list.  Since the bootloader is
- * only 32 bits, there is a union providing 64 and 32 bit versions.  The
- * application init code converts addresses to 64 bit addresses before the
- * application starts.
- */
-struct cvmx_bootmem_block_header {
-	/*
-	 * Note: these are referenced from assembly routines in the
-	 * bootloader, so this structure should not be changed
-	 * without changing those routines as well.
-	 */
-	uint64_t next_block_addr;
-	uint64_t size;
-
-};
-
-/*
- * Structure for named memory blocks.  Number of descriptors available
- * can be changed without affecting compatiblity, but name length
- * changes require a bump in the bootmem descriptor version Note: This
- * structure must be naturally 64 bit aligned, as a single memory
- * image will be used by both 32 and 64 bit programs.
- */
-struct cvmx_bootmem_named_block_desc {
-	/* Base address of named block */
-	uint64_t base_addr;
-	/*
-	 * Size actually allocated for named block (may differ from
-	 * requested).
-	 */
-	uint64_t size;
-	/* name of named block */
-	char name[CVMX_BOOTMEM_NAME_LEN];
-};
-
-/* Current descriptor versions */
-/* CVMX bootmem descriptor major version */
-#define CVMX_BOOTMEM_DESC_MAJ_VER   3
-
-/* CVMX bootmem descriptor minor version */
-#define CVMX_BOOTMEM_DESC_MIN_VER   0
-
-/* First three members of cvmx_bootmem_desc_t are left in original
- * positions for backwards compatibility.
- */
-struct cvmx_bootmem_desc {
-	/* spinlock to control access to list */
-	uint32_t lock;
-	/* flags for indicating various conditions */
-	uint32_t flags;
-	uint64_t head_addr;
-
-	/* Incremented when incompatible changes made */
-	uint32_t major_version;
-
-	/*
-	 * Incremented changed when compatible changes made, reset to
-	 * zero when major incremented.
-	 */
-	uint32_t minor_version;
-
-	uint64_t app_data_addr;
-	uint64_t app_data_size;
-
-	/* number of elements in named blocks array */
-	uint32_t named_block_num_blocks;
-
-	/* length of name array in bootmem blocks */
-	uint32_t named_block_name_len;
-	/* address of named memory block descriptors */
-	uint64_t named_block_array_addr;
-
-};
-
-/**
- * Initialize the boot alloc memory structures. This is
- * normally called inside of cvmx_user_app_init()
- *
- * @mem_desc_ptr:	Address of the free memory list
- */
-extern int cvmx_bootmem_init(void *mem_desc_ptr);
-
-/**
- * Allocate a block of memory from the free list that was passed
- * to the application by the bootloader.
- * This is an allocate-only algorithm, so freeing memory is not possible.
- *
- * @size:      Size in bytes of block to allocate
- * @alignment: Alignment required - must be power of 2
- *
- * Returns pointer to block of memory, NULL on error
- */
-extern void *cvmx_bootmem_alloc(uint64_t size, uint64_t alignment);
-
-/**
- * Allocate a block of memory from the free list that was
- * passed to the application by the bootloader at a specific
- * address. This is an allocate-only algorithm, so
- * freeing memory is not possible. Allocation will fail if
- * memory cannot be allocated at the specified address.
- *
- * @size:      Size in bytes of block to allocate
- * @address:   Physical address to allocate memory at.  If this memory is not
- *                  available, the allocation fails.
- * @alignment: Alignment required - must be power of 2
- * Returns pointer to block of memory, NULL on error
- */
-extern void *cvmx_bootmem_alloc_address(uint64_t size, uint64_t address,
-					uint64_t alignment);
-
-/**
- * Allocate a block of memory from the free list that was
- * passed to the application by the bootloader within a specified
- * address range. This is an allocate-only algorithm, so
- * freeing memory is not possible. Allocation will fail if
- * memory cannot be allocated in the requested range.
- *
- * @size:      Size in bytes of block to allocate
- * @min_addr:  defines the minimum address of the range
- * @max_addr:  defines the maximum address of the range
- * @alignment: Alignment required - must be power of 2
- * Returns pointer to block of memory, NULL on error
- */
-extern void *cvmx_bootmem_alloc_range(uint64_t size, uint64_t alignment,
-				      uint64_t min_addr, uint64_t max_addr);
-
-/**
- * Frees a previously allocated named bootmem block.
- *
- * @name:   name of block to free
- *
- * Returns 0 on failure,
- *         !0 on success
- */
-
-
-/**
- * Allocate a block of memory from the free list that was passed
- * to the application by the bootloader, and assign it a name in the
- * global named block table.  (part of the cvmx_bootmem_descriptor_t structure)
- * Named blocks can later be freed.
- *
- * @size:      Size in bytes of block to allocate
- * @alignment: Alignment required - must be power of 2
- * @name:      name of block - must be less than CVMX_BOOTMEM_NAME_LEN bytes
- *
- * Returns a pointer to block of memory, NULL on error
- */
-extern void *cvmx_bootmem_alloc_named(uint64_t size, uint64_t alignment,
-				      char *name);
-
-
-
-/**
- * Allocate a block of memory from the free list that was passed
- * to the application by the bootloader, and assign it a name in the
- * global named block table.  (part of the cvmx_bootmem_descriptor_t structure)
- * Named blocks can later be freed.
- *
- * @size:     Size in bytes of block to allocate
- * @address:  Physical address to allocate memory at.  If this
- *            memory is not available, the allocation fails.
- * @name:     name of block - must be less than CVMX_BOOTMEM_NAME_LEN
- *            bytes
- *
- * Returns a pointer to block of memory, NULL on error
- */
-extern void *cvmx_bootmem_alloc_named_address(uint64_t size, uint64_t address,
-					      char *name);
-
-
-
-/**
- * Allocate a block of memory from a specific range of the free list
- * that was passed to the application by the bootloader, and assign it
- * a name in the global named block table.  (part of the
- * cvmx_bootmem_descriptor_t structure) Named blocks can later be
- * freed.  If request cannot be satisfied within the address range
- * specified, NULL is returned
- *
- * @size:      Size in bytes of block to allocate
- * @min_addr:  minimum address of range
- * @max_addr:  maximum address of range
- * @align:     Alignment of memory to be allocated. (must be a power of 2)
- * @name:      name of block - must be less than CVMX_BOOTMEM_NAME_LEN bytes
- *
- * Returns a pointer to block of memory, NULL on error
- */
-extern void *cvmx_bootmem_alloc_named_range(uint64_t size, uint64_t min_addr,
-					    uint64_t max_addr, uint64_t align,
-					    char *name);
-
-extern int cvmx_bootmem_free_named(char *name);
-
-/**
- * Finds a named bootmem block by name.
- *
- * @name:   name of block to free
- *
- * Returns pointer to named block descriptor on success
- *         0 on failure
- */
-struct cvmx_bootmem_named_block_desc *cvmx_bootmem_find_named_block(char *name);
-
-/**
- * Allocates a block of physical memory from the free list, at
- * (optional) requested address and alignment.
- *
- * @req_size: size of region to allocate.  All requests are rounded up
- *            to be a multiple CVMX_BOOTMEM_ALIGNMENT_SIZE bytes size
- *
- * @address_min: Minimum address that block can occupy.
- *
- * @address_max: Specifies the maximum address_min (inclusive) that
- *               the allocation can use.
- *
- * @alignment: Requested alignment of the block.  If this alignment
- *             cannot be met, the allocation fails.  This must be a
- *             power of 2.  (Note: Alignment of
- *             CVMX_BOOTMEM_ALIGNMENT_SIZE bytes is required, and
- *             internally enforced.  Requested alignments of less than
- *             CVMX_BOOTMEM_ALIGNMENT_SIZE are set to
- *             CVMX_BOOTMEM_ALIGNMENT_SIZE.)
- *
- * @flags:     Flags to control options for the allocation.
- *
- * Returns physical address of block allocated, or -1 on failure
- */
-int64_t cvmx_bootmem_phy_alloc(uint64_t req_size, uint64_t address_min,
-			       uint64_t address_max, uint64_t alignment,
-			       uint32_t flags);
-
-/**
- * Allocates a named block of physical memory from the free list, at
- * (optional) requested address and alignment.
- *
- * @param size      size of region to allocate.  All requests are rounded
- *                  up to be a multiple CVMX_BOOTMEM_ALIGNMENT_SIZE
- *                  bytes size
- * @param min_addr Minimum address that block can occupy.
- * @param max_addr  Specifies the maximum address_min (inclusive) that
- *                  the allocation can use.
- * @param alignment Requested alignment of the block.  If this
- *                  alignment cannot be met, the allocation fails.
- *                  This must be a power of 2.  (Note: Alignment of
- *                  CVMX_BOOTMEM_ALIGNMENT_SIZE bytes is required, and
- *                  internally enforced.  Requested alignments of less
- *                  than CVMX_BOOTMEM_ALIGNMENT_SIZE are set to
- *                  CVMX_BOOTMEM_ALIGNMENT_SIZE.)
- * @param name      name to assign to named block
- * @param flags     Flags to control options for the allocation.
- *
- * @return physical address of block allocated, or -1 on failure
- */
-int64_t cvmx_bootmem_phy_named_block_alloc(uint64_t size, uint64_t min_addr,
-					   uint64_t max_addr,
-					   uint64_t alignment,
-					   char *name, uint32_t flags);
-
-/**
- * Finds a named memory block by name.
- * Also used for finding an unused entry in the named block table.
- *
- * @name: Name of memory block to find.  If NULL pointer given, then
- *        finds unused descriptor, if available.
- *
- * @flags: Flags to control options for the allocation.
- *
- * Returns Pointer to memory block descriptor, NULL if not found.
- *         If NULL returned when name parameter is NULL, then no memory
- *         block descriptors are available.
- */
-struct cvmx_bootmem_named_block_desc *
-cvmx_bootmem_phy_named_block_find(char *name, uint32_t flags);
-
-/**
- * Frees a named block.
- *
- * @name:   name of block to free
- * @flags:  flags for passing options
- *
- * Returns 0 on failure
- *         1 on success
- */
-int cvmx_bootmem_phy_named_block_free(char *name, uint32_t flags);
-
-/**
- * Frees a block to the bootmem allocator list.  This must
- * be used with care, as the size provided must match the size
- * of the block that was allocated, or the list will become
- * corrupted.
- *
- * IMPORTANT:  This is only intended to be used as part of named block
- * frees and initial population of the free memory list.
- *                                                      *
- *
- * @phy_addr: physical address of block
- * @size:     size of block in bytes.
- * @flags:    flags for passing options
- *
- * Returns 1 on success,
- *         0 on failure
- */
-int __cvmx_bootmem_phy_free(uint64_t phy_addr, uint64_t size, uint32_t flags);
-
-/**
- * Locks the bootmem allocator.  This is useful in certain situations
- * where multiple allocations must be made without being interrupted.
- * This should be used with the CVMX_BOOTMEM_FLAG_NO_LOCKING flag.
- *
- */
-void cvmx_bootmem_lock(void);
-
-/**
- * Unlocks the bootmem allocator.  This is useful in certain situations
- * where multiple allocations must be made without being interrupted.
- * This should be used with the CVMX_BOOTMEM_FLAG_NO_LOCKING flag.
- *
- */
-void cvmx_bootmem_unlock(void);
-
-/**
- * Queries the available physical memory from the bootmem allocator
- */
-uint64_t cvmx_bootmem_phy_available_mem(uint64_t min_block_size);
-
-#endif /*   __CVMX_BOOTMEM_H__ */
diff --git a/arch/mips/include/asm/octeon/cvmx-ciu-defs.h b/arch/mips/include/asm/octeon/cvmx-ciu-defs.h
deleted file mode 100644
index f8f05b7..0000000
--- a/arch/mips/include/asm/octeon/cvmx-ciu-defs.h
+++ /dev/null
@@ -1,1616 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_CIU_DEFS_H__
-#define __CVMX_CIU_DEFS_H__
-
-#define CVMX_CIU_BIST \
-	 CVMX_ADD_IO_SEG(0x0001070000000730ull)
-#define CVMX_CIU_DINT \
-	 CVMX_ADD_IO_SEG(0x0001070000000720ull)
-#define CVMX_CIU_FUSE \
-	 CVMX_ADD_IO_SEG(0x0001070000000728ull)
-#define CVMX_CIU_GSTOP \
-	 CVMX_ADD_IO_SEG(0x0001070000000710ull)
-#define CVMX_CIU_INTX_EN0(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000200ull + (((offset) & 63) * 16))
-#define CVMX_CIU_INTX_EN0_W1C(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000002200ull + (((offset) & 63) * 16))
-#define CVMX_CIU_INTX_EN0_W1S(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000006200ull + (((offset) & 63) * 16))
-#define CVMX_CIU_INTX_EN1(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000208ull + (((offset) & 63) * 16))
-#define CVMX_CIU_INTX_EN1_W1C(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000002208ull + (((offset) & 63) * 16))
-#define CVMX_CIU_INTX_EN1_W1S(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000006208ull + (((offset) & 63) * 16))
-#define CVMX_CIU_INTX_EN4_0(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000C80ull + (((offset) & 15) * 16))
-#define CVMX_CIU_INTX_EN4_0_W1C(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000002C80ull + (((offset) & 15) * 16))
-#define CVMX_CIU_INTX_EN4_0_W1S(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000006C80ull + (((offset) & 15) * 16))
-#define CVMX_CIU_INTX_EN4_1(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000C88ull + (((offset) & 15) * 16))
-#define CVMX_CIU_INTX_EN4_1_W1C(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000002C88ull + (((offset) & 15) * 16))
-#define CVMX_CIU_INTX_EN4_1_W1S(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000006C88ull + (((offset) & 15) * 16))
-#define CVMX_CIU_INTX_SUM0(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000000ull + (((offset) & 63) * 8))
-#define CVMX_CIU_INTX_SUM4(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000C00ull + (((offset) & 15) * 8))
-#define CVMX_CIU_INT_SUM1 \
-	 CVMX_ADD_IO_SEG(0x0001070000000108ull)
-#define CVMX_CIU_MBOX_CLRX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000680ull + (((offset) & 15) * 8))
-#define CVMX_CIU_MBOX_SETX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000600ull + (((offset) & 15) * 8))
-#define CVMX_CIU_NMI \
-	 CVMX_ADD_IO_SEG(0x0001070000000718ull)
-#define CVMX_CIU_PCI_INTA \
-	 CVMX_ADD_IO_SEG(0x0001070000000750ull)
-#define CVMX_CIU_PP_DBG \
-	 CVMX_ADD_IO_SEG(0x0001070000000708ull)
-#define CVMX_CIU_PP_POKEX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000580ull + (((offset) & 15) * 8))
-#define CVMX_CIU_PP_RST \
-	 CVMX_ADD_IO_SEG(0x0001070000000700ull)
-#define CVMX_CIU_QLM_DCOK \
-	 CVMX_ADD_IO_SEG(0x0001070000000760ull)
-#define CVMX_CIU_QLM_JTGC \
-	 CVMX_ADD_IO_SEG(0x0001070000000768ull)
-#define CVMX_CIU_QLM_JTGD \
-	 CVMX_ADD_IO_SEG(0x0001070000000770ull)
-#define CVMX_CIU_SOFT_BIST \
-	 CVMX_ADD_IO_SEG(0x0001070000000738ull)
-#define CVMX_CIU_SOFT_PRST \
-	 CVMX_ADD_IO_SEG(0x0001070000000748ull)
-#define CVMX_CIU_SOFT_PRST1 \
-	 CVMX_ADD_IO_SEG(0x0001070000000758ull)
-#define CVMX_CIU_SOFT_RST \
-	 CVMX_ADD_IO_SEG(0x0001070000000740ull)
-#define CVMX_CIU_TIMX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000480ull + (((offset) & 3) * 8))
-#define CVMX_CIU_WDOGX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000500ull + (((offset) & 15) * 8))
-
-union cvmx_ciu_bist {
-	uint64_t u64;
-	struct cvmx_ciu_bist_s {
-		uint64_t reserved_4_63:60;
-		uint64_t bist:4;
-	} s;
-	struct cvmx_ciu_bist_s cn30xx;
-	struct cvmx_ciu_bist_s cn31xx;
-	struct cvmx_ciu_bist_s cn38xx;
-	struct cvmx_ciu_bist_s cn38xxp2;
-	struct cvmx_ciu_bist_cn50xx {
-		uint64_t reserved_2_63:62;
-		uint64_t bist:2;
-	} cn50xx;
-	struct cvmx_ciu_bist_cn52xx {
-		uint64_t reserved_3_63:61;
-		uint64_t bist:3;
-	} cn52xx;
-	struct cvmx_ciu_bist_cn52xx cn52xxp1;
-	struct cvmx_ciu_bist_s cn56xx;
-	struct cvmx_ciu_bist_s cn56xxp1;
-	struct cvmx_ciu_bist_s cn58xx;
-	struct cvmx_ciu_bist_s cn58xxp1;
-};
-
-union cvmx_ciu_dint {
-	uint64_t u64;
-	struct cvmx_ciu_dint_s {
-		uint64_t reserved_16_63:48;
-		uint64_t dint:16;
-	} s;
-	struct cvmx_ciu_dint_cn30xx {
-		uint64_t reserved_1_63:63;
-		uint64_t dint:1;
-	} cn30xx;
-	struct cvmx_ciu_dint_cn31xx {
-		uint64_t reserved_2_63:62;
-		uint64_t dint:2;
-	} cn31xx;
-	struct cvmx_ciu_dint_s cn38xx;
-	struct cvmx_ciu_dint_s cn38xxp2;
-	struct cvmx_ciu_dint_cn31xx cn50xx;
-	struct cvmx_ciu_dint_cn52xx {
-		uint64_t reserved_4_63:60;
-		uint64_t dint:4;
-	} cn52xx;
-	struct cvmx_ciu_dint_cn52xx cn52xxp1;
-	struct cvmx_ciu_dint_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t dint:12;
-	} cn56xx;
-	struct cvmx_ciu_dint_cn56xx cn56xxp1;
-	struct cvmx_ciu_dint_s cn58xx;
-	struct cvmx_ciu_dint_s cn58xxp1;
-};
-
-union cvmx_ciu_fuse {
-	uint64_t u64;
-	struct cvmx_ciu_fuse_s {
-		uint64_t reserved_16_63:48;
-		uint64_t fuse:16;
-	} s;
-	struct cvmx_ciu_fuse_cn30xx {
-		uint64_t reserved_1_63:63;
-		uint64_t fuse:1;
-	} cn30xx;
-	struct cvmx_ciu_fuse_cn31xx {
-		uint64_t reserved_2_63:62;
-		uint64_t fuse:2;
-	} cn31xx;
-	struct cvmx_ciu_fuse_s cn38xx;
-	struct cvmx_ciu_fuse_s cn38xxp2;
-	struct cvmx_ciu_fuse_cn31xx cn50xx;
-	struct cvmx_ciu_fuse_cn52xx {
-		uint64_t reserved_4_63:60;
-		uint64_t fuse:4;
-	} cn52xx;
-	struct cvmx_ciu_fuse_cn52xx cn52xxp1;
-	struct cvmx_ciu_fuse_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t fuse:12;
-	} cn56xx;
-	struct cvmx_ciu_fuse_cn56xx cn56xxp1;
-	struct cvmx_ciu_fuse_s cn58xx;
-	struct cvmx_ciu_fuse_s cn58xxp1;
-};
-
-union cvmx_ciu_gstop {
-	uint64_t u64;
-	struct cvmx_ciu_gstop_s {
-		uint64_t reserved_1_63:63;
-		uint64_t gstop:1;
-	} s;
-	struct cvmx_ciu_gstop_s cn30xx;
-	struct cvmx_ciu_gstop_s cn31xx;
-	struct cvmx_ciu_gstop_s cn38xx;
-	struct cvmx_ciu_gstop_s cn38xxp2;
-	struct cvmx_ciu_gstop_s cn50xx;
-	struct cvmx_ciu_gstop_s cn52xx;
-	struct cvmx_ciu_gstop_s cn52xxp1;
-	struct cvmx_ciu_gstop_s cn56xx;
-	struct cvmx_ciu_gstop_s cn56xxp1;
-	struct cvmx_ciu_gstop_s cn58xx;
-	struct cvmx_ciu_gstop_s cn58xxp1;
-};
-
-union cvmx_ciu_intx_en0 {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en0_s {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} s;
-	struct cvmx_ciu_intx_en0_cn30xx {
-		uint64_t reserved_59_63:5;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t reserved_47_47:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn30xx;
-	struct cvmx_ciu_intx_en0_cn31xx {
-		uint64_t reserved_59_63:5;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn31xx;
-	struct cvmx_ciu_intx_en0_cn38xx {
-		uint64_t reserved_56_63:8;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn38xx;
-	struct cvmx_ciu_intx_en0_cn38xx cn38xxp2;
-	struct cvmx_ciu_intx_en0_cn30xx cn50xx;
-	struct cvmx_ciu_intx_en0_cn52xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn52xx;
-	struct cvmx_ciu_intx_en0_cn52xx cn52xxp1;
-	struct cvmx_ciu_intx_en0_cn56xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn56xx;
-	struct cvmx_ciu_intx_en0_cn56xx cn56xxp1;
-	struct cvmx_ciu_intx_en0_cn38xx cn58xx;
-	struct cvmx_ciu_intx_en0_cn38xx cn58xxp1;
-};
-
-union cvmx_ciu_intx_en0_w1c {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en0_w1c_s {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} s;
-	struct cvmx_ciu_intx_en0_w1c_cn52xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn52xx;
-	struct cvmx_ciu_intx_en0_w1c_s cn56xx;
-	struct cvmx_ciu_intx_en0_w1c_cn58xx {
-		uint64_t reserved_56_63:8;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn58xx;
-};
-
-union cvmx_ciu_intx_en0_w1s {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en0_w1s_s {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} s;
-	struct cvmx_ciu_intx_en0_w1s_cn52xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn52xx;
-	struct cvmx_ciu_intx_en0_w1s_s cn56xx;
-	struct cvmx_ciu_intx_en0_w1s_cn58xx {
-		uint64_t reserved_56_63:8;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn58xx;
-};
-
-union cvmx_ciu_intx_en1 {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en1_s {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t wdog:16;
-	} s;
-	struct cvmx_ciu_intx_en1_cn30xx {
-		uint64_t reserved_1_63:63;
-		uint64_t wdog:1;
-	} cn30xx;
-	struct cvmx_ciu_intx_en1_cn31xx {
-		uint64_t reserved_2_63:62;
-		uint64_t wdog:2;
-	} cn31xx;
-	struct cvmx_ciu_intx_en1_cn38xx {
-		uint64_t reserved_16_63:48;
-		uint64_t wdog:16;
-	} cn38xx;
-	struct cvmx_ciu_intx_en1_cn38xx cn38xxp2;
-	struct cvmx_ciu_intx_en1_cn31xx cn50xx;
-	struct cvmx_ciu_intx_en1_cn52xx {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xx;
-	struct cvmx_ciu_intx_en1_cn52xxp1 {
-		uint64_t reserved_19_63:45;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xxp1;
-	struct cvmx_ciu_intx_en1_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t wdog:12;
-	} cn56xx;
-	struct cvmx_ciu_intx_en1_cn56xx cn56xxp1;
-	struct cvmx_ciu_intx_en1_cn38xx cn58xx;
-	struct cvmx_ciu_intx_en1_cn38xx cn58xxp1;
-};
-
-union cvmx_ciu_intx_en1_w1c {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en1_w1c_s {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t wdog:16;
-	} s;
-	struct cvmx_ciu_intx_en1_w1c_cn52xx {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xx;
-	struct cvmx_ciu_intx_en1_w1c_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t wdog:12;
-	} cn56xx;
-	struct cvmx_ciu_intx_en1_w1c_cn58xx {
-		uint64_t reserved_16_63:48;
-		uint64_t wdog:16;
-	} cn58xx;
-};
-
-union cvmx_ciu_intx_en1_w1s {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en1_w1s_s {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t wdog:16;
-	} s;
-	struct cvmx_ciu_intx_en1_w1s_cn52xx {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xx;
-	struct cvmx_ciu_intx_en1_w1s_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t wdog:12;
-	} cn56xx;
-	struct cvmx_ciu_intx_en1_w1s_cn58xx {
-		uint64_t reserved_16_63:48;
-		uint64_t wdog:16;
-	} cn58xx;
-};
-
-union cvmx_ciu_intx_en4_0 {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en4_0_s {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} s;
-	struct cvmx_ciu_intx_en4_0_cn50xx {
-		uint64_t reserved_59_63:5;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t reserved_47_47:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn50xx;
-	struct cvmx_ciu_intx_en4_0_cn52xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn52xx;
-	struct cvmx_ciu_intx_en4_0_cn52xx cn52xxp1;
-	struct cvmx_ciu_intx_en4_0_cn56xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn56xx;
-	struct cvmx_ciu_intx_en4_0_cn56xx cn56xxp1;
-	struct cvmx_ciu_intx_en4_0_cn58xx {
-		uint64_t reserved_56_63:8;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn58xx;
-	struct cvmx_ciu_intx_en4_0_cn58xx cn58xxp1;
-};
-
-union cvmx_ciu_intx_en4_0_w1c {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en4_0_w1c_s {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} s;
-	struct cvmx_ciu_intx_en4_0_w1c_cn52xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn52xx;
-	struct cvmx_ciu_intx_en4_0_w1c_s cn56xx;
-	struct cvmx_ciu_intx_en4_0_w1c_cn58xx {
-		uint64_t reserved_56_63:8;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn58xx;
-};
-
-union cvmx_ciu_intx_en4_0_w1s {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en4_0_w1s_s {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} s;
-	struct cvmx_ciu_intx_en4_0_w1s_cn52xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn52xx;
-	struct cvmx_ciu_intx_en4_0_w1s_s cn56xx;
-	struct cvmx_ciu_intx_en4_0_w1s_cn58xx {
-		uint64_t reserved_56_63:8;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t reserved_44_44:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn58xx;
-};
-
-union cvmx_ciu_intx_en4_1 {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en4_1_s {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t wdog:16;
-	} s;
-	struct cvmx_ciu_intx_en4_1_cn50xx {
-		uint64_t reserved_2_63:62;
-		uint64_t wdog:2;
-	} cn50xx;
-	struct cvmx_ciu_intx_en4_1_cn52xx {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xx;
-	struct cvmx_ciu_intx_en4_1_cn52xxp1 {
-		uint64_t reserved_19_63:45;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xxp1;
-	struct cvmx_ciu_intx_en4_1_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t wdog:12;
-	} cn56xx;
-	struct cvmx_ciu_intx_en4_1_cn56xx cn56xxp1;
-	struct cvmx_ciu_intx_en4_1_cn58xx {
-		uint64_t reserved_16_63:48;
-		uint64_t wdog:16;
-	} cn58xx;
-	struct cvmx_ciu_intx_en4_1_cn58xx cn58xxp1;
-};
-
-union cvmx_ciu_intx_en4_1_w1c {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en4_1_w1c_s {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t wdog:16;
-	} s;
-	struct cvmx_ciu_intx_en4_1_w1c_cn52xx {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xx;
-	struct cvmx_ciu_intx_en4_1_w1c_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t wdog:12;
-	} cn56xx;
-	struct cvmx_ciu_intx_en4_1_w1c_cn58xx {
-		uint64_t reserved_16_63:48;
-		uint64_t wdog:16;
-	} cn58xx;
-};
-
-union cvmx_ciu_intx_en4_1_w1s {
-	uint64_t u64;
-	struct cvmx_ciu_intx_en4_1_w1s_s {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t wdog:16;
-	} s;
-	struct cvmx_ciu_intx_en4_1_w1s_cn52xx {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xx;
-	struct cvmx_ciu_intx_en4_1_w1s_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t wdog:12;
-	} cn56xx;
-	struct cvmx_ciu_intx_en4_1_w1s_cn58xx {
-		uint64_t reserved_16_63:48;
-		uint64_t wdog:16;
-	} cn58xx;
-};
-
-union cvmx_ciu_intx_sum0 {
-	uint64_t u64;
-	struct cvmx_ciu_intx_sum0_s {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} s;
-	struct cvmx_ciu_intx_sum0_cn30xx {
-		uint64_t reserved_59_63:5;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t reserved_47_47:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn30xx;
-	struct cvmx_ciu_intx_sum0_cn31xx {
-		uint64_t reserved_59_63:5;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn31xx;
-	struct cvmx_ciu_intx_sum0_cn38xx {
-		uint64_t reserved_56_63:8;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn38xx;
-	struct cvmx_ciu_intx_sum0_cn38xx cn38xxp2;
-	struct cvmx_ciu_intx_sum0_cn30xx cn50xx;
-	struct cvmx_ciu_intx_sum0_cn52xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn52xx;
-	struct cvmx_ciu_intx_sum0_cn52xx cn52xxp1;
-	struct cvmx_ciu_intx_sum0_cn56xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn56xx;
-	struct cvmx_ciu_intx_sum0_cn56xx cn56xxp1;
-	struct cvmx_ciu_intx_sum0_cn38xx cn58xx;
-	struct cvmx_ciu_intx_sum0_cn38xx cn58xxp1;
-};
-
-union cvmx_ciu_intx_sum4 {
-	uint64_t u64;
-	struct cvmx_ciu_intx_sum4_s {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} s;
-	struct cvmx_ciu_intx_sum4_cn50xx {
-		uint64_t reserved_59_63:5;
-		uint64_t mpi:1;
-		uint64_t pcm:1;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t reserved_47_47:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn50xx;
-	struct cvmx_ciu_intx_sum4_cn52xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t reserved_51_51:1;
-		uint64_t ipd_drp:1;
-		uint64_t reserved_49_49:1;
-		uint64_t gmx_drp:1;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn52xx;
-	struct cvmx_ciu_intx_sum4_cn52xx cn52xxp1;
-	struct cvmx_ciu_intx_sum4_cn56xx {
-		uint64_t bootdma:1;
-		uint64_t mii:1;
-		uint64_t ipdppthr:1;
-		uint64_t powiq:1;
-		uint64_t twsi2:1;
-		uint64_t reserved_57_58:2;
-		uint64_t usb:1;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn56xx;
-	struct cvmx_ciu_intx_sum4_cn56xx cn56xxp1;
-	struct cvmx_ciu_intx_sum4_cn58xx {
-		uint64_t reserved_56_63:8;
-		uint64_t timer:4;
-		uint64_t key_zero:1;
-		uint64_t ipd_drp:1;
-		uint64_t gmx_drp:2;
-		uint64_t trace:1;
-		uint64_t rml:1;
-		uint64_t twsi:1;
-		uint64_t wdog_sum:1;
-		uint64_t pci_msi:4;
-		uint64_t pci_int:4;
-		uint64_t uart:2;
-		uint64_t mbox:2;
-		uint64_t gpio:16;
-		uint64_t workq:16;
-	} cn58xx;
-	struct cvmx_ciu_intx_sum4_cn58xx cn58xxp1;
-};
-
-union cvmx_ciu_int_sum1 {
-	uint64_t u64;
-	struct cvmx_ciu_int_sum1_s {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t wdog:16;
-	} s;
-	struct cvmx_ciu_int_sum1_cn30xx {
-		uint64_t reserved_1_63:63;
-		uint64_t wdog:1;
-	} cn30xx;
-	struct cvmx_ciu_int_sum1_cn31xx {
-		uint64_t reserved_2_63:62;
-		uint64_t wdog:2;
-	} cn31xx;
-	struct cvmx_ciu_int_sum1_cn38xx {
-		uint64_t reserved_16_63:48;
-		uint64_t wdog:16;
-	} cn38xx;
-	struct cvmx_ciu_int_sum1_cn38xx cn38xxp2;
-	struct cvmx_ciu_int_sum1_cn31xx cn50xx;
-	struct cvmx_ciu_int_sum1_cn52xx {
-		uint64_t reserved_20_63:44;
-		uint64_t nand:1;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xx;
-	struct cvmx_ciu_int_sum1_cn52xxp1 {
-		uint64_t reserved_19_63:45;
-		uint64_t mii1:1;
-		uint64_t usb1:1;
-		uint64_t uart2:1;
-		uint64_t reserved_4_15:12;
-		uint64_t wdog:4;
-	} cn52xxp1;
-	struct cvmx_ciu_int_sum1_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t wdog:12;
-	} cn56xx;
-	struct cvmx_ciu_int_sum1_cn56xx cn56xxp1;
-	struct cvmx_ciu_int_sum1_cn38xx cn58xx;
-	struct cvmx_ciu_int_sum1_cn38xx cn58xxp1;
-};
-
-union cvmx_ciu_mbox_clrx {
-	uint64_t u64;
-	struct cvmx_ciu_mbox_clrx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t bits:32;
-	} s;
-	struct cvmx_ciu_mbox_clrx_s cn30xx;
-	struct cvmx_ciu_mbox_clrx_s cn31xx;
-	struct cvmx_ciu_mbox_clrx_s cn38xx;
-	struct cvmx_ciu_mbox_clrx_s cn38xxp2;
-	struct cvmx_ciu_mbox_clrx_s cn50xx;
-	struct cvmx_ciu_mbox_clrx_s cn52xx;
-	struct cvmx_ciu_mbox_clrx_s cn52xxp1;
-	struct cvmx_ciu_mbox_clrx_s cn56xx;
-	struct cvmx_ciu_mbox_clrx_s cn56xxp1;
-	struct cvmx_ciu_mbox_clrx_s cn58xx;
-	struct cvmx_ciu_mbox_clrx_s cn58xxp1;
-};
-
-union cvmx_ciu_mbox_setx {
-	uint64_t u64;
-	struct cvmx_ciu_mbox_setx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t bits:32;
-	} s;
-	struct cvmx_ciu_mbox_setx_s cn30xx;
-	struct cvmx_ciu_mbox_setx_s cn31xx;
-	struct cvmx_ciu_mbox_setx_s cn38xx;
-	struct cvmx_ciu_mbox_setx_s cn38xxp2;
-	struct cvmx_ciu_mbox_setx_s cn50xx;
-	struct cvmx_ciu_mbox_setx_s cn52xx;
-	struct cvmx_ciu_mbox_setx_s cn52xxp1;
-	struct cvmx_ciu_mbox_setx_s cn56xx;
-	struct cvmx_ciu_mbox_setx_s cn56xxp1;
-	struct cvmx_ciu_mbox_setx_s cn58xx;
-	struct cvmx_ciu_mbox_setx_s cn58xxp1;
-};
-
-union cvmx_ciu_nmi {
-	uint64_t u64;
-	struct cvmx_ciu_nmi_s {
-		uint64_t reserved_16_63:48;
-		uint64_t nmi:16;
-	} s;
-	struct cvmx_ciu_nmi_cn30xx {
-		uint64_t reserved_1_63:63;
-		uint64_t nmi:1;
-	} cn30xx;
-	struct cvmx_ciu_nmi_cn31xx {
-		uint64_t reserved_2_63:62;
-		uint64_t nmi:2;
-	} cn31xx;
-	struct cvmx_ciu_nmi_s cn38xx;
-	struct cvmx_ciu_nmi_s cn38xxp2;
-	struct cvmx_ciu_nmi_cn31xx cn50xx;
-	struct cvmx_ciu_nmi_cn52xx {
-		uint64_t reserved_4_63:60;
-		uint64_t nmi:4;
-	} cn52xx;
-	struct cvmx_ciu_nmi_cn52xx cn52xxp1;
-	struct cvmx_ciu_nmi_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t nmi:12;
-	} cn56xx;
-	struct cvmx_ciu_nmi_cn56xx cn56xxp1;
-	struct cvmx_ciu_nmi_s cn58xx;
-	struct cvmx_ciu_nmi_s cn58xxp1;
-};
-
-union cvmx_ciu_pci_inta {
-	uint64_t u64;
-	struct cvmx_ciu_pci_inta_s {
-		uint64_t reserved_2_63:62;
-		uint64_t intr:2;
-	} s;
-	struct cvmx_ciu_pci_inta_s cn30xx;
-	struct cvmx_ciu_pci_inta_s cn31xx;
-	struct cvmx_ciu_pci_inta_s cn38xx;
-	struct cvmx_ciu_pci_inta_s cn38xxp2;
-	struct cvmx_ciu_pci_inta_s cn50xx;
-	struct cvmx_ciu_pci_inta_s cn52xx;
-	struct cvmx_ciu_pci_inta_s cn52xxp1;
-	struct cvmx_ciu_pci_inta_s cn56xx;
-	struct cvmx_ciu_pci_inta_s cn56xxp1;
-	struct cvmx_ciu_pci_inta_s cn58xx;
-	struct cvmx_ciu_pci_inta_s cn58xxp1;
-};
-
-union cvmx_ciu_pp_dbg {
-	uint64_t u64;
-	struct cvmx_ciu_pp_dbg_s {
-		uint64_t reserved_16_63:48;
-		uint64_t ppdbg:16;
-	} s;
-	struct cvmx_ciu_pp_dbg_cn30xx {
-		uint64_t reserved_1_63:63;
-		uint64_t ppdbg:1;
-	} cn30xx;
-	struct cvmx_ciu_pp_dbg_cn31xx {
-		uint64_t reserved_2_63:62;
-		uint64_t ppdbg:2;
-	} cn31xx;
-	struct cvmx_ciu_pp_dbg_s cn38xx;
-	struct cvmx_ciu_pp_dbg_s cn38xxp2;
-	struct cvmx_ciu_pp_dbg_cn31xx cn50xx;
-	struct cvmx_ciu_pp_dbg_cn52xx {
-		uint64_t reserved_4_63:60;
-		uint64_t ppdbg:4;
-	} cn52xx;
-	struct cvmx_ciu_pp_dbg_cn52xx cn52xxp1;
-	struct cvmx_ciu_pp_dbg_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t ppdbg:12;
-	} cn56xx;
-	struct cvmx_ciu_pp_dbg_cn56xx cn56xxp1;
-	struct cvmx_ciu_pp_dbg_s cn58xx;
-	struct cvmx_ciu_pp_dbg_s cn58xxp1;
-};
-
-union cvmx_ciu_pp_pokex {
-	uint64_t u64;
-	struct cvmx_ciu_pp_pokex_s {
-		uint64_t reserved_0_63:64;
-	} s;
-	struct cvmx_ciu_pp_pokex_s cn30xx;
-	struct cvmx_ciu_pp_pokex_s cn31xx;
-	struct cvmx_ciu_pp_pokex_s cn38xx;
-	struct cvmx_ciu_pp_pokex_s cn38xxp2;
-	struct cvmx_ciu_pp_pokex_s cn50xx;
-	struct cvmx_ciu_pp_pokex_s cn52xx;
-	struct cvmx_ciu_pp_pokex_s cn52xxp1;
-	struct cvmx_ciu_pp_pokex_s cn56xx;
-	struct cvmx_ciu_pp_pokex_s cn56xxp1;
-	struct cvmx_ciu_pp_pokex_s cn58xx;
-	struct cvmx_ciu_pp_pokex_s cn58xxp1;
-};
-
-union cvmx_ciu_pp_rst {
-	uint64_t u64;
-	struct cvmx_ciu_pp_rst_s {
-		uint64_t reserved_16_63:48;
-		uint64_t rst:15;
-		uint64_t rst0:1;
-	} s;
-	struct cvmx_ciu_pp_rst_cn30xx {
-		uint64_t reserved_1_63:63;
-		uint64_t rst0:1;
-	} cn30xx;
-	struct cvmx_ciu_pp_rst_cn31xx {
-		uint64_t reserved_2_63:62;
-		uint64_t rst:1;
-		uint64_t rst0:1;
-	} cn31xx;
-	struct cvmx_ciu_pp_rst_s cn38xx;
-	struct cvmx_ciu_pp_rst_s cn38xxp2;
-	struct cvmx_ciu_pp_rst_cn31xx cn50xx;
-	struct cvmx_ciu_pp_rst_cn52xx {
-		uint64_t reserved_4_63:60;
-		uint64_t rst:3;
-		uint64_t rst0:1;
-	} cn52xx;
-	struct cvmx_ciu_pp_rst_cn52xx cn52xxp1;
-	struct cvmx_ciu_pp_rst_cn56xx {
-		uint64_t reserved_12_63:52;
-		uint64_t rst:11;
-		uint64_t rst0:1;
-	} cn56xx;
-	struct cvmx_ciu_pp_rst_cn56xx cn56xxp1;
-	struct cvmx_ciu_pp_rst_s cn58xx;
-	struct cvmx_ciu_pp_rst_s cn58xxp1;
-};
-
-union cvmx_ciu_qlm_dcok {
-	uint64_t u64;
-	struct cvmx_ciu_qlm_dcok_s {
-		uint64_t reserved_4_63:60;
-		uint64_t qlm_dcok:4;
-	} s;
-	struct cvmx_ciu_qlm_dcok_cn52xx {
-		uint64_t reserved_2_63:62;
-		uint64_t qlm_dcok:2;
-	} cn52xx;
-	struct cvmx_ciu_qlm_dcok_cn52xx cn52xxp1;
-	struct cvmx_ciu_qlm_dcok_s cn56xx;
-	struct cvmx_ciu_qlm_dcok_s cn56xxp1;
-};
-
-union cvmx_ciu_qlm_jtgc {
-	uint64_t u64;
-	struct cvmx_ciu_qlm_jtgc_s {
-		uint64_t reserved_11_63:53;
-		uint64_t clk_div:3;
-		uint64_t reserved_6_7:2;
-		uint64_t mux_sel:2;
-		uint64_t bypass:4;
-	} s;
-	struct cvmx_ciu_qlm_jtgc_cn52xx {
-		uint64_t reserved_11_63:53;
-		uint64_t clk_div:3;
-		uint64_t reserved_5_7:3;
-		uint64_t mux_sel:1;
-		uint64_t reserved_2_3:2;
-		uint64_t bypass:2;
-	} cn52xx;
-	struct cvmx_ciu_qlm_jtgc_cn52xx cn52xxp1;
-	struct cvmx_ciu_qlm_jtgc_s cn56xx;
-	struct cvmx_ciu_qlm_jtgc_s cn56xxp1;
-};
-
-union cvmx_ciu_qlm_jtgd {
-	uint64_t u64;
-	struct cvmx_ciu_qlm_jtgd_s {
-		uint64_t capture:1;
-		uint64_t shift:1;
-		uint64_t update:1;
-		uint64_t reserved_44_60:17;
-		uint64_t select:4;
-		uint64_t reserved_37_39:3;
-		uint64_t shft_cnt:5;
-		uint64_t shft_reg:32;
-	} s;
-	struct cvmx_ciu_qlm_jtgd_cn52xx {
-		uint64_t capture:1;
-		uint64_t shift:1;
-		uint64_t update:1;
-		uint64_t reserved_42_60:19;
-		uint64_t select:2;
-		uint64_t reserved_37_39:3;
-		uint64_t shft_cnt:5;
-		uint64_t shft_reg:32;
-	} cn52xx;
-	struct cvmx_ciu_qlm_jtgd_cn52xx cn52xxp1;
-	struct cvmx_ciu_qlm_jtgd_s cn56xx;
-	struct cvmx_ciu_qlm_jtgd_cn56xxp1 {
-		uint64_t capture:1;
-		uint64_t shift:1;
-		uint64_t update:1;
-		uint64_t reserved_37_60:24;
-		uint64_t shft_cnt:5;
-		uint64_t shft_reg:32;
-	} cn56xxp1;
-};
-
-union cvmx_ciu_soft_bist {
-	uint64_t u64;
-	struct cvmx_ciu_soft_bist_s {
-		uint64_t reserved_1_63:63;
-		uint64_t soft_bist:1;
-	} s;
-	struct cvmx_ciu_soft_bist_s cn30xx;
-	struct cvmx_ciu_soft_bist_s cn31xx;
-	struct cvmx_ciu_soft_bist_s cn38xx;
-	struct cvmx_ciu_soft_bist_s cn38xxp2;
-	struct cvmx_ciu_soft_bist_s cn50xx;
-	struct cvmx_ciu_soft_bist_s cn52xx;
-	struct cvmx_ciu_soft_bist_s cn52xxp1;
-	struct cvmx_ciu_soft_bist_s cn56xx;
-	struct cvmx_ciu_soft_bist_s cn56xxp1;
-	struct cvmx_ciu_soft_bist_s cn58xx;
-	struct cvmx_ciu_soft_bist_s cn58xxp1;
-};
-
-union cvmx_ciu_soft_prst {
-	uint64_t u64;
-	struct cvmx_ciu_soft_prst_s {
-		uint64_t reserved_3_63:61;
-		uint64_t host64:1;
-		uint64_t npi:1;
-		uint64_t soft_prst:1;
-	} s;
-	struct cvmx_ciu_soft_prst_s cn30xx;
-	struct cvmx_ciu_soft_prst_s cn31xx;
-	struct cvmx_ciu_soft_prst_s cn38xx;
-	struct cvmx_ciu_soft_prst_s cn38xxp2;
-	struct cvmx_ciu_soft_prst_s cn50xx;
-	struct cvmx_ciu_soft_prst_cn52xx {
-		uint64_t reserved_1_63:63;
-		uint64_t soft_prst:1;
-	} cn52xx;
-	struct cvmx_ciu_soft_prst_cn52xx cn52xxp1;
-	struct cvmx_ciu_soft_prst_cn52xx cn56xx;
-	struct cvmx_ciu_soft_prst_cn52xx cn56xxp1;
-	struct cvmx_ciu_soft_prst_s cn58xx;
-	struct cvmx_ciu_soft_prst_s cn58xxp1;
-};
-
-union cvmx_ciu_soft_prst1 {
-	uint64_t u64;
-	struct cvmx_ciu_soft_prst1_s {
-		uint64_t reserved_1_63:63;
-		uint64_t soft_prst:1;
-	} s;
-	struct cvmx_ciu_soft_prst1_s cn52xx;
-	struct cvmx_ciu_soft_prst1_s cn52xxp1;
-	struct cvmx_ciu_soft_prst1_s cn56xx;
-	struct cvmx_ciu_soft_prst1_s cn56xxp1;
-};
-
-union cvmx_ciu_soft_rst {
-	uint64_t u64;
-	struct cvmx_ciu_soft_rst_s {
-		uint64_t reserved_1_63:63;
-		uint64_t soft_rst:1;
-	} s;
-	struct cvmx_ciu_soft_rst_s cn30xx;
-	struct cvmx_ciu_soft_rst_s cn31xx;
-	struct cvmx_ciu_soft_rst_s cn38xx;
-	struct cvmx_ciu_soft_rst_s cn38xxp2;
-	struct cvmx_ciu_soft_rst_s cn50xx;
-	struct cvmx_ciu_soft_rst_s cn52xx;
-	struct cvmx_ciu_soft_rst_s cn52xxp1;
-	struct cvmx_ciu_soft_rst_s cn56xx;
-	struct cvmx_ciu_soft_rst_s cn56xxp1;
-	struct cvmx_ciu_soft_rst_s cn58xx;
-	struct cvmx_ciu_soft_rst_s cn58xxp1;
-};
-
-union cvmx_ciu_timx {
-	uint64_t u64;
-	struct cvmx_ciu_timx_s {
-		uint64_t reserved_37_63:27;
-		uint64_t one_shot:1;
-		uint64_t len:36;
-	} s;
-	struct cvmx_ciu_timx_s cn30xx;
-	struct cvmx_ciu_timx_s cn31xx;
-	struct cvmx_ciu_timx_s cn38xx;
-	struct cvmx_ciu_timx_s cn38xxp2;
-	struct cvmx_ciu_timx_s cn50xx;
-	struct cvmx_ciu_timx_s cn52xx;
-	struct cvmx_ciu_timx_s cn52xxp1;
-	struct cvmx_ciu_timx_s cn56xx;
-	struct cvmx_ciu_timx_s cn56xxp1;
-	struct cvmx_ciu_timx_s cn58xx;
-	struct cvmx_ciu_timx_s cn58xxp1;
-};
-
-union cvmx_ciu_wdogx {
-	uint64_t u64;
-	struct cvmx_ciu_wdogx_s {
-		uint64_t reserved_46_63:18;
-		uint64_t gstopen:1;
-		uint64_t dstop:1;
-		uint64_t cnt:24;
-		uint64_t len:16;
-		uint64_t state:2;
-		uint64_t mode:2;
-	} s;
-	struct cvmx_ciu_wdogx_s cn30xx;
-	struct cvmx_ciu_wdogx_s cn31xx;
-	struct cvmx_ciu_wdogx_s cn38xx;
-	struct cvmx_ciu_wdogx_s cn38xxp2;
-	struct cvmx_ciu_wdogx_s cn50xx;
-	struct cvmx_ciu_wdogx_s cn52xx;
-	struct cvmx_ciu_wdogx_s cn52xxp1;
-	struct cvmx_ciu_wdogx_s cn56xx;
-	struct cvmx_ciu_wdogx_s cn56xxp1;
-	struct cvmx_ciu_wdogx_s cn58xx;
-	struct cvmx_ciu_wdogx_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-gpio-defs.h b/arch/mips/include/asm/octeon/cvmx-gpio-defs.h
deleted file mode 100644
index 5fdd6ba..0000000
--- a/arch/mips/include/asm/octeon/cvmx-gpio-defs.h
+++ /dev/null
@@ -1,219 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_GPIO_DEFS_H__
-#define __CVMX_GPIO_DEFS_H__
-
-#define CVMX_GPIO_BIT_CFGX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000800ull + (((offset) & 15) * 8))
-#define CVMX_GPIO_BOOT_ENA \
-	 CVMX_ADD_IO_SEG(0x00010700000008A8ull)
-#define CVMX_GPIO_CLK_GENX(offset) \
-	 CVMX_ADD_IO_SEG(0x00010700000008C0ull + (((offset) & 3) * 8))
-#define CVMX_GPIO_DBG_ENA \
-	 CVMX_ADD_IO_SEG(0x00010700000008A0ull)
-#define CVMX_GPIO_INT_CLR \
-	 CVMX_ADD_IO_SEG(0x0001070000000898ull)
-#define CVMX_GPIO_RX_DAT \
-	 CVMX_ADD_IO_SEG(0x0001070000000880ull)
-#define CVMX_GPIO_TX_CLR \
-	 CVMX_ADD_IO_SEG(0x0001070000000890ull)
-#define CVMX_GPIO_TX_SET \
-	 CVMX_ADD_IO_SEG(0x0001070000000888ull)
-#define CVMX_GPIO_XBIT_CFGX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000000900ull + (((offset) & 31) * 8) - 8 * 16)
-
-union cvmx_gpio_bit_cfgx {
-	uint64_t u64;
-	struct cvmx_gpio_bit_cfgx_s {
-		uint64_t reserved_15_63:49;
-		uint64_t clk_gen:1;
-		uint64_t clk_sel:2;
-		uint64_t fil_sel:4;
-		uint64_t fil_cnt:4;
-		uint64_t int_type:1;
-		uint64_t int_en:1;
-		uint64_t rx_xor:1;
-		uint64_t tx_oe:1;
-	} s;
-	struct cvmx_gpio_bit_cfgx_cn30xx {
-		uint64_t reserved_12_63:52;
-		uint64_t fil_sel:4;
-		uint64_t fil_cnt:4;
-		uint64_t int_type:1;
-		uint64_t int_en:1;
-		uint64_t rx_xor:1;
-		uint64_t tx_oe:1;
-	} cn30xx;
-	struct cvmx_gpio_bit_cfgx_cn30xx cn31xx;
-	struct cvmx_gpio_bit_cfgx_cn30xx cn38xx;
-	struct cvmx_gpio_bit_cfgx_cn30xx cn38xxp2;
-	struct cvmx_gpio_bit_cfgx_cn30xx cn50xx;
-	struct cvmx_gpio_bit_cfgx_s cn52xx;
-	struct cvmx_gpio_bit_cfgx_s cn52xxp1;
-	struct cvmx_gpio_bit_cfgx_s cn56xx;
-	struct cvmx_gpio_bit_cfgx_s cn56xxp1;
-	struct cvmx_gpio_bit_cfgx_cn30xx cn58xx;
-	struct cvmx_gpio_bit_cfgx_cn30xx cn58xxp1;
-};
-
-union cvmx_gpio_boot_ena {
-	uint64_t u64;
-	struct cvmx_gpio_boot_ena_s {
-		uint64_t reserved_12_63:52;
-		uint64_t boot_ena:4;
-		uint64_t reserved_0_7:8;
-	} s;
-	struct cvmx_gpio_boot_ena_s cn30xx;
-	struct cvmx_gpio_boot_ena_s cn31xx;
-	struct cvmx_gpio_boot_ena_s cn50xx;
-};
-
-union cvmx_gpio_clk_genx {
-	uint64_t u64;
-	struct cvmx_gpio_clk_genx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t n:32;
-	} s;
-	struct cvmx_gpio_clk_genx_s cn52xx;
-	struct cvmx_gpio_clk_genx_s cn52xxp1;
-	struct cvmx_gpio_clk_genx_s cn56xx;
-	struct cvmx_gpio_clk_genx_s cn56xxp1;
-};
-
-union cvmx_gpio_dbg_ena {
-	uint64_t u64;
-	struct cvmx_gpio_dbg_ena_s {
-		uint64_t reserved_21_63:43;
-		uint64_t dbg_ena:21;
-	} s;
-	struct cvmx_gpio_dbg_ena_s cn30xx;
-	struct cvmx_gpio_dbg_ena_s cn31xx;
-	struct cvmx_gpio_dbg_ena_s cn50xx;
-};
-
-union cvmx_gpio_int_clr {
-	uint64_t u64;
-	struct cvmx_gpio_int_clr_s {
-		uint64_t reserved_16_63:48;
-		uint64_t type:16;
-	} s;
-	struct cvmx_gpio_int_clr_s cn30xx;
-	struct cvmx_gpio_int_clr_s cn31xx;
-	struct cvmx_gpio_int_clr_s cn38xx;
-	struct cvmx_gpio_int_clr_s cn38xxp2;
-	struct cvmx_gpio_int_clr_s cn50xx;
-	struct cvmx_gpio_int_clr_s cn52xx;
-	struct cvmx_gpio_int_clr_s cn52xxp1;
-	struct cvmx_gpio_int_clr_s cn56xx;
-	struct cvmx_gpio_int_clr_s cn56xxp1;
-	struct cvmx_gpio_int_clr_s cn58xx;
-	struct cvmx_gpio_int_clr_s cn58xxp1;
-};
-
-union cvmx_gpio_rx_dat {
-	uint64_t u64;
-	struct cvmx_gpio_rx_dat_s {
-		uint64_t reserved_24_63:40;
-		uint64_t dat:24;
-	} s;
-	struct cvmx_gpio_rx_dat_s cn30xx;
-	struct cvmx_gpio_rx_dat_s cn31xx;
-	struct cvmx_gpio_rx_dat_cn38xx {
-		uint64_t reserved_16_63:48;
-		uint64_t dat:16;
-	} cn38xx;
-	struct cvmx_gpio_rx_dat_cn38xx cn38xxp2;
-	struct cvmx_gpio_rx_dat_s cn50xx;
-	struct cvmx_gpio_rx_dat_cn38xx cn52xx;
-	struct cvmx_gpio_rx_dat_cn38xx cn52xxp1;
-	struct cvmx_gpio_rx_dat_cn38xx cn56xx;
-	struct cvmx_gpio_rx_dat_cn38xx cn56xxp1;
-	struct cvmx_gpio_rx_dat_cn38xx cn58xx;
-	struct cvmx_gpio_rx_dat_cn38xx cn58xxp1;
-};
-
-union cvmx_gpio_tx_clr {
-	uint64_t u64;
-	struct cvmx_gpio_tx_clr_s {
-		uint64_t reserved_24_63:40;
-		uint64_t clr:24;
-	} s;
-	struct cvmx_gpio_tx_clr_s cn30xx;
-	struct cvmx_gpio_tx_clr_s cn31xx;
-	struct cvmx_gpio_tx_clr_cn38xx {
-		uint64_t reserved_16_63:48;
-		uint64_t clr:16;
-	} cn38xx;
-	struct cvmx_gpio_tx_clr_cn38xx cn38xxp2;
-	struct cvmx_gpio_tx_clr_s cn50xx;
-	struct cvmx_gpio_tx_clr_cn38xx cn52xx;
-	struct cvmx_gpio_tx_clr_cn38xx cn52xxp1;
-	struct cvmx_gpio_tx_clr_cn38xx cn56xx;
-	struct cvmx_gpio_tx_clr_cn38xx cn56xxp1;
-	struct cvmx_gpio_tx_clr_cn38xx cn58xx;
-	struct cvmx_gpio_tx_clr_cn38xx cn58xxp1;
-};
-
-union cvmx_gpio_tx_set {
-	uint64_t u64;
-	struct cvmx_gpio_tx_set_s {
-		uint64_t reserved_24_63:40;
-		uint64_t set:24;
-	} s;
-	struct cvmx_gpio_tx_set_s cn30xx;
-	struct cvmx_gpio_tx_set_s cn31xx;
-	struct cvmx_gpio_tx_set_cn38xx {
-		uint64_t reserved_16_63:48;
-		uint64_t set:16;
-	} cn38xx;
-	struct cvmx_gpio_tx_set_cn38xx cn38xxp2;
-	struct cvmx_gpio_tx_set_s cn50xx;
-	struct cvmx_gpio_tx_set_cn38xx cn52xx;
-	struct cvmx_gpio_tx_set_cn38xx cn52xxp1;
-	struct cvmx_gpio_tx_set_cn38xx cn56xx;
-	struct cvmx_gpio_tx_set_cn38xx cn56xxp1;
-	struct cvmx_gpio_tx_set_cn38xx cn58xx;
-	struct cvmx_gpio_tx_set_cn38xx cn58xxp1;
-};
-
-union cvmx_gpio_xbit_cfgx {
-	uint64_t u64;
-	struct cvmx_gpio_xbit_cfgx_s {
-		uint64_t reserved_12_63:52;
-		uint64_t fil_sel:4;
-		uint64_t fil_cnt:4;
-		uint64_t reserved_2_3:2;
-		uint64_t rx_xor:1;
-		uint64_t tx_oe:1;
-	} s;
-	struct cvmx_gpio_xbit_cfgx_s cn30xx;
-	struct cvmx_gpio_xbit_cfgx_s cn31xx;
-	struct cvmx_gpio_xbit_cfgx_s cn50xx;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-helper-errata.h b/arch/mips/include/asm/octeon/cvmx-helper-errata.h
deleted file mode 100644
index 5fc9918..0000000
--- a/arch/mips/include/asm/octeon/cvmx-helper-errata.h
+++ /dev/null
@@ -1,33 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_HELPER_ERRATA_H__
-#define __CVMX_HELPER_ERRATA_H__
-
-extern void __cvmx_helper_errata_qlm_disable_2nd_order_cdr(int qlm);
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-helper-jtag.h b/arch/mips/include/asm/octeon/cvmx-helper-jtag.h
deleted file mode 100644
index 29f016d..0000000
--- a/arch/mips/include/asm/octeon/cvmx-helper-jtag.h
+++ /dev/null
@@ -1,43 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/**
- * @file
- *
- *  Helper utilities for qlm_jtag.
- *
- */
-
-#ifndef __CVMX_HELPER_JTAG_H__
-#define __CVMX_HELPER_JTAG_H__
-
-extern void cvmx_helper_qlm_jtag_init(void);
-extern uint32_t cvmx_helper_qlm_jtag_shift(int qlm, int bits, uint32_t data);
-extern void cvmx_helper_qlm_jtag_shift_zeros(int qlm, int bits);
-extern void cvmx_helper_qlm_jtag_update(int qlm);
-
-#endif /* __CVMX_HELPER_JTAG_H__ */
diff --git a/arch/mips/include/asm/octeon/cvmx-iob-defs.h b/arch/mips/include/asm/octeon/cvmx-iob-defs.h
deleted file mode 100644
index 0ee36ba..0000000
--- a/arch/mips/include/asm/octeon/cvmx-iob-defs.h
+++ /dev/null
@@ -1,530 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_IOB_DEFS_H__
-#define __CVMX_IOB_DEFS_H__
-
-#define CVMX_IOB_BIST_STATUS \
-	 CVMX_ADD_IO_SEG(0x00011800F00007F8ull)
-#define CVMX_IOB_CTL_STATUS \
-	 CVMX_ADD_IO_SEG(0x00011800F0000050ull)
-#define CVMX_IOB_DWB_PRI_CNT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000028ull)
-#define CVMX_IOB_FAU_TIMEOUT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000000ull)
-#define CVMX_IOB_I2C_PRI_CNT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000010ull)
-#define CVMX_IOB_INB_CONTROL_MATCH \
-	 CVMX_ADD_IO_SEG(0x00011800F0000078ull)
-#define CVMX_IOB_INB_CONTROL_MATCH_ENB \
-	 CVMX_ADD_IO_SEG(0x00011800F0000088ull)
-#define CVMX_IOB_INB_DATA_MATCH \
-	 CVMX_ADD_IO_SEG(0x00011800F0000070ull)
-#define CVMX_IOB_INB_DATA_MATCH_ENB \
-	 CVMX_ADD_IO_SEG(0x00011800F0000080ull)
-#define CVMX_IOB_INT_ENB \
-	 CVMX_ADD_IO_SEG(0x00011800F0000060ull)
-#define CVMX_IOB_INT_SUM \
-	 CVMX_ADD_IO_SEG(0x00011800F0000058ull)
-#define CVMX_IOB_N2C_L2C_PRI_CNT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000020ull)
-#define CVMX_IOB_N2C_RSP_PRI_CNT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000008ull)
-#define CVMX_IOB_OUTB_COM_PRI_CNT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000040ull)
-#define CVMX_IOB_OUTB_CONTROL_MATCH \
-	 CVMX_ADD_IO_SEG(0x00011800F0000098ull)
-#define CVMX_IOB_OUTB_CONTROL_MATCH_ENB \
-	 CVMX_ADD_IO_SEG(0x00011800F00000A8ull)
-#define CVMX_IOB_OUTB_DATA_MATCH \
-	 CVMX_ADD_IO_SEG(0x00011800F0000090ull)
-#define CVMX_IOB_OUTB_DATA_MATCH_ENB \
-	 CVMX_ADD_IO_SEG(0x00011800F00000A0ull)
-#define CVMX_IOB_OUTB_FPA_PRI_CNT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000048ull)
-#define CVMX_IOB_OUTB_REQ_PRI_CNT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000038ull)
-#define CVMX_IOB_P2C_REQ_PRI_CNT \
-	 CVMX_ADD_IO_SEG(0x00011800F0000018ull)
-#define CVMX_IOB_PKT_ERR \
-	 CVMX_ADD_IO_SEG(0x00011800F0000068ull)
-
-union cvmx_iob_bist_status {
-	uint64_t u64;
-	struct cvmx_iob_bist_status_s {
-		uint64_t reserved_18_63:46;
-		uint64_t icnrcb:1;
-		uint64_t icr0:1;
-		uint64_t icr1:1;
-		uint64_t icnr1:1;
-		uint64_t icnr0:1;
-		uint64_t ibdr0:1;
-		uint64_t ibdr1:1;
-		uint64_t ibr0:1;
-		uint64_t ibr1:1;
-		uint64_t icnrt:1;
-		uint64_t ibrq0:1;
-		uint64_t ibrq1:1;
-		uint64_t icrn0:1;
-		uint64_t icrn1:1;
-		uint64_t icrp0:1;
-		uint64_t icrp1:1;
-		uint64_t ibd:1;
-		uint64_t icd:1;
-	} s;
-	struct cvmx_iob_bist_status_s cn30xx;
-	struct cvmx_iob_bist_status_s cn31xx;
-	struct cvmx_iob_bist_status_s cn38xx;
-	struct cvmx_iob_bist_status_s cn38xxp2;
-	struct cvmx_iob_bist_status_s cn50xx;
-	struct cvmx_iob_bist_status_s cn52xx;
-	struct cvmx_iob_bist_status_s cn52xxp1;
-	struct cvmx_iob_bist_status_s cn56xx;
-	struct cvmx_iob_bist_status_s cn56xxp1;
-	struct cvmx_iob_bist_status_s cn58xx;
-	struct cvmx_iob_bist_status_s cn58xxp1;
-};
-
-union cvmx_iob_ctl_status {
-	uint64_t u64;
-	struct cvmx_iob_ctl_status_s {
-		uint64_t reserved_5_63:59;
-		uint64_t outb_mat:1;
-		uint64_t inb_mat:1;
-		uint64_t pko_enb:1;
-		uint64_t dwb_enb:1;
-		uint64_t fau_end:1;
-	} s;
-	struct cvmx_iob_ctl_status_s cn30xx;
-	struct cvmx_iob_ctl_status_s cn31xx;
-	struct cvmx_iob_ctl_status_s cn38xx;
-	struct cvmx_iob_ctl_status_s cn38xxp2;
-	struct cvmx_iob_ctl_status_s cn50xx;
-	struct cvmx_iob_ctl_status_s cn52xx;
-	struct cvmx_iob_ctl_status_s cn52xxp1;
-	struct cvmx_iob_ctl_status_s cn56xx;
-	struct cvmx_iob_ctl_status_s cn56xxp1;
-	struct cvmx_iob_ctl_status_s cn58xx;
-	struct cvmx_iob_ctl_status_s cn58xxp1;
-};
-
-union cvmx_iob_dwb_pri_cnt {
-	uint64_t u64;
-	struct cvmx_iob_dwb_pri_cnt_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt_enb:1;
-		uint64_t cnt_val:15;
-	} s;
-	struct cvmx_iob_dwb_pri_cnt_s cn38xx;
-	struct cvmx_iob_dwb_pri_cnt_s cn38xxp2;
-	struct cvmx_iob_dwb_pri_cnt_s cn52xx;
-	struct cvmx_iob_dwb_pri_cnt_s cn52xxp1;
-	struct cvmx_iob_dwb_pri_cnt_s cn56xx;
-	struct cvmx_iob_dwb_pri_cnt_s cn56xxp1;
-	struct cvmx_iob_dwb_pri_cnt_s cn58xx;
-	struct cvmx_iob_dwb_pri_cnt_s cn58xxp1;
-};
-
-union cvmx_iob_fau_timeout {
-	uint64_t u64;
-	struct cvmx_iob_fau_timeout_s {
-		uint64_t reserved_13_63:51;
-		uint64_t tout_enb:1;
-		uint64_t tout_val:12;
-	} s;
-	struct cvmx_iob_fau_timeout_s cn30xx;
-	struct cvmx_iob_fau_timeout_s cn31xx;
-	struct cvmx_iob_fau_timeout_s cn38xx;
-	struct cvmx_iob_fau_timeout_s cn38xxp2;
-	struct cvmx_iob_fau_timeout_s cn50xx;
-	struct cvmx_iob_fau_timeout_s cn52xx;
-	struct cvmx_iob_fau_timeout_s cn52xxp1;
-	struct cvmx_iob_fau_timeout_s cn56xx;
-	struct cvmx_iob_fau_timeout_s cn56xxp1;
-	struct cvmx_iob_fau_timeout_s cn58xx;
-	struct cvmx_iob_fau_timeout_s cn58xxp1;
-};
-
-union cvmx_iob_i2c_pri_cnt {
-	uint64_t u64;
-	struct cvmx_iob_i2c_pri_cnt_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt_enb:1;
-		uint64_t cnt_val:15;
-	} s;
-	struct cvmx_iob_i2c_pri_cnt_s cn38xx;
-	struct cvmx_iob_i2c_pri_cnt_s cn38xxp2;
-	struct cvmx_iob_i2c_pri_cnt_s cn52xx;
-	struct cvmx_iob_i2c_pri_cnt_s cn52xxp1;
-	struct cvmx_iob_i2c_pri_cnt_s cn56xx;
-	struct cvmx_iob_i2c_pri_cnt_s cn56xxp1;
-	struct cvmx_iob_i2c_pri_cnt_s cn58xx;
-	struct cvmx_iob_i2c_pri_cnt_s cn58xxp1;
-};
-
-union cvmx_iob_inb_control_match {
-	uint64_t u64;
-	struct cvmx_iob_inb_control_match_s {
-		uint64_t reserved_29_63:35;
-		uint64_t mask:8;
-		uint64_t opc:4;
-		uint64_t dst:9;
-		uint64_t src:8;
-	} s;
-	struct cvmx_iob_inb_control_match_s cn30xx;
-	struct cvmx_iob_inb_control_match_s cn31xx;
-	struct cvmx_iob_inb_control_match_s cn38xx;
-	struct cvmx_iob_inb_control_match_s cn38xxp2;
-	struct cvmx_iob_inb_control_match_s cn50xx;
-	struct cvmx_iob_inb_control_match_s cn52xx;
-	struct cvmx_iob_inb_control_match_s cn52xxp1;
-	struct cvmx_iob_inb_control_match_s cn56xx;
-	struct cvmx_iob_inb_control_match_s cn56xxp1;
-	struct cvmx_iob_inb_control_match_s cn58xx;
-	struct cvmx_iob_inb_control_match_s cn58xxp1;
-};
-
-union cvmx_iob_inb_control_match_enb {
-	uint64_t u64;
-	struct cvmx_iob_inb_control_match_enb_s {
-		uint64_t reserved_29_63:35;
-		uint64_t mask:8;
-		uint64_t opc:4;
-		uint64_t dst:9;
-		uint64_t src:8;
-	} s;
-	struct cvmx_iob_inb_control_match_enb_s cn30xx;
-	struct cvmx_iob_inb_control_match_enb_s cn31xx;
-	struct cvmx_iob_inb_control_match_enb_s cn38xx;
-	struct cvmx_iob_inb_control_match_enb_s cn38xxp2;
-	struct cvmx_iob_inb_control_match_enb_s cn50xx;
-	struct cvmx_iob_inb_control_match_enb_s cn52xx;
-	struct cvmx_iob_inb_control_match_enb_s cn52xxp1;
-	struct cvmx_iob_inb_control_match_enb_s cn56xx;
-	struct cvmx_iob_inb_control_match_enb_s cn56xxp1;
-	struct cvmx_iob_inb_control_match_enb_s cn58xx;
-	struct cvmx_iob_inb_control_match_enb_s cn58xxp1;
-};
-
-union cvmx_iob_inb_data_match {
-	uint64_t u64;
-	struct cvmx_iob_inb_data_match_s {
-		uint64_t data:64;
-	} s;
-	struct cvmx_iob_inb_data_match_s cn30xx;
-	struct cvmx_iob_inb_data_match_s cn31xx;
-	struct cvmx_iob_inb_data_match_s cn38xx;
-	struct cvmx_iob_inb_data_match_s cn38xxp2;
-	struct cvmx_iob_inb_data_match_s cn50xx;
-	struct cvmx_iob_inb_data_match_s cn52xx;
-	struct cvmx_iob_inb_data_match_s cn52xxp1;
-	struct cvmx_iob_inb_data_match_s cn56xx;
-	struct cvmx_iob_inb_data_match_s cn56xxp1;
-	struct cvmx_iob_inb_data_match_s cn58xx;
-	struct cvmx_iob_inb_data_match_s cn58xxp1;
-};
-
-union cvmx_iob_inb_data_match_enb {
-	uint64_t u64;
-	struct cvmx_iob_inb_data_match_enb_s {
-		uint64_t data:64;
-	} s;
-	struct cvmx_iob_inb_data_match_enb_s cn30xx;
-	struct cvmx_iob_inb_data_match_enb_s cn31xx;
-	struct cvmx_iob_inb_data_match_enb_s cn38xx;
-	struct cvmx_iob_inb_data_match_enb_s cn38xxp2;
-	struct cvmx_iob_inb_data_match_enb_s cn50xx;
-	struct cvmx_iob_inb_data_match_enb_s cn52xx;
-	struct cvmx_iob_inb_data_match_enb_s cn52xxp1;
-	struct cvmx_iob_inb_data_match_enb_s cn56xx;
-	struct cvmx_iob_inb_data_match_enb_s cn56xxp1;
-	struct cvmx_iob_inb_data_match_enb_s cn58xx;
-	struct cvmx_iob_inb_data_match_enb_s cn58xxp1;
-};
-
-union cvmx_iob_int_enb {
-	uint64_t u64;
-	struct cvmx_iob_int_enb_s {
-		uint64_t reserved_6_63:58;
-		uint64_t p_dat:1;
-		uint64_t np_dat:1;
-		uint64_t p_eop:1;
-		uint64_t p_sop:1;
-		uint64_t np_eop:1;
-		uint64_t np_sop:1;
-	} s;
-	struct cvmx_iob_int_enb_cn30xx {
-		uint64_t reserved_4_63:60;
-		uint64_t p_eop:1;
-		uint64_t p_sop:1;
-		uint64_t np_eop:1;
-		uint64_t np_sop:1;
-	} cn30xx;
-	struct cvmx_iob_int_enb_cn30xx cn31xx;
-	struct cvmx_iob_int_enb_cn30xx cn38xx;
-	struct cvmx_iob_int_enb_cn30xx cn38xxp2;
-	struct cvmx_iob_int_enb_s cn50xx;
-	struct cvmx_iob_int_enb_s cn52xx;
-	struct cvmx_iob_int_enb_s cn52xxp1;
-	struct cvmx_iob_int_enb_s cn56xx;
-	struct cvmx_iob_int_enb_s cn56xxp1;
-	struct cvmx_iob_int_enb_s cn58xx;
-	struct cvmx_iob_int_enb_s cn58xxp1;
-};
-
-union cvmx_iob_int_sum {
-	uint64_t u64;
-	struct cvmx_iob_int_sum_s {
-		uint64_t reserved_6_63:58;
-		uint64_t p_dat:1;
-		uint64_t np_dat:1;
-		uint64_t p_eop:1;
-		uint64_t p_sop:1;
-		uint64_t np_eop:1;
-		uint64_t np_sop:1;
-	} s;
-	struct cvmx_iob_int_sum_cn30xx {
-		uint64_t reserved_4_63:60;
-		uint64_t p_eop:1;
-		uint64_t p_sop:1;
-		uint64_t np_eop:1;
-		uint64_t np_sop:1;
-	} cn30xx;
-	struct cvmx_iob_int_sum_cn30xx cn31xx;
-	struct cvmx_iob_int_sum_cn30xx cn38xx;
-	struct cvmx_iob_int_sum_cn30xx cn38xxp2;
-	struct cvmx_iob_int_sum_s cn50xx;
-	struct cvmx_iob_int_sum_s cn52xx;
-	struct cvmx_iob_int_sum_s cn52xxp1;
-	struct cvmx_iob_int_sum_s cn56xx;
-	struct cvmx_iob_int_sum_s cn56xxp1;
-	struct cvmx_iob_int_sum_s cn58xx;
-	struct cvmx_iob_int_sum_s cn58xxp1;
-};
-
-union cvmx_iob_n2c_l2c_pri_cnt {
-	uint64_t u64;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt_enb:1;
-		uint64_t cnt_val:15;
-	} s;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s cn38xx;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s cn38xxp2;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s cn52xx;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s cn52xxp1;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s cn56xx;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s cn56xxp1;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s cn58xx;
-	struct cvmx_iob_n2c_l2c_pri_cnt_s cn58xxp1;
-};
-
-union cvmx_iob_n2c_rsp_pri_cnt {
-	uint64_t u64;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt_enb:1;
-		uint64_t cnt_val:15;
-	} s;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s cn38xx;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s cn38xxp2;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s cn52xx;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s cn52xxp1;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s cn56xx;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s cn56xxp1;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s cn58xx;
-	struct cvmx_iob_n2c_rsp_pri_cnt_s cn58xxp1;
-};
-
-union cvmx_iob_outb_com_pri_cnt {
-	uint64_t u64;
-	struct cvmx_iob_outb_com_pri_cnt_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt_enb:1;
-		uint64_t cnt_val:15;
-	} s;
-	struct cvmx_iob_outb_com_pri_cnt_s cn38xx;
-	struct cvmx_iob_outb_com_pri_cnt_s cn38xxp2;
-	struct cvmx_iob_outb_com_pri_cnt_s cn52xx;
-	struct cvmx_iob_outb_com_pri_cnt_s cn52xxp1;
-	struct cvmx_iob_outb_com_pri_cnt_s cn56xx;
-	struct cvmx_iob_outb_com_pri_cnt_s cn56xxp1;
-	struct cvmx_iob_outb_com_pri_cnt_s cn58xx;
-	struct cvmx_iob_outb_com_pri_cnt_s cn58xxp1;
-};
-
-union cvmx_iob_outb_control_match {
-	uint64_t u64;
-	struct cvmx_iob_outb_control_match_s {
-		uint64_t reserved_26_63:38;
-		uint64_t mask:8;
-		uint64_t eot:1;
-		uint64_t dst:8;
-		uint64_t src:9;
-	} s;
-	struct cvmx_iob_outb_control_match_s cn30xx;
-	struct cvmx_iob_outb_control_match_s cn31xx;
-	struct cvmx_iob_outb_control_match_s cn38xx;
-	struct cvmx_iob_outb_control_match_s cn38xxp2;
-	struct cvmx_iob_outb_control_match_s cn50xx;
-	struct cvmx_iob_outb_control_match_s cn52xx;
-	struct cvmx_iob_outb_control_match_s cn52xxp1;
-	struct cvmx_iob_outb_control_match_s cn56xx;
-	struct cvmx_iob_outb_control_match_s cn56xxp1;
-	struct cvmx_iob_outb_control_match_s cn58xx;
-	struct cvmx_iob_outb_control_match_s cn58xxp1;
-};
-
-union cvmx_iob_outb_control_match_enb {
-	uint64_t u64;
-	struct cvmx_iob_outb_control_match_enb_s {
-		uint64_t reserved_26_63:38;
-		uint64_t mask:8;
-		uint64_t eot:1;
-		uint64_t dst:8;
-		uint64_t src:9;
-	} s;
-	struct cvmx_iob_outb_control_match_enb_s cn30xx;
-	struct cvmx_iob_outb_control_match_enb_s cn31xx;
-	struct cvmx_iob_outb_control_match_enb_s cn38xx;
-	struct cvmx_iob_outb_control_match_enb_s cn38xxp2;
-	struct cvmx_iob_outb_control_match_enb_s cn50xx;
-	struct cvmx_iob_outb_control_match_enb_s cn52xx;
-	struct cvmx_iob_outb_control_match_enb_s cn52xxp1;
-	struct cvmx_iob_outb_control_match_enb_s cn56xx;
-	struct cvmx_iob_outb_control_match_enb_s cn56xxp1;
-	struct cvmx_iob_outb_control_match_enb_s cn58xx;
-	struct cvmx_iob_outb_control_match_enb_s cn58xxp1;
-};
-
-union cvmx_iob_outb_data_match {
-	uint64_t u64;
-	struct cvmx_iob_outb_data_match_s {
-		uint64_t data:64;
-	} s;
-	struct cvmx_iob_outb_data_match_s cn30xx;
-	struct cvmx_iob_outb_data_match_s cn31xx;
-	struct cvmx_iob_outb_data_match_s cn38xx;
-	struct cvmx_iob_outb_data_match_s cn38xxp2;
-	struct cvmx_iob_outb_data_match_s cn50xx;
-	struct cvmx_iob_outb_data_match_s cn52xx;
-	struct cvmx_iob_outb_data_match_s cn52xxp1;
-	struct cvmx_iob_outb_data_match_s cn56xx;
-	struct cvmx_iob_outb_data_match_s cn56xxp1;
-	struct cvmx_iob_outb_data_match_s cn58xx;
-	struct cvmx_iob_outb_data_match_s cn58xxp1;
-};
-
-union cvmx_iob_outb_data_match_enb {
-	uint64_t u64;
-	struct cvmx_iob_outb_data_match_enb_s {
-		uint64_t data:64;
-	} s;
-	struct cvmx_iob_outb_data_match_enb_s cn30xx;
-	struct cvmx_iob_outb_data_match_enb_s cn31xx;
-	struct cvmx_iob_outb_data_match_enb_s cn38xx;
-	struct cvmx_iob_outb_data_match_enb_s cn38xxp2;
-	struct cvmx_iob_outb_data_match_enb_s cn50xx;
-	struct cvmx_iob_outb_data_match_enb_s cn52xx;
-	struct cvmx_iob_outb_data_match_enb_s cn52xxp1;
-	struct cvmx_iob_outb_data_match_enb_s cn56xx;
-	struct cvmx_iob_outb_data_match_enb_s cn56xxp1;
-	struct cvmx_iob_outb_data_match_enb_s cn58xx;
-	struct cvmx_iob_outb_data_match_enb_s cn58xxp1;
-};
-
-union cvmx_iob_outb_fpa_pri_cnt {
-	uint64_t u64;
-	struct cvmx_iob_outb_fpa_pri_cnt_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt_enb:1;
-		uint64_t cnt_val:15;
-	} s;
-	struct cvmx_iob_outb_fpa_pri_cnt_s cn38xx;
-	struct cvmx_iob_outb_fpa_pri_cnt_s cn38xxp2;
-	struct cvmx_iob_outb_fpa_pri_cnt_s cn52xx;
-	struct cvmx_iob_outb_fpa_pri_cnt_s cn52xxp1;
-	struct cvmx_iob_outb_fpa_pri_cnt_s cn56xx;
-	struct cvmx_iob_outb_fpa_pri_cnt_s cn56xxp1;
-	struct cvmx_iob_outb_fpa_pri_cnt_s cn58xx;
-	struct cvmx_iob_outb_fpa_pri_cnt_s cn58xxp1;
-};
-
-union cvmx_iob_outb_req_pri_cnt {
-	uint64_t u64;
-	struct cvmx_iob_outb_req_pri_cnt_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt_enb:1;
-		uint64_t cnt_val:15;
-	} s;
-	struct cvmx_iob_outb_req_pri_cnt_s cn38xx;
-	struct cvmx_iob_outb_req_pri_cnt_s cn38xxp2;
-	struct cvmx_iob_outb_req_pri_cnt_s cn52xx;
-	struct cvmx_iob_outb_req_pri_cnt_s cn52xxp1;
-	struct cvmx_iob_outb_req_pri_cnt_s cn56xx;
-	struct cvmx_iob_outb_req_pri_cnt_s cn56xxp1;
-	struct cvmx_iob_outb_req_pri_cnt_s cn58xx;
-	struct cvmx_iob_outb_req_pri_cnt_s cn58xxp1;
-};
-
-union cvmx_iob_p2c_req_pri_cnt {
-	uint64_t u64;
-	struct cvmx_iob_p2c_req_pri_cnt_s {
-		uint64_t reserved_16_63:48;
-		uint64_t cnt_enb:1;
-		uint64_t cnt_val:15;
-	} s;
-	struct cvmx_iob_p2c_req_pri_cnt_s cn38xx;
-	struct cvmx_iob_p2c_req_pri_cnt_s cn38xxp2;
-	struct cvmx_iob_p2c_req_pri_cnt_s cn52xx;
-	struct cvmx_iob_p2c_req_pri_cnt_s cn52xxp1;
-	struct cvmx_iob_p2c_req_pri_cnt_s cn56xx;
-	struct cvmx_iob_p2c_req_pri_cnt_s cn56xxp1;
-	struct cvmx_iob_p2c_req_pri_cnt_s cn58xx;
-	struct cvmx_iob_p2c_req_pri_cnt_s cn58xxp1;
-};
-
-union cvmx_iob_pkt_err {
-	uint64_t u64;
-	struct cvmx_iob_pkt_err_s {
-		uint64_t reserved_6_63:58;
-		uint64_t port:6;
-	} s;
-	struct cvmx_iob_pkt_err_s cn30xx;
-	struct cvmx_iob_pkt_err_s cn31xx;
-	struct cvmx_iob_pkt_err_s cn38xx;
-	struct cvmx_iob_pkt_err_s cn38xxp2;
-	struct cvmx_iob_pkt_err_s cn50xx;
-	struct cvmx_iob_pkt_err_s cn52xx;
-	struct cvmx_iob_pkt_err_s cn52xxp1;
-	struct cvmx_iob_pkt_err_s cn56xx;
-	struct cvmx_iob_pkt_err_s cn56xxp1;
-	struct cvmx_iob_pkt_err_s cn58xx;
-	struct cvmx_iob_pkt_err_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-ipd-defs.h b/arch/mips/include/asm/octeon/cvmx-ipd-defs.h
deleted file mode 100644
index f8b8fc6..0000000
--- a/arch/mips/include/asm/octeon/cvmx-ipd-defs.h
+++ /dev/null
@@ -1,877 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_IPD_DEFS_H__
-#define __CVMX_IPD_DEFS_H__
-
-#define CVMX_IPD_1ST_MBUFF_SKIP \
-	 CVMX_ADD_IO_SEG(0x00014F0000000000ull)
-#define CVMX_IPD_1st_NEXT_PTR_BACK \
-	 CVMX_ADD_IO_SEG(0x00014F0000000150ull)
-#define CVMX_IPD_2nd_NEXT_PTR_BACK \
-	 CVMX_ADD_IO_SEG(0x00014F0000000158ull)
-#define CVMX_IPD_BIST_STATUS \
-	 CVMX_ADD_IO_SEG(0x00014F00000007F8ull)
-#define CVMX_IPD_BP_PRT_RED_END \
-	 CVMX_ADD_IO_SEG(0x00014F0000000328ull)
-#define CVMX_IPD_CLK_COUNT \
-	 CVMX_ADD_IO_SEG(0x00014F0000000338ull)
-#define CVMX_IPD_CTL_STATUS \
-	 CVMX_ADD_IO_SEG(0x00014F0000000018ull)
-#define CVMX_IPD_INT_ENB \
-	 CVMX_ADD_IO_SEG(0x00014F0000000160ull)
-#define CVMX_IPD_INT_SUM \
-	 CVMX_ADD_IO_SEG(0x00014F0000000168ull)
-#define CVMX_IPD_NOT_1ST_MBUFF_SKIP \
-	 CVMX_ADD_IO_SEG(0x00014F0000000008ull)
-#define CVMX_IPD_PACKET_MBUFF_SIZE \
-	 CVMX_ADD_IO_SEG(0x00014F0000000010ull)
-#define CVMX_IPD_PKT_PTR_VALID \
-	 CVMX_ADD_IO_SEG(0x00014F0000000358ull)
-#define CVMX_IPD_PORTX_BP_PAGE_CNT(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F0000000028ull + (((offset) & 63) * 8))
-#define CVMX_IPD_PORTX_BP_PAGE_CNT2(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F0000000368ull + (((offset) & 63) * 8) - 8 * 36)
-#define CVMX_IPD_PORT_BP_COUNTERS2_PAIRX(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F0000000388ull + (((offset) & 63) * 8) - 8 * 36)
-#define CVMX_IPD_PORT_BP_COUNTERS_PAIRX(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F00000001B8ull + (((offset) & 63) * 8))
-#define CVMX_IPD_PORT_QOS_INTX(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F0000000808ull + (((offset) & 7) * 8))
-#define CVMX_IPD_PORT_QOS_INT_ENBX(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F0000000848ull + (((offset) & 7) * 8))
-#define CVMX_IPD_PORT_QOS_X_CNT(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F0000000888ull + (((offset) & 511) * 8))
-#define CVMX_IPD_PRC_HOLD_PTR_FIFO_CTL \
-	 CVMX_ADD_IO_SEG(0x00014F0000000348ull)
-#define CVMX_IPD_PRC_PORT_PTR_FIFO_CTL \
-	 CVMX_ADD_IO_SEG(0x00014F0000000350ull)
-#define CVMX_IPD_PTR_COUNT \
-	 CVMX_ADD_IO_SEG(0x00014F0000000320ull)
-#define CVMX_IPD_PWP_PTR_FIFO_CTL \
-	 CVMX_ADD_IO_SEG(0x00014F0000000340ull)
-#define CVMX_IPD_QOS0_RED_MARKS \
-	 CVMX_ADD_IO_SEG(0x00014F0000000178ull)
-#define CVMX_IPD_QOS1_RED_MARKS \
-	 CVMX_ADD_IO_SEG(0x00014F0000000180ull)
-#define CVMX_IPD_QOS2_RED_MARKS \
-	 CVMX_ADD_IO_SEG(0x00014F0000000188ull)
-#define CVMX_IPD_QOS3_RED_MARKS \
-	 CVMX_ADD_IO_SEG(0x00014F0000000190ull)
-#define CVMX_IPD_QOS4_RED_MARKS \
-	 CVMX_ADD_IO_SEG(0x00014F0000000198ull)
-#define CVMX_IPD_QOS5_RED_MARKS \
-	 CVMX_ADD_IO_SEG(0x00014F00000001A0ull)
-#define CVMX_IPD_QOS6_RED_MARKS \
-	 CVMX_ADD_IO_SEG(0x00014F00000001A8ull)
-#define CVMX_IPD_QOS7_RED_MARKS \
-	 CVMX_ADD_IO_SEG(0x00014F00000001B0ull)
-#define CVMX_IPD_QOSX_RED_MARKS(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F0000000178ull + (((offset) & 7) * 8))
-#define CVMX_IPD_QUE0_FREE_PAGE_CNT \
-	 CVMX_ADD_IO_SEG(0x00014F0000000330ull)
-#define CVMX_IPD_RED_PORT_ENABLE \
-	 CVMX_ADD_IO_SEG(0x00014F00000002D8ull)
-#define CVMX_IPD_RED_PORT_ENABLE2 \
-	 CVMX_ADD_IO_SEG(0x00014F00000003A8ull)
-#define CVMX_IPD_RED_QUE0_PARAM \
-	 CVMX_ADD_IO_SEG(0x00014F00000002E0ull)
-#define CVMX_IPD_RED_QUE1_PARAM \
-	 CVMX_ADD_IO_SEG(0x00014F00000002E8ull)
-#define CVMX_IPD_RED_QUE2_PARAM \
-	 CVMX_ADD_IO_SEG(0x00014F00000002F0ull)
-#define CVMX_IPD_RED_QUE3_PARAM \
-	 CVMX_ADD_IO_SEG(0x00014F00000002F8ull)
-#define CVMX_IPD_RED_QUE4_PARAM \
-	 CVMX_ADD_IO_SEG(0x00014F0000000300ull)
-#define CVMX_IPD_RED_QUE5_PARAM \
-	 CVMX_ADD_IO_SEG(0x00014F0000000308ull)
-#define CVMX_IPD_RED_QUE6_PARAM \
-	 CVMX_ADD_IO_SEG(0x00014F0000000310ull)
-#define CVMX_IPD_RED_QUE7_PARAM \
-	 CVMX_ADD_IO_SEG(0x00014F0000000318ull)
-#define CVMX_IPD_RED_QUEX_PARAM(offset) \
-	 CVMX_ADD_IO_SEG(0x00014F00000002E0ull + (((offset) & 7) * 8))
-#define CVMX_IPD_SUB_PORT_BP_PAGE_CNT \
-	 CVMX_ADD_IO_SEG(0x00014F0000000148ull)
-#define CVMX_IPD_SUB_PORT_FCS \
-	 CVMX_ADD_IO_SEG(0x00014F0000000170ull)
-#define CVMX_IPD_SUB_PORT_QOS_CNT \
-	 CVMX_ADD_IO_SEG(0x00014F0000000800ull)
-#define CVMX_IPD_WQE_FPA_QUEUE \
-	 CVMX_ADD_IO_SEG(0x00014F0000000020ull)
-#define CVMX_IPD_WQE_PTR_VALID \
-	 CVMX_ADD_IO_SEG(0x00014F0000000360ull)
-
-union cvmx_ipd_1st_mbuff_skip {
-	uint64_t u64;
-	struct cvmx_ipd_1st_mbuff_skip_s {
-		uint64_t reserved_6_63:58;
-		uint64_t skip_sz:6;
-	} s;
-	struct cvmx_ipd_1st_mbuff_skip_s cn30xx;
-	struct cvmx_ipd_1st_mbuff_skip_s cn31xx;
-	struct cvmx_ipd_1st_mbuff_skip_s cn38xx;
-	struct cvmx_ipd_1st_mbuff_skip_s cn38xxp2;
-	struct cvmx_ipd_1st_mbuff_skip_s cn50xx;
-	struct cvmx_ipd_1st_mbuff_skip_s cn52xx;
-	struct cvmx_ipd_1st_mbuff_skip_s cn52xxp1;
-	struct cvmx_ipd_1st_mbuff_skip_s cn56xx;
-	struct cvmx_ipd_1st_mbuff_skip_s cn56xxp1;
-	struct cvmx_ipd_1st_mbuff_skip_s cn58xx;
-	struct cvmx_ipd_1st_mbuff_skip_s cn58xxp1;
-};
-
-union cvmx_ipd_1st_next_ptr_back {
-	uint64_t u64;
-	struct cvmx_ipd_1st_next_ptr_back_s {
-		uint64_t reserved_4_63:60;
-		uint64_t back:4;
-	} s;
-	struct cvmx_ipd_1st_next_ptr_back_s cn30xx;
-	struct cvmx_ipd_1st_next_ptr_back_s cn31xx;
-	struct cvmx_ipd_1st_next_ptr_back_s cn38xx;
-	struct cvmx_ipd_1st_next_ptr_back_s cn38xxp2;
-	struct cvmx_ipd_1st_next_ptr_back_s cn50xx;
-	struct cvmx_ipd_1st_next_ptr_back_s cn52xx;
-	struct cvmx_ipd_1st_next_ptr_back_s cn52xxp1;
-	struct cvmx_ipd_1st_next_ptr_back_s cn56xx;
-	struct cvmx_ipd_1st_next_ptr_back_s cn56xxp1;
-	struct cvmx_ipd_1st_next_ptr_back_s cn58xx;
-	struct cvmx_ipd_1st_next_ptr_back_s cn58xxp1;
-};
-
-union cvmx_ipd_2nd_next_ptr_back {
-	uint64_t u64;
-	struct cvmx_ipd_2nd_next_ptr_back_s {
-		uint64_t reserved_4_63:60;
-		uint64_t back:4;
-	} s;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn30xx;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn31xx;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn38xx;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn38xxp2;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn50xx;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn52xx;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn52xxp1;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn56xx;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn56xxp1;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn58xx;
-	struct cvmx_ipd_2nd_next_ptr_back_s cn58xxp1;
-};
-
-union cvmx_ipd_bist_status {
-	uint64_t u64;
-	struct cvmx_ipd_bist_status_s {
-		uint64_t reserved_18_63:46;
-		uint64_t csr_mem:1;
-		uint64_t csr_ncmd:1;
-		uint64_t pwq_wqed:1;
-		uint64_t pwq_wp1:1;
-		uint64_t pwq_pow:1;
-		uint64_t ipq_pbe1:1;
-		uint64_t ipq_pbe0:1;
-		uint64_t pbm3:1;
-		uint64_t pbm2:1;
-		uint64_t pbm1:1;
-		uint64_t pbm0:1;
-		uint64_t pbm_word:1;
-		uint64_t pwq1:1;
-		uint64_t pwq0:1;
-		uint64_t prc_off:1;
-		uint64_t ipd_old:1;
-		uint64_t ipd_new:1;
-		uint64_t pwp:1;
-	} s;
-	struct cvmx_ipd_bist_status_cn30xx {
-		uint64_t reserved_16_63:48;
-		uint64_t pwq_wqed:1;
-		uint64_t pwq_wp1:1;
-		uint64_t pwq_pow:1;
-		uint64_t ipq_pbe1:1;
-		uint64_t ipq_pbe0:1;
-		uint64_t pbm3:1;
-		uint64_t pbm2:1;
-		uint64_t pbm1:1;
-		uint64_t pbm0:1;
-		uint64_t pbm_word:1;
-		uint64_t pwq1:1;
-		uint64_t pwq0:1;
-		uint64_t prc_off:1;
-		uint64_t ipd_old:1;
-		uint64_t ipd_new:1;
-		uint64_t pwp:1;
-	} cn30xx;
-	struct cvmx_ipd_bist_status_cn30xx cn31xx;
-	struct cvmx_ipd_bist_status_cn30xx cn38xx;
-	struct cvmx_ipd_bist_status_cn30xx cn38xxp2;
-	struct cvmx_ipd_bist_status_cn30xx cn50xx;
-	struct cvmx_ipd_bist_status_s cn52xx;
-	struct cvmx_ipd_bist_status_s cn52xxp1;
-	struct cvmx_ipd_bist_status_s cn56xx;
-	struct cvmx_ipd_bist_status_s cn56xxp1;
-	struct cvmx_ipd_bist_status_cn30xx cn58xx;
-	struct cvmx_ipd_bist_status_cn30xx cn58xxp1;
-};
-
-union cvmx_ipd_bp_prt_red_end {
-	uint64_t u64;
-	struct cvmx_ipd_bp_prt_red_end_s {
-		uint64_t reserved_40_63:24;
-		uint64_t prt_enb:40;
-	} s;
-	struct cvmx_ipd_bp_prt_red_end_cn30xx {
-		uint64_t reserved_36_63:28;
-		uint64_t prt_enb:36;
-	} cn30xx;
-	struct cvmx_ipd_bp_prt_red_end_cn30xx cn31xx;
-	struct cvmx_ipd_bp_prt_red_end_cn30xx cn38xx;
-	struct cvmx_ipd_bp_prt_red_end_cn30xx cn38xxp2;
-	struct cvmx_ipd_bp_prt_red_end_cn30xx cn50xx;
-	struct cvmx_ipd_bp_prt_red_end_s cn52xx;
-	struct cvmx_ipd_bp_prt_red_end_s cn52xxp1;
-	struct cvmx_ipd_bp_prt_red_end_s cn56xx;
-	struct cvmx_ipd_bp_prt_red_end_s cn56xxp1;
-	struct cvmx_ipd_bp_prt_red_end_cn30xx cn58xx;
-	struct cvmx_ipd_bp_prt_red_end_cn30xx cn58xxp1;
-};
-
-union cvmx_ipd_clk_count {
-	uint64_t u64;
-	struct cvmx_ipd_clk_count_s {
-		uint64_t clk_cnt:64;
-	} s;
-	struct cvmx_ipd_clk_count_s cn30xx;
-	struct cvmx_ipd_clk_count_s cn31xx;
-	struct cvmx_ipd_clk_count_s cn38xx;
-	struct cvmx_ipd_clk_count_s cn38xxp2;
-	struct cvmx_ipd_clk_count_s cn50xx;
-	struct cvmx_ipd_clk_count_s cn52xx;
-	struct cvmx_ipd_clk_count_s cn52xxp1;
-	struct cvmx_ipd_clk_count_s cn56xx;
-	struct cvmx_ipd_clk_count_s cn56xxp1;
-	struct cvmx_ipd_clk_count_s cn58xx;
-	struct cvmx_ipd_clk_count_s cn58xxp1;
-};
-
-union cvmx_ipd_ctl_status {
-	uint64_t u64;
-	struct cvmx_ipd_ctl_status_s {
-		uint64_t reserved_15_63:49;
-		uint64_t no_wptr:1;
-		uint64_t pq_apkt:1;
-		uint64_t pq_nabuf:1;
-		uint64_t ipd_full:1;
-		uint64_t pkt_off:1;
-		uint64_t len_m8:1;
-		uint64_t reset:1;
-		uint64_t addpkt:1;
-		uint64_t naddbuf:1;
-		uint64_t pkt_lend:1;
-		uint64_t wqe_lend:1;
-		uint64_t pbp_en:1;
-		uint64_t opc_mode:2;
-		uint64_t ipd_en:1;
-	} s;
-	struct cvmx_ipd_ctl_status_cn30xx {
-		uint64_t reserved_10_63:54;
-		uint64_t len_m8:1;
-		uint64_t reset:1;
-		uint64_t addpkt:1;
-		uint64_t naddbuf:1;
-		uint64_t pkt_lend:1;
-		uint64_t wqe_lend:1;
-		uint64_t pbp_en:1;
-		uint64_t opc_mode:2;
-		uint64_t ipd_en:1;
-	} cn30xx;
-	struct cvmx_ipd_ctl_status_cn30xx cn31xx;
-	struct cvmx_ipd_ctl_status_cn30xx cn38xx;
-	struct cvmx_ipd_ctl_status_cn38xxp2 {
-		uint64_t reserved_9_63:55;
-		uint64_t reset:1;
-		uint64_t addpkt:1;
-		uint64_t naddbuf:1;
-		uint64_t pkt_lend:1;
-		uint64_t wqe_lend:1;
-		uint64_t pbp_en:1;
-		uint64_t opc_mode:2;
-		uint64_t ipd_en:1;
-	} cn38xxp2;
-	struct cvmx_ipd_ctl_status_s cn50xx;
-	struct cvmx_ipd_ctl_status_s cn52xx;
-	struct cvmx_ipd_ctl_status_s cn52xxp1;
-	struct cvmx_ipd_ctl_status_s cn56xx;
-	struct cvmx_ipd_ctl_status_s cn56xxp1;
-	struct cvmx_ipd_ctl_status_cn58xx {
-		uint64_t reserved_12_63:52;
-		uint64_t ipd_full:1;
-		uint64_t pkt_off:1;
-		uint64_t len_m8:1;
-		uint64_t reset:1;
-		uint64_t addpkt:1;
-		uint64_t naddbuf:1;
-		uint64_t pkt_lend:1;
-		uint64_t wqe_lend:1;
-		uint64_t pbp_en:1;
-		uint64_t opc_mode:2;
-		uint64_t ipd_en:1;
-	} cn58xx;
-	struct cvmx_ipd_ctl_status_cn58xx cn58xxp1;
-};
-
-union cvmx_ipd_int_enb {
-	uint64_t u64;
-	struct cvmx_ipd_int_enb_s {
-		uint64_t reserved_12_63:52;
-		uint64_t pq_sub:1;
-		uint64_t pq_add:1;
-		uint64_t bc_ovr:1;
-		uint64_t d_coll:1;
-		uint64_t c_coll:1;
-		uint64_t cc_ovr:1;
-		uint64_t dc_ovr:1;
-		uint64_t bp_sub:1;
-		uint64_t prc_par3:1;
-		uint64_t prc_par2:1;
-		uint64_t prc_par1:1;
-		uint64_t prc_par0:1;
-	} s;
-	struct cvmx_ipd_int_enb_cn30xx {
-		uint64_t reserved_5_63:59;
-		uint64_t bp_sub:1;
-		uint64_t prc_par3:1;
-		uint64_t prc_par2:1;
-		uint64_t prc_par1:1;
-		uint64_t prc_par0:1;
-	} cn30xx;
-	struct cvmx_ipd_int_enb_cn30xx cn31xx;
-	struct cvmx_ipd_int_enb_cn38xx {
-		uint64_t reserved_10_63:54;
-		uint64_t bc_ovr:1;
-		uint64_t d_coll:1;
-		uint64_t c_coll:1;
-		uint64_t cc_ovr:1;
-		uint64_t dc_ovr:1;
-		uint64_t bp_sub:1;
-		uint64_t prc_par3:1;
-		uint64_t prc_par2:1;
-		uint64_t prc_par1:1;
-		uint64_t prc_par0:1;
-	} cn38xx;
-	struct cvmx_ipd_int_enb_cn30xx cn38xxp2;
-	struct cvmx_ipd_int_enb_cn38xx cn50xx;
-	struct cvmx_ipd_int_enb_s cn52xx;
-	struct cvmx_ipd_int_enb_s cn52xxp1;
-	struct cvmx_ipd_int_enb_s cn56xx;
-	struct cvmx_ipd_int_enb_s cn56xxp1;
-	struct cvmx_ipd_int_enb_cn38xx cn58xx;
-	struct cvmx_ipd_int_enb_cn38xx cn58xxp1;
-};
-
-union cvmx_ipd_int_sum {
-	uint64_t u64;
-	struct cvmx_ipd_int_sum_s {
-		uint64_t reserved_12_63:52;
-		uint64_t pq_sub:1;
-		uint64_t pq_add:1;
-		uint64_t bc_ovr:1;
-		uint64_t d_coll:1;
-		uint64_t c_coll:1;
-		uint64_t cc_ovr:1;
-		uint64_t dc_ovr:1;
-		uint64_t bp_sub:1;
-		uint64_t prc_par3:1;
-		uint64_t prc_par2:1;
-		uint64_t prc_par1:1;
-		uint64_t prc_par0:1;
-	} s;
-	struct cvmx_ipd_int_sum_cn30xx {
-		uint64_t reserved_5_63:59;
-		uint64_t bp_sub:1;
-		uint64_t prc_par3:1;
-		uint64_t prc_par2:1;
-		uint64_t prc_par1:1;
-		uint64_t prc_par0:1;
-	} cn30xx;
-	struct cvmx_ipd_int_sum_cn30xx cn31xx;
-	struct cvmx_ipd_int_sum_cn38xx {
-		uint64_t reserved_10_63:54;
-		uint64_t bc_ovr:1;
-		uint64_t d_coll:1;
-		uint64_t c_coll:1;
-		uint64_t cc_ovr:1;
-		uint64_t dc_ovr:1;
-		uint64_t bp_sub:1;
-		uint64_t prc_par3:1;
-		uint64_t prc_par2:1;
-		uint64_t prc_par1:1;
-		uint64_t prc_par0:1;
-	} cn38xx;
-	struct cvmx_ipd_int_sum_cn30xx cn38xxp2;
-	struct cvmx_ipd_int_sum_cn38xx cn50xx;
-	struct cvmx_ipd_int_sum_s cn52xx;
-	struct cvmx_ipd_int_sum_s cn52xxp1;
-	struct cvmx_ipd_int_sum_s cn56xx;
-	struct cvmx_ipd_int_sum_s cn56xxp1;
-	struct cvmx_ipd_int_sum_cn38xx cn58xx;
-	struct cvmx_ipd_int_sum_cn38xx cn58xxp1;
-};
-
-union cvmx_ipd_not_1st_mbuff_skip {
-	uint64_t u64;
-	struct cvmx_ipd_not_1st_mbuff_skip_s {
-		uint64_t reserved_6_63:58;
-		uint64_t skip_sz:6;
-	} s;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn30xx;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn31xx;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn38xx;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn38xxp2;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn50xx;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn52xx;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn52xxp1;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn56xx;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn56xxp1;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn58xx;
-	struct cvmx_ipd_not_1st_mbuff_skip_s cn58xxp1;
-};
-
-union cvmx_ipd_packet_mbuff_size {
-	uint64_t u64;
-	struct cvmx_ipd_packet_mbuff_size_s {
-		uint64_t reserved_12_63:52;
-		uint64_t mb_size:12;
-	} s;
-	struct cvmx_ipd_packet_mbuff_size_s cn30xx;
-	struct cvmx_ipd_packet_mbuff_size_s cn31xx;
-	struct cvmx_ipd_packet_mbuff_size_s cn38xx;
-	struct cvmx_ipd_packet_mbuff_size_s cn38xxp2;
-	struct cvmx_ipd_packet_mbuff_size_s cn50xx;
-	struct cvmx_ipd_packet_mbuff_size_s cn52xx;
-	struct cvmx_ipd_packet_mbuff_size_s cn52xxp1;
-	struct cvmx_ipd_packet_mbuff_size_s cn56xx;
-	struct cvmx_ipd_packet_mbuff_size_s cn56xxp1;
-	struct cvmx_ipd_packet_mbuff_size_s cn58xx;
-	struct cvmx_ipd_packet_mbuff_size_s cn58xxp1;
-};
-
-union cvmx_ipd_pkt_ptr_valid {
-	uint64_t u64;
-	struct cvmx_ipd_pkt_ptr_valid_s {
-		uint64_t reserved_29_63:35;
-		uint64_t ptr:29;
-	} s;
-	struct cvmx_ipd_pkt_ptr_valid_s cn30xx;
-	struct cvmx_ipd_pkt_ptr_valid_s cn31xx;
-	struct cvmx_ipd_pkt_ptr_valid_s cn38xx;
-	struct cvmx_ipd_pkt_ptr_valid_s cn50xx;
-	struct cvmx_ipd_pkt_ptr_valid_s cn52xx;
-	struct cvmx_ipd_pkt_ptr_valid_s cn52xxp1;
-	struct cvmx_ipd_pkt_ptr_valid_s cn56xx;
-	struct cvmx_ipd_pkt_ptr_valid_s cn56xxp1;
-	struct cvmx_ipd_pkt_ptr_valid_s cn58xx;
-	struct cvmx_ipd_pkt_ptr_valid_s cn58xxp1;
-};
-
-union cvmx_ipd_portx_bp_page_cnt {
-	uint64_t u64;
-	struct cvmx_ipd_portx_bp_page_cnt_s {
-		uint64_t reserved_18_63:46;
-		uint64_t bp_enb:1;
-		uint64_t page_cnt:17;
-	} s;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn30xx;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn31xx;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn38xx;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn38xxp2;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn50xx;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn52xx;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn52xxp1;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn56xx;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn56xxp1;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn58xx;
-	struct cvmx_ipd_portx_bp_page_cnt_s cn58xxp1;
-};
-
-union cvmx_ipd_portx_bp_page_cnt2 {
-	uint64_t u64;
-	struct cvmx_ipd_portx_bp_page_cnt2_s {
-		uint64_t reserved_18_63:46;
-		uint64_t bp_enb:1;
-		uint64_t page_cnt:17;
-	} s;
-	struct cvmx_ipd_portx_bp_page_cnt2_s cn52xx;
-	struct cvmx_ipd_portx_bp_page_cnt2_s cn52xxp1;
-	struct cvmx_ipd_portx_bp_page_cnt2_s cn56xx;
-	struct cvmx_ipd_portx_bp_page_cnt2_s cn56xxp1;
-};
-
-union cvmx_ipd_port_bp_counters2_pairx {
-	uint64_t u64;
-	struct cvmx_ipd_port_bp_counters2_pairx_s {
-		uint64_t reserved_25_63:39;
-		uint64_t cnt_val:25;
-	} s;
-	struct cvmx_ipd_port_bp_counters2_pairx_s cn52xx;
-	struct cvmx_ipd_port_bp_counters2_pairx_s cn52xxp1;
-	struct cvmx_ipd_port_bp_counters2_pairx_s cn56xx;
-	struct cvmx_ipd_port_bp_counters2_pairx_s cn56xxp1;
-};
-
-union cvmx_ipd_port_bp_counters_pairx {
-	uint64_t u64;
-	struct cvmx_ipd_port_bp_counters_pairx_s {
-		uint64_t reserved_25_63:39;
-		uint64_t cnt_val:25;
-	} s;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn30xx;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn31xx;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn38xx;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn38xxp2;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn50xx;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn52xx;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn52xxp1;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn56xx;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn56xxp1;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn58xx;
-	struct cvmx_ipd_port_bp_counters_pairx_s cn58xxp1;
-};
-
-union cvmx_ipd_port_qos_x_cnt {
-	uint64_t u64;
-	struct cvmx_ipd_port_qos_x_cnt_s {
-		uint64_t wmark:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_ipd_port_qos_x_cnt_s cn52xx;
-	struct cvmx_ipd_port_qos_x_cnt_s cn52xxp1;
-	struct cvmx_ipd_port_qos_x_cnt_s cn56xx;
-	struct cvmx_ipd_port_qos_x_cnt_s cn56xxp1;
-};
-
-union cvmx_ipd_port_qos_intx {
-	uint64_t u64;
-	struct cvmx_ipd_port_qos_intx_s {
-		uint64_t intr:64;
-	} s;
-	struct cvmx_ipd_port_qos_intx_s cn52xx;
-	struct cvmx_ipd_port_qos_intx_s cn52xxp1;
-	struct cvmx_ipd_port_qos_intx_s cn56xx;
-	struct cvmx_ipd_port_qos_intx_s cn56xxp1;
-};
-
-union cvmx_ipd_port_qos_int_enbx {
-	uint64_t u64;
-	struct cvmx_ipd_port_qos_int_enbx_s {
-		uint64_t enb:64;
-	} s;
-	struct cvmx_ipd_port_qos_int_enbx_s cn52xx;
-	struct cvmx_ipd_port_qos_int_enbx_s cn52xxp1;
-	struct cvmx_ipd_port_qos_int_enbx_s cn56xx;
-	struct cvmx_ipd_port_qos_int_enbx_s cn56xxp1;
-};
-
-union cvmx_ipd_prc_hold_ptr_fifo_ctl {
-	uint64_t u64;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s {
-		uint64_t reserved_39_63:25;
-		uint64_t max_pkt:3;
-		uint64_t praddr:3;
-		uint64_t ptr:29;
-		uint64_t cena:1;
-		uint64_t raddr:3;
-	} s;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn30xx;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn31xx;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn38xx;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn50xx;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn52xx;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn52xxp1;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn56xx;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn56xxp1;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn58xx;
-	struct cvmx_ipd_prc_hold_ptr_fifo_ctl_s cn58xxp1;
-};
-
-union cvmx_ipd_prc_port_ptr_fifo_ctl {
-	uint64_t u64;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s {
-		uint64_t reserved_44_63:20;
-		uint64_t max_pkt:7;
-		uint64_t ptr:29;
-		uint64_t cena:1;
-		uint64_t raddr:7;
-	} s;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn30xx;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn31xx;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn38xx;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn50xx;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn52xx;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn52xxp1;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn56xx;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn56xxp1;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn58xx;
-	struct cvmx_ipd_prc_port_ptr_fifo_ctl_s cn58xxp1;
-};
-
-union cvmx_ipd_ptr_count {
-	uint64_t u64;
-	struct cvmx_ipd_ptr_count_s {
-		uint64_t reserved_19_63:45;
-		uint64_t pktv_cnt:1;
-		uint64_t wqev_cnt:1;
-		uint64_t pfif_cnt:3;
-		uint64_t pkt_pcnt:7;
-		uint64_t wqe_pcnt:7;
-	} s;
-	struct cvmx_ipd_ptr_count_s cn30xx;
-	struct cvmx_ipd_ptr_count_s cn31xx;
-	struct cvmx_ipd_ptr_count_s cn38xx;
-	struct cvmx_ipd_ptr_count_s cn38xxp2;
-	struct cvmx_ipd_ptr_count_s cn50xx;
-	struct cvmx_ipd_ptr_count_s cn52xx;
-	struct cvmx_ipd_ptr_count_s cn52xxp1;
-	struct cvmx_ipd_ptr_count_s cn56xx;
-	struct cvmx_ipd_ptr_count_s cn56xxp1;
-	struct cvmx_ipd_ptr_count_s cn58xx;
-	struct cvmx_ipd_ptr_count_s cn58xxp1;
-};
-
-union cvmx_ipd_pwp_ptr_fifo_ctl {
-	uint64_t u64;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s {
-		uint64_t reserved_61_63:3;
-		uint64_t max_cnts:7;
-		uint64_t wraddr:8;
-		uint64_t praddr:8;
-		uint64_t ptr:29;
-		uint64_t cena:1;
-		uint64_t raddr:8;
-	} s;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn30xx;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn31xx;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn38xx;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn50xx;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn52xx;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn52xxp1;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn56xx;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn56xxp1;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn58xx;
-	struct cvmx_ipd_pwp_ptr_fifo_ctl_s cn58xxp1;
-};
-
-union cvmx_ipd_qosx_red_marks {
-	uint64_t u64;
-	struct cvmx_ipd_qosx_red_marks_s {
-		uint64_t drop:32;
-		uint64_t pass:32;
-	} s;
-	struct cvmx_ipd_qosx_red_marks_s cn30xx;
-	struct cvmx_ipd_qosx_red_marks_s cn31xx;
-	struct cvmx_ipd_qosx_red_marks_s cn38xx;
-	struct cvmx_ipd_qosx_red_marks_s cn38xxp2;
-	struct cvmx_ipd_qosx_red_marks_s cn50xx;
-	struct cvmx_ipd_qosx_red_marks_s cn52xx;
-	struct cvmx_ipd_qosx_red_marks_s cn52xxp1;
-	struct cvmx_ipd_qosx_red_marks_s cn56xx;
-	struct cvmx_ipd_qosx_red_marks_s cn56xxp1;
-	struct cvmx_ipd_qosx_red_marks_s cn58xx;
-	struct cvmx_ipd_qosx_red_marks_s cn58xxp1;
-};
-
-union cvmx_ipd_que0_free_page_cnt {
-	uint64_t u64;
-	struct cvmx_ipd_que0_free_page_cnt_s {
-		uint64_t reserved_32_63:32;
-		uint64_t q0_pcnt:32;
-	} s;
-	struct cvmx_ipd_que0_free_page_cnt_s cn30xx;
-	struct cvmx_ipd_que0_free_page_cnt_s cn31xx;
-	struct cvmx_ipd_que0_free_page_cnt_s cn38xx;
-	struct cvmx_ipd_que0_free_page_cnt_s cn38xxp2;
-	struct cvmx_ipd_que0_free_page_cnt_s cn50xx;
-	struct cvmx_ipd_que0_free_page_cnt_s cn52xx;
-	struct cvmx_ipd_que0_free_page_cnt_s cn52xxp1;
-	struct cvmx_ipd_que0_free_page_cnt_s cn56xx;
-	struct cvmx_ipd_que0_free_page_cnt_s cn56xxp1;
-	struct cvmx_ipd_que0_free_page_cnt_s cn58xx;
-	struct cvmx_ipd_que0_free_page_cnt_s cn58xxp1;
-};
-
-union cvmx_ipd_red_port_enable {
-	uint64_t u64;
-	struct cvmx_ipd_red_port_enable_s {
-		uint64_t prb_dly:14;
-		uint64_t avg_dly:14;
-		uint64_t prt_enb:36;
-	} s;
-	struct cvmx_ipd_red_port_enable_s cn30xx;
-	struct cvmx_ipd_red_port_enable_s cn31xx;
-	struct cvmx_ipd_red_port_enable_s cn38xx;
-	struct cvmx_ipd_red_port_enable_s cn38xxp2;
-	struct cvmx_ipd_red_port_enable_s cn50xx;
-	struct cvmx_ipd_red_port_enable_s cn52xx;
-	struct cvmx_ipd_red_port_enable_s cn52xxp1;
-	struct cvmx_ipd_red_port_enable_s cn56xx;
-	struct cvmx_ipd_red_port_enable_s cn56xxp1;
-	struct cvmx_ipd_red_port_enable_s cn58xx;
-	struct cvmx_ipd_red_port_enable_s cn58xxp1;
-};
-
-union cvmx_ipd_red_port_enable2 {
-	uint64_t u64;
-	struct cvmx_ipd_red_port_enable2_s {
-		uint64_t reserved_4_63:60;
-		uint64_t prt_enb:4;
-	} s;
-	struct cvmx_ipd_red_port_enable2_s cn52xx;
-	struct cvmx_ipd_red_port_enable2_s cn52xxp1;
-	struct cvmx_ipd_red_port_enable2_s cn56xx;
-	struct cvmx_ipd_red_port_enable2_s cn56xxp1;
-};
-
-union cvmx_ipd_red_quex_param {
-	uint64_t u64;
-	struct cvmx_ipd_red_quex_param_s {
-		uint64_t reserved_49_63:15;
-		uint64_t use_pcnt:1;
-		uint64_t new_con:8;
-		uint64_t avg_con:8;
-		uint64_t prb_con:32;
-	} s;
-	struct cvmx_ipd_red_quex_param_s cn30xx;
-	struct cvmx_ipd_red_quex_param_s cn31xx;
-	struct cvmx_ipd_red_quex_param_s cn38xx;
-	struct cvmx_ipd_red_quex_param_s cn38xxp2;
-	struct cvmx_ipd_red_quex_param_s cn50xx;
-	struct cvmx_ipd_red_quex_param_s cn52xx;
-	struct cvmx_ipd_red_quex_param_s cn52xxp1;
-	struct cvmx_ipd_red_quex_param_s cn56xx;
-	struct cvmx_ipd_red_quex_param_s cn56xxp1;
-	struct cvmx_ipd_red_quex_param_s cn58xx;
-	struct cvmx_ipd_red_quex_param_s cn58xxp1;
-};
-
-union cvmx_ipd_sub_port_bp_page_cnt {
-	uint64_t u64;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s {
-		uint64_t reserved_31_63:33;
-		uint64_t port:6;
-		uint64_t page_cnt:25;
-	} s;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn30xx;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn31xx;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn38xx;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn38xxp2;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn50xx;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn52xx;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn52xxp1;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn56xx;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn56xxp1;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn58xx;
-	struct cvmx_ipd_sub_port_bp_page_cnt_s cn58xxp1;
-};
-
-union cvmx_ipd_sub_port_fcs {
-	uint64_t u64;
-	struct cvmx_ipd_sub_port_fcs_s {
-		uint64_t reserved_40_63:24;
-		uint64_t port_bit2:4;
-		uint64_t reserved_32_35:4;
-		uint64_t port_bit:32;
-	} s;
-	struct cvmx_ipd_sub_port_fcs_cn30xx {
-		uint64_t reserved_3_63:61;
-		uint64_t port_bit:3;
-	} cn30xx;
-	struct cvmx_ipd_sub_port_fcs_cn30xx cn31xx;
-	struct cvmx_ipd_sub_port_fcs_cn38xx {
-		uint64_t reserved_32_63:32;
-		uint64_t port_bit:32;
-	} cn38xx;
-	struct cvmx_ipd_sub_port_fcs_cn38xx cn38xxp2;
-	struct cvmx_ipd_sub_port_fcs_cn30xx cn50xx;
-	struct cvmx_ipd_sub_port_fcs_s cn52xx;
-	struct cvmx_ipd_sub_port_fcs_s cn52xxp1;
-	struct cvmx_ipd_sub_port_fcs_s cn56xx;
-	struct cvmx_ipd_sub_port_fcs_s cn56xxp1;
-	struct cvmx_ipd_sub_port_fcs_cn38xx cn58xx;
-	struct cvmx_ipd_sub_port_fcs_cn38xx cn58xxp1;
-};
-
-union cvmx_ipd_sub_port_qos_cnt {
-	uint64_t u64;
-	struct cvmx_ipd_sub_port_qos_cnt_s {
-		uint64_t reserved_41_63:23;
-		uint64_t port_qos:9;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_ipd_sub_port_qos_cnt_s cn52xx;
-	struct cvmx_ipd_sub_port_qos_cnt_s cn52xxp1;
-	struct cvmx_ipd_sub_port_qos_cnt_s cn56xx;
-	struct cvmx_ipd_sub_port_qos_cnt_s cn56xxp1;
-};
-
-union cvmx_ipd_wqe_fpa_queue {
-	uint64_t u64;
-	struct cvmx_ipd_wqe_fpa_queue_s {
-		uint64_t reserved_3_63:61;
-		uint64_t wqe_pool:3;
-	} s;
-	struct cvmx_ipd_wqe_fpa_queue_s cn30xx;
-	struct cvmx_ipd_wqe_fpa_queue_s cn31xx;
-	struct cvmx_ipd_wqe_fpa_queue_s cn38xx;
-	struct cvmx_ipd_wqe_fpa_queue_s cn38xxp2;
-	struct cvmx_ipd_wqe_fpa_queue_s cn50xx;
-	struct cvmx_ipd_wqe_fpa_queue_s cn52xx;
-	struct cvmx_ipd_wqe_fpa_queue_s cn52xxp1;
-	struct cvmx_ipd_wqe_fpa_queue_s cn56xx;
-	struct cvmx_ipd_wqe_fpa_queue_s cn56xxp1;
-	struct cvmx_ipd_wqe_fpa_queue_s cn58xx;
-	struct cvmx_ipd_wqe_fpa_queue_s cn58xxp1;
-};
-
-union cvmx_ipd_wqe_ptr_valid {
-	uint64_t u64;
-	struct cvmx_ipd_wqe_ptr_valid_s {
-		uint64_t reserved_29_63:35;
-		uint64_t ptr:29;
-	} s;
-	struct cvmx_ipd_wqe_ptr_valid_s cn30xx;
-	struct cvmx_ipd_wqe_ptr_valid_s cn31xx;
-	struct cvmx_ipd_wqe_ptr_valid_s cn38xx;
-	struct cvmx_ipd_wqe_ptr_valid_s cn50xx;
-	struct cvmx_ipd_wqe_ptr_valid_s cn52xx;
-	struct cvmx_ipd_wqe_ptr_valid_s cn52xxp1;
-	struct cvmx_ipd_wqe_ptr_valid_s cn56xx;
-	struct cvmx_ipd_wqe_ptr_valid_s cn56xxp1;
-	struct cvmx_ipd_wqe_ptr_valid_s cn58xx;
-	struct cvmx_ipd_wqe_ptr_valid_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-l2c-defs.h b/arch/mips/include/asm/octeon/cvmx-l2c-defs.h
deleted file mode 100644
index 3375838..0000000
--- a/arch/mips/include/asm/octeon/cvmx-l2c-defs.h
+++ /dev/null
@@ -1,963 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_L2C_DEFS_H__
-#define __CVMX_L2C_DEFS_H__
-
-#define CVMX_L2C_BST0 \
-	 CVMX_ADD_IO_SEG(0x00011800800007F8ull)
-#define CVMX_L2C_BST1 \
-	 CVMX_ADD_IO_SEG(0x00011800800007F0ull)
-#define CVMX_L2C_BST2 \
-	 CVMX_ADD_IO_SEG(0x00011800800007E8ull)
-#define CVMX_L2C_CFG \
-	 CVMX_ADD_IO_SEG(0x0001180080000000ull)
-#define CVMX_L2C_DBG \
-	 CVMX_ADD_IO_SEG(0x0001180080000030ull)
-#define CVMX_L2C_DUT \
-	 CVMX_ADD_IO_SEG(0x0001180080000050ull)
-#define CVMX_L2C_GRPWRR0 \
-	 CVMX_ADD_IO_SEG(0x00011800800000C8ull)
-#define CVMX_L2C_GRPWRR1 \
-	 CVMX_ADD_IO_SEG(0x00011800800000D0ull)
-#define CVMX_L2C_INT_EN \
-	 CVMX_ADD_IO_SEG(0x0001180080000100ull)
-#define CVMX_L2C_INT_STAT \
-	 CVMX_ADD_IO_SEG(0x00011800800000F8ull)
-#define CVMX_L2C_LCKBASE \
-	 CVMX_ADD_IO_SEG(0x0001180080000058ull)
-#define CVMX_L2C_LCKOFF \
-	 CVMX_ADD_IO_SEG(0x0001180080000060ull)
-#define CVMX_L2C_LFB0 \
-	 CVMX_ADD_IO_SEG(0x0001180080000038ull)
-#define CVMX_L2C_LFB1 \
-	 CVMX_ADD_IO_SEG(0x0001180080000040ull)
-#define CVMX_L2C_LFB2 \
-	 CVMX_ADD_IO_SEG(0x0001180080000048ull)
-#define CVMX_L2C_LFB3 \
-	 CVMX_ADD_IO_SEG(0x00011800800000B8ull)
-#define CVMX_L2C_OOB \
-	 CVMX_ADD_IO_SEG(0x00011800800000D8ull)
-#define CVMX_L2C_OOB1 \
-	 CVMX_ADD_IO_SEG(0x00011800800000E0ull)
-#define CVMX_L2C_OOB2 \
-	 CVMX_ADD_IO_SEG(0x00011800800000E8ull)
-#define CVMX_L2C_OOB3 \
-	 CVMX_ADD_IO_SEG(0x00011800800000F0ull)
-#define CVMX_L2C_PFC0 \
-	 CVMX_ADD_IO_SEG(0x0001180080000098ull)
-#define CVMX_L2C_PFC1 \
-	 CVMX_ADD_IO_SEG(0x00011800800000A0ull)
-#define CVMX_L2C_PFC2 \
-	 CVMX_ADD_IO_SEG(0x00011800800000A8ull)
-#define CVMX_L2C_PFC3 \
-	 CVMX_ADD_IO_SEG(0x00011800800000B0ull)
-#define CVMX_L2C_PFCTL \
-	 CVMX_ADD_IO_SEG(0x0001180080000090ull)
-#define CVMX_L2C_PFCX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180080000098ull + (((offset) & 3) * 8))
-#define CVMX_L2C_PPGRP \
-	 CVMX_ADD_IO_SEG(0x00011800800000C0ull)
-#define CVMX_L2C_SPAR0 \
-	 CVMX_ADD_IO_SEG(0x0001180080000068ull)
-#define CVMX_L2C_SPAR1 \
-	 CVMX_ADD_IO_SEG(0x0001180080000070ull)
-#define CVMX_L2C_SPAR2 \
-	 CVMX_ADD_IO_SEG(0x0001180080000078ull)
-#define CVMX_L2C_SPAR3 \
-	 CVMX_ADD_IO_SEG(0x0001180080000080ull)
-#define CVMX_L2C_SPAR4 \
-	 CVMX_ADD_IO_SEG(0x0001180080000088ull)
-
-union cvmx_l2c_bst0 {
-	uint64_t u64;
-	struct cvmx_l2c_bst0_s {
-		uint64_t reserved_24_63:40;
-		uint64_t dtbnk:1;
-		uint64_t wlb_msk:4;
-		uint64_t dtcnt:13;
-		uint64_t dt:1;
-		uint64_t stin_msk:1;
-		uint64_t wlb_dat:4;
-	} s;
-	struct cvmx_l2c_bst0_cn30xx {
-		uint64_t reserved_23_63:41;
-		uint64_t wlb_msk:4;
-		uint64_t reserved_15_18:4;
-		uint64_t dtcnt:9;
-		uint64_t dt:1;
-		uint64_t reserved_4_4:1;
-		uint64_t wlb_dat:4;
-	} cn30xx;
-	struct cvmx_l2c_bst0_cn31xx {
-		uint64_t reserved_23_63:41;
-		uint64_t wlb_msk:4;
-		uint64_t reserved_16_18:3;
-		uint64_t dtcnt:10;
-		uint64_t dt:1;
-		uint64_t stin_msk:1;
-		uint64_t wlb_dat:4;
-	} cn31xx;
-	struct cvmx_l2c_bst0_cn38xx {
-		uint64_t reserved_19_63:45;
-		uint64_t dtcnt:13;
-		uint64_t dt:1;
-		uint64_t stin_msk:1;
-		uint64_t wlb_dat:4;
-	} cn38xx;
-	struct cvmx_l2c_bst0_cn38xx cn38xxp2;
-	struct cvmx_l2c_bst0_cn50xx {
-		uint64_t reserved_24_63:40;
-		uint64_t dtbnk:1;
-		uint64_t wlb_msk:4;
-		uint64_t reserved_16_18:3;
-		uint64_t dtcnt:10;
-		uint64_t dt:1;
-		uint64_t stin_msk:1;
-		uint64_t wlb_dat:4;
-	} cn50xx;
-	struct cvmx_l2c_bst0_cn50xx cn52xx;
-	struct cvmx_l2c_bst0_cn50xx cn52xxp1;
-	struct cvmx_l2c_bst0_s cn56xx;
-	struct cvmx_l2c_bst0_s cn56xxp1;
-	struct cvmx_l2c_bst0_s cn58xx;
-	struct cvmx_l2c_bst0_s cn58xxp1;
-};
-
-union cvmx_l2c_bst1 {
-	uint64_t u64;
-	struct cvmx_l2c_bst1_s {
-		uint64_t reserved_9_63:55;
-		uint64_t l2t:9;
-	} s;
-	struct cvmx_l2c_bst1_cn30xx {
-		uint64_t reserved_16_63:48;
-		uint64_t vwdf:4;
-		uint64_t lrf:2;
-		uint64_t vab_vwcf:1;
-		uint64_t reserved_5_8:4;
-		uint64_t l2t:5;
-	} cn30xx;
-	struct cvmx_l2c_bst1_cn30xx cn31xx;
-	struct cvmx_l2c_bst1_cn38xx {
-		uint64_t reserved_16_63:48;
-		uint64_t vwdf:4;
-		uint64_t lrf:2;
-		uint64_t vab_vwcf:1;
-		uint64_t l2t:9;
-	} cn38xx;
-	struct cvmx_l2c_bst1_cn38xx cn38xxp2;
-	struct cvmx_l2c_bst1_cn38xx cn50xx;
-	struct cvmx_l2c_bst1_cn52xx {
-		uint64_t reserved_19_63:45;
-		uint64_t plc2:1;
-		uint64_t plc1:1;
-		uint64_t plc0:1;
-		uint64_t vwdf:4;
-		uint64_t reserved_11_11:1;
-		uint64_t ilc:1;
-		uint64_t vab_vwcf:1;
-		uint64_t l2t:9;
-	} cn52xx;
-	struct cvmx_l2c_bst1_cn52xx cn52xxp1;
-	struct cvmx_l2c_bst1_cn56xx {
-		uint64_t reserved_24_63:40;
-		uint64_t plc2:1;
-		uint64_t plc1:1;
-		uint64_t plc0:1;
-		uint64_t ilc:1;
-		uint64_t vwdf1:4;
-		uint64_t vwdf0:4;
-		uint64_t vab_vwcf1:1;
-		uint64_t reserved_10_10:1;
-		uint64_t vab_vwcf0:1;
-		uint64_t l2t:9;
-	} cn56xx;
-	struct cvmx_l2c_bst1_cn56xx cn56xxp1;
-	struct cvmx_l2c_bst1_cn38xx cn58xx;
-	struct cvmx_l2c_bst1_cn38xx cn58xxp1;
-};
-
-union cvmx_l2c_bst2 {
-	uint64_t u64;
-	struct cvmx_l2c_bst2_s {
-		uint64_t reserved_16_63:48;
-		uint64_t mrb:4;
-		uint64_t reserved_4_11:8;
-		uint64_t ipcbst:1;
-		uint64_t picbst:1;
-		uint64_t xrdmsk:1;
-		uint64_t xrddat:1;
-	} s;
-	struct cvmx_l2c_bst2_cn30xx {
-		uint64_t reserved_16_63:48;
-		uint64_t mrb:4;
-		uint64_t rmdf:4;
-		uint64_t reserved_4_7:4;
-		uint64_t ipcbst:1;
-		uint64_t reserved_2_2:1;
-		uint64_t xrdmsk:1;
-		uint64_t xrddat:1;
-	} cn30xx;
-	struct cvmx_l2c_bst2_cn30xx cn31xx;
-	struct cvmx_l2c_bst2_cn38xx {
-		uint64_t reserved_16_63:48;
-		uint64_t mrb:4;
-		uint64_t rmdf:4;
-		uint64_t rhdf:4;
-		uint64_t ipcbst:1;
-		uint64_t picbst:1;
-		uint64_t xrdmsk:1;
-		uint64_t xrddat:1;
-	} cn38xx;
-	struct cvmx_l2c_bst2_cn38xx cn38xxp2;
-	struct cvmx_l2c_bst2_cn30xx cn50xx;
-	struct cvmx_l2c_bst2_cn30xx cn52xx;
-	struct cvmx_l2c_bst2_cn30xx cn52xxp1;
-	struct cvmx_l2c_bst2_cn56xx {
-		uint64_t reserved_16_63:48;
-		uint64_t mrb:4;
-		uint64_t rmdb:4;
-		uint64_t rhdb:4;
-		uint64_t ipcbst:1;
-		uint64_t picbst:1;
-		uint64_t xrdmsk:1;
-		uint64_t xrddat:1;
-	} cn56xx;
-	struct cvmx_l2c_bst2_cn56xx cn56xxp1;
-	struct cvmx_l2c_bst2_cn56xx cn58xx;
-	struct cvmx_l2c_bst2_cn56xx cn58xxp1;
-};
-
-union cvmx_l2c_cfg {
-	uint64_t u64;
-	struct cvmx_l2c_cfg_s {
-		uint64_t reserved_20_63:44;
-		uint64_t bstrun:1;
-		uint64_t lbist:1;
-		uint64_t xor_bank:1;
-		uint64_t dpres1:1;
-		uint64_t dpres0:1;
-		uint64_t dfill_dis:1;
-		uint64_t fpexp:4;
-		uint64_t fpempty:1;
-		uint64_t fpen:1;
-		uint64_t idxalias:1;
-		uint64_t mwf_crd:4;
-		uint64_t rsp_arb_mode:1;
-		uint64_t rfb_arb_mode:1;
-		uint64_t lrf_arb_mode:1;
-	} s;
-	struct cvmx_l2c_cfg_cn30xx {
-		uint64_t reserved_14_63:50;
-		uint64_t fpexp:4;
-		uint64_t fpempty:1;
-		uint64_t fpen:1;
-		uint64_t idxalias:1;
-		uint64_t mwf_crd:4;
-		uint64_t rsp_arb_mode:1;
-		uint64_t rfb_arb_mode:1;
-		uint64_t lrf_arb_mode:1;
-	} cn30xx;
-	struct cvmx_l2c_cfg_cn30xx cn31xx;
-	struct cvmx_l2c_cfg_cn30xx cn38xx;
-	struct cvmx_l2c_cfg_cn30xx cn38xxp2;
-	struct cvmx_l2c_cfg_cn50xx {
-		uint64_t reserved_20_63:44;
-		uint64_t bstrun:1;
-		uint64_t lbist:1;
-		uint64_t reserved_14_17:4;
-		uint64_t fpexp:4;
-		uint64_t fpempty:1;
-		uint64_t fpen:1;
-		uint64_t idxalias:1;
-		uint64_t mwf_crd:4;
-		uint64_t rsp_arb_mode:1;
-		uint64_t rfb_arb_mode:1;
-		uint64_t lrf_arb_mode:1;
-	} cn50xx;
-	struct cvmx_l2c_cfg_cn50xx cn52xx;
-	struct cvmx_l2c_cfg_cn50xx cn52xxp1;
-	struct cvmx_l2c_cfg_s cn56xx;
-	struct cvmx_l2c_cfg_s cn56xxp1;
-	struct cvmx_l2c_cfg_cn58xx {
-		uint64_t reserved_20_63:44;
-		uint64_t bstrun:1;
-		uint64_t lbist:1;
-		uint64_t reserved_15_17:3;
-		uint64_t dfill_dis:1;
-		uint64_t fpexp:4;
-		uint64_t fpempty:1;
-		uint64_t fpen:1;
-		uint64_t idxalias:1;
-		uint64_t mwf_crd:4;
-		uint64_t rsp_arb_mode:1;
-		uint64_t rfb_arb_mode:1;
-		uint64_t lrf_arb_mode:1;
-	} cn58xx;
-	struct cvmx_l2c_cfg_cn58xxp1 {
-		uint64_t reserved_15_63:49;
-		uint64_t dfill_dis:1;
-		uint64_t fpexp:4;
-		uint64_t fpempty:1;
-		uint64_t fpen:1;
-		uint64_t idxalias:1;
-		uint64_t mwf_crd:4;
-		uint64_t rsp_arb_mode:1;
-		uint64_t rfb_arb_mode:1;
-		uint64_t lrf_arb_mode:1;
-	} cn58xxp1;
-};
-
-union cvmx_l2c_dbg {
-	uint64_t u64;
-	struct cvmx_l2c_dbg_s {
-		uint64_t reserved_15_63:49;
-		uint64_t lfb_enum:4;
-		uint64_t lfb_dmp:1;
-		uint64_t ppnum:4;
-		uint64_t set:3;
-		uint64_t finv:1;
-		uint64_t l2d:1;
-		uint64_t l2t:1;
-	} s;
-	struct cvmx_l2c_dbg_cn30xx {
-		uint64_t reserved_13_63:51;
-		uint64_t lfb_enum:2;
-		uint64_t lfb_dmp:1;
-		uint64_t reserved_5_9:5;
-		uint64_t set:2;
-		uint64_t finv:1;
-		uint64_t l2d:1;
-		uint64_t l2t:1;
-	} cn30xx;
-	struct cvmx_l2c_dbg_cn31xx {
-		uint64_t reserved_14_63:50;
-		uint64_t lfb_enum:3;
-		uint64_t lfb_dmp:1;
-		uint64_t reserved_7_9:3;
-		uint64_t ppnum:1;
-		uint64_t reserved_5_5:1;
-		uint64_t set:2;
-		uint64_t finv:1;
-		uint64_t l2d:1;
-		uint64_t l2t:1;
-	} cn31xx;
-	struct cvmx_l2c_dbg_s cn38xx;
-	struct cvmx_l2c_dbg_s cn38xxp2;
-	struct cvmx_l2c_dbg_cn50xx {
-		uint64_t reserved_14_63:50;
-		uint64_t lfb_enum:3;
-		uint64_t lfb_dmp:1;
-		uint64_t reserved_7_9:3;
-		uint64_t ppnum:1;
-		uint64_t set:3;
-		uint64_t finv:1;
-		uint64_t l2d:1;
-		uint64_t l2t:1;
-	} cn50xx;
-	struct cvmx_l2c_dbg_cn52xx {
-		uint64_t reserved_14_63:50;
-		uint64_t lfb_enum:3;
-		uint64_t lfb_dmp:1;
-		uint64_t reserved_8_9:2;
-		uint64_t ppnum:2;
-		uint64_t set:3;
-		uint64_t finv:1;
-		uint64_t l2d:1;
-		uint64_t l2t:1;
-	} cn52xx;
-	struct cvmx_l2c_dbg_cn52xx cn52xxp1;
-	struct cvmx_l2c_dbg_s cn56xx;
-	struct cvmx_l2c_dbg_s cn56xxp1;
-	struct cvmx_l2c_dbg_s cn58xx;
-	struct cvmx_l2c_dbg_s cn58xxp1;
-};
-
-union cvmx_l2c_dut {
-	uint64_t u64;
-	struct cvmx_l2c_dut_s {
-		uint64_t reserved_32_63:32;
-		uint64_t dtena:1;
-		uint64_t reserved_30_30:1;
-		uint64_t dt_vld:1;
-		uint64_t dt_tag:29;
-	} s;
-	struct cvmx_l2c_dut_s cn30xx;
-	struct cvmx_l2c_dut_s cn31xx;
-	struct cvmx_l2c_dut_s cn38xx;
-	struct cvmx_l2c_dut_s cn38xxp2;
-	struct cvmx_l2c_dut_s cn50xx;
-	struct cvmx_l2c_dut_s cn52xx;
-	struct cvmx_l2c_dut_s cn52xxp1;
-	struct cvmx_l2c_dut_s cn56xx;
-	struct cvmx_l2c_dut_s cn56xxp1;
-	struct cvmx_l2c_dut_s cn58xx;
-	struct cvmx_l2c_dut_s cn58xxp1;
-};
-
-union cvmx_l2c_grpwrr0 {
-	uint64_t u64;
-	struct cvmx_l2c_grpwrr0_s {
-		uint64_t plc1rmsk:32;
-		uint64_t plc0rmsk:32;
-	} s;
-	struct cvmx_l2c_grpwrr0_s cn52xx;
-	struct cvmx_l2c_grpwrr0_s cn52xxp1;
-	struct cvmx_l2c_grpwrr0_s cn56xx;
-	struct cvmx_l2c_grpwrr0_s cn56xxp1;
-};
-
-union cvmx_l2c_grpwrr1 {
-	uint64_t u64;
-	struct cvmx_l2c_grpwrr1_s {
-		uint64_t ilcrmsk:32;
-		uint64_t plc2rmsk:32;
-	} s;
-	struct cvmx_l2c_grpwrr1_s cn52xx;
-	struct cvmx_l2c_grpwrr1_s cn52xxp1;
-	struct cvmx_l2c_grpwrr1_s cn56xx;
-	struct cvmx_l2c_grpwrr1_s cn56xxp1;
-};
-
-union cvmx_l2c_int_en {
-	uint64_t u64;
-	struct cvmx_l2c_int_en_s {
-		uint64_t reserved_9_63:55;
-		uint64_t lck2ena:1;
-		uint64_t lckena:1;
-		uint64_t l2ddeden:1;
-		uint64_t l2dsecen:1;
-		uint64_t l2tdeden:1;
-		uint64_t l2tsecen:1;
-		uint64_t oob3en:1;
-		uint64_t oob2en:1;
-		uint64_t oob1en:1;
-	} s;
-	struct cvmx_l2c_int_en_s cn52xx;
-	struct cvmx_l2c_int_en_s cn52xxp1;
-	struct cvmx_l2c_int_en_s cn56xx;
-	struct cvmx_l2c_int_en_s cn56xxp1;
-};
-
-union cvmx_l2c_int_stat {
-	uint64_t u64;
-	struct cvmx_l2c_int_stat_s {
-		uint64_t reserved_9_63:55;
-		uint64_t lck2:1;
-		uint64_t lck:1;
-		uint64_t l2dded:1;
-		uint64_t l2dsec:1;
-		uint64_t l2tded:1;
-		uint64_t l2tsec:1;
-		uint64_t oob3:1;
-		uint64_t oob2:1;
-		uint64_t oob1:1;
-	} s;
-	struct cvmx_l2c_int_stat_s cn52xx;
-	struct cvmx_l2c_int_stat_s cn52xxp1;
-	struct cvmx_l2c_int_stat_s cn56xx;
-	struct cvmx_l2c_int_stat_s cn56xxp1;
-};
-
-union cvmx_l2c_lckbase {
-	uint64_t u64;
-	struct cvmx_l2c_lckbase_s {
-		uint64_t reserved_31_63:33;
-		uint64_t lck_base:27;
-		uint64_t reserved_1_3:3;
-		uint64_t lck_ena:1;
-	} s;
-	struct cvmx_l2c_lckbase_s cn30xx;
-	struct cvmx_l2c_lckbase_s cn31xx;
-	struct cvmx_l2c_lckbase_s cn38xx;
-	struct cvmx_l2c_lckbase_s cn38xxp2;
-	struct cvmx_l2c_lckbase_s cn50xx;
-	struct cvmx_l2c_lckbase_s cn52xx;
-	struct cvmx_l2c_lckbase_s cn52xxp1;
-	struct cvmx_l2c_lckbase_s cn56xx;
-	struct cvmx_l2c_lckbase_s cn56xxp1;
-	struct cvmx_l2c_lckbase_s cn58xx;
-	struct cvmx_l2c_lckbase_s cn58xxp1;
-};
-
-union cvmx_l2c_lckoff {
-	uint64_t u64;
-	struct cvmx_l2c_lckoff_s {
-		uint64_t reserved_10_63:54;
-		uint64_t lck_offset:10;
-	} s;
-	struct cvmx_l2c_lckoff_s cn30xx;
-	struct cvmx_l2c_lckoff_s cn31xx;
-	struct cvmx_l2c_lckoff_s cn38xx;
-	struct cvmx_l2c_lckoff_s cn38xxp2;
-	struct cvmx_l2c_lckoff_s cn50xx;
-	struct cvmx_l2c_lckoff_s cn52xx;
-	struct cvmx_l2c_lckoff_s cn52xxp1;
-	struct cvmx_l2c_lckoff_s cn56xx;
-	struct cvmx_l2c_lckoff_s cn56xxp1;
-	struct cvmx_l2c_lckoff_s cn58xx;
-	struct cvmx_l2c_lckoff_s cn58xxp1;
-};
-
-union cvmx_l2c_lfb0 {
-	uint64_t u64;
-	struct cvmx_l2c_lfb0_s {
-		uint64_t reserved_32_63:32;
-		uint64_t stcpnd:1;
-		uint64_t stpnd:1;
-		uint64_t stinv:1;
-		uint64_t stcfl:1;
-		uint64_t vam:1;
-		uint64_t inxt:4;
-		uint64_t itl:1;
-		uint64_t ihd:1;
-		uint64_t set:3;
-		uint64_t vabnum:4;
-		uint64_t sid:9;
-		uint64_t cmd:4;
-		uint64_t vld:1;
-	} s;
-	struct cvmx_l2c_lfb0_cn30xx {
-		uint64_t reserved_32_63:32;
-		uint64_t stcpnd:1;
-		uint64_t stpnd:1;
-		uint64_t stinv:1;
-		uint64_t stcfl:1;
-		uint64_t vam:1;
-		uint64_t reserved_25_26:2;
-		uint64_t inxt:2;
-		uint64_t itl:1;
-		uint64_t ihd:1;
-		uint64_t reserved_20_20:1;
-		uint64_t set:2;
-		uint64_t reserved_16_17:2;
-		uint64_t vabnum:2;
-		uint64_t sid:9;
-		uint64_t cmd:4;
-		uint64_t vld:1;
-	} cn30xx;
-	struct cvmx_l2c_lfb0_cn31xx {
-		uint64_t reserved_32_63:32;
-		uint64_t stcpnd:1;
-		uint64_t stpnd:1;
-		uint64_t stinv:1;
-		uint64_t stcfl:1;
-		uint64_t vam:1;
-		uint64_t reserved_26_26:1;
-		uint64_t inxt:3;
-		uint64_t itl:1;
-		uint64_t ihd:1;
-		uint64_t reserved_20_20:1;
-		uint64_t set:2;
-		uint64_t reserved_17_17:1;
-		uint64_t vabnum:3;
-		uint64_t sid:9;
-		uint64_t cmd:4;
-		uint64_t vld:1;
-	} cn31xx;
-	struct cvmx_l2c_lfb0_s cn38xx;
-	struct cvmx_l2c_lfb0_s cn38xxp2;
-	struct cvmx_l2c_lfb0_cn50xx {
-		uint64_t reserved_32_63:32;
-		uint64_t stcpnd:1;
-		uint64_t stpnd:1;
-		uint64_t stinv:1;
-		uint64_t stcfl:1;
-		uint64_t vam:1;
-		uint64_t reserved_26_26:1;
-		uint64_t inxt:3;
-		uint64_t itl:1;
-		uint64_t ihd:1;
-		uint64_t set:3;
-		uint64_t reserved_17_17:1;
-		uint64_t vabnum:3;
-		uint64_t sid:9;
-		uint64_t cmd:4;
-		uint64_t vld:1;
-	} cn50xx;
-	struct cvmx_l2c_lfb0_cn50xx cn52xx;
-	struct cvmx_l2c_lfb0_cn50xx cn52xxp1;
-	struct cvmx_l2c_lfb0_s cn56xx;
-	struct cvmx_l2c_lfb0_s cn56xxp1;
-	struct cvmx_l2c_lfb0_s cn58xx;
-	struct cvmx_l2c_lfb0_s cn58xxp1;
-};
-
-union cvmx_l2c_lfb1 {
-	uint64_t u64;
-	struct cvmx_l2c_lfb1_s {
-		uint64_t reserved_19_63:45;
-		uint64_t dsgoing:1;
-		uint64_t bid:2;
-		uint64_t wtrsp:1;
-		uint64_t wtdw:1;
-		uint64_t wtdq:1;
-		uint64_t wtwhp:1;
-		uint64_t wtwhf:1;
-		uint64_t wtwrm:1;
-		uint64_t wtstm:1;
-		uint64_t wtrda:1;
-		uint64_t wtstdt:1;
-		uint64_t wtstrsp:1;
-		uint64_t wtstrsc:1;
-		uint64_t wtvtm:1;
-		uint64_t wtmfl:1;
-		uint64_t prbrty:1;
-		uint64_t wtprb:1;
-		uint64_t vld:1;
-	} s;
-	struct cvmx_l2c_lfb1_s cn30xx;
-	struct cvmx_l2c_lfb1_s cn31xx;
-	struct cvmx_l2c_lfb1_s cn38xx;
-	struct cvmx_l2c_lfb1_s cn38xxp2;
-	struct cvmx_l2c_lfb1_s cn50xx;
-	struct cvmx_l2c_lfb1_s cn52xx;
-	struct cvmx_l2c_lfb1_s cn52xxp1;
-	struct cvmx_l2c_lfb1_s cn56xx;
-	struct cvmx_l2c_lfb1_s cn56xxp1;
-	struct cvmx_l2c_lfb1_s cn58xx;
-	struct cvmx_l2c_lfb1_s cn58xxp1;
-};
-
-union cvmx_l2c_lfb2 {
-	uint64_t u64;
-	struct cvmx_l2c_lfb2_s {
-		uint64_t reserved_0_63:64;
-	} s;
-	struct cvmx_l2c_lfb2_cn30xx {
-		uint64_t reserved_27_63:37;
-		uint64_t lfb_tag:19;
-		uint64_t lfb_idx:8;
-	} cn30xx;
-	struct cvmx_l2c_lfb2_cn31xx {
-		uint64_t reserved_27_63:37;
-		uint64_t lfb_tag:17;
-		uint64_t lfb_idx:10;
-	} cn31xx;
-	struct cvmx_l2c_lfb2_cn31xx cn38xx;
-	struct cvmx_l2c_lfb2_cn31xx cn38xxp2;
-	struct cvmx_l2c_lfb2_cn50xx {
-		uint64_t reserved_27_63:37;
-		uint64_t lfb_tag:20;
-		uint64_t lfb_idx:7;
-	} cn50xx;
-	struct cvmx_l2c_lfb2_cn52xx {
-		uint64_t reserved_27_63:37;
-		uint64_t lfb_tag:18;
-		uint64_t lfb_idx:9;
-	} cn52xx;
-	struct cvmx_l2c_lfb2_cn52xx cn52xxp1;
-	struct cvmx_l2c_lfb2_cn56xx {
-		uint64_t reserved_27_63:37;
-		uint64_t lfb_tag:16;
-		uint64_t lfb_idx:11;
-	} cn56xx;
-	struct cvmx_l2c_lfb2_cn56xx cn56xxp1;
-	struct cvmx_l2c_lfb2_cn56xx cn58xx;
-	struct cvmx_l2c_lfb2_cn56xx cn58xxp1;
-};
-
-union cvmx_l2c_lfb3 {
-	uint64_t u64;
-	struct cvmx_l2c_lfb3_s {
-		uint64_t reserved_5_63:59;
-		uint64_t stpartdis:1;
-		uint64_t lfb_hwm:4;
-	} s;
-	struct cvmx_l2c_lfb3_cn30xx {
-		uint64_t reserved_5_63:59;
-		uint64_t stpartdis:1;
-		uint64_t reserved_2_3:2;
-		uint64_t lfb_hwm:2;
-	} cn30xx;
-	struct cvmx_l2c_lfb3_cn31xx {
-		uint64_t reserved_5_63:59;
-		uint64_t stpartdis:1;
-		uint64_t reserved_3_3:1;
-		uint64_t lfb_hwm:3;
-	} cn31xx;
-	struct cvmx_l2c_lfb3_s cn38xx;
-	struct cvmx_l2c_lfb3_s cn38xxp2;
-	struct cvmx_l2c_lfb3_cn31xx cn50xx;
-	struct cvmx_l2c_lfb3_cn31xx cn52xx;
-	struct cvmx_l2c_lfb3_cn31xx cn52xxp1;
-	struct cvmx_l2c_lfb3_s cn56xx;
-	struct cvmx_l2c_lfb3_s cn56xxp1;
-	struct cvmx_l2c_lfb3_s cn58xx;
-	struct cvmx_l2c_lfb3_s cn58xxp1;
-};
-
-union cvmx_l2c_oob {
-	uint64_t u64;
-	struct cvmx_l2c_oob_s {
-		uint64_t reserved_2_63:62;
-		uint64_t dwbena:1;
-		uint64_t stena:1;
-	} s;
-	struct cvmx_l2c_oob_s cn52xx;
-	struct cvmx_l2c_oob_s cn52xxp1;
-	struct cvmx_l2c_oob_s cn56xx;
-	struct cvmx_l2c_oob_s cn56xxp1;
-};
-
-union cvmx_l2c_oob1 {
-	uint64_t u64;
-	struct cvmx_l2c_oob1_s {
-		uint64_t fadr:27;
-		uint64_t fsrc:1;
-		uint64_t reserved_34_35:2;
-		uint64_t sadr:14;
-		uint64_t reserved_14_19:6;
-		uint64_t size:14;
-	} s;
-	struct cvmx_l2c_oob1_s cn52xx;
-	struct cvmx_l2c_oob1_s cn52xxp1;
-	struct cvmx_l2c_oob1_s cn56xx;
-	struct cvmx_l2c_oob1_s cn56xxp1;
-};
-
-union cvmx_l2c_oob2 {
-	uint64_t u64;
-	struct cvmx_l2c_oob2_s {
-		uint64_t fadr:27;
-		uint64_t fsrc:1;
-		uint64_t reserved_34_35:2;
-		uint64_t sadr:14;
-		uint64_t reserved_14_19:6;
-		uint64_t size:14;
-	} s;
-	struct cvmx_l2c_oob2_s cn52xx;
-	struct cvmx_l2c_oob2_s cn52xxp1;
-	struct cvmx_l2c_oob2_s cn56xx;
-	struct cvmx_l2c_oob2_s cn56xxp1;
-};
-
-union cvmx_l2c_oob3 {
-	uint64_t u64;
-	struct cvmx_l2c_oob3_s {
-		uint64_t fadr:27;
-		uint64_t fsrc:1;
-		uint64_t reserved_34_35:2;
-		uint64_t sadr:14;
-		uint64_t reserved_14_19:6;
-		uint64_t size:14;
-	} s;
-	struct cvmx_l2c_oob3_s cn52xx;
-	struct cvmx_l2c_oob3_s cn52xxp1;
-	struct cvmx_l2c_oob3_s cn56xx;
-	struct cvmx_l2c_oob3_s cn56xxp1;
-};
-
-union cvmx_l2c_pfcx {
-	uint64_t u64;
-	struct cvmx_l2c_pfcx_s {
-		uint64_t reserved_36_63:28;
-		uint64_t pfcnt0:36;
-	} s;
-	struct cvmx_l2c_pfcx_s cn30xx;
-	struct cvmx_l2c_pfcx_s cn31xx;
-	struct cvmx_l2c_pfcx_s cn38xx;
-	struct cvmx_l2c_pfcx_s cn38xxp2;
-	struct cvmx_l2c_pfcx_s cn50xx;
-	struct cvmx_l2c_pfcx_s cn52xx;
-	struct cvmx_l2c_pfcx_s cn52xxp1;
-	struct cvmx_l2c_pfcx_s cn56xx;
-	struct cvmx_l2c_pfcx_s cn56xxp1;
-	struct cvmx_l2c_pfcx_s cn58xx;
-	struct cvmx_l2c_pfcx_s cn58xxp1;
-};
-
-union cvmx_l2c_pfctl {
-	uint64_t u64;
-	struct cvmx_l2c_pfctl_s {
-		uint64_t reserved_36_63:28;
-		uint64_t cnt3rdclr:1;
-		uint64_t cnt2rdclr:1;
-		uint64_t cnt1rdclr:1;
-		uint64_t cnt0rdclr:1;
-		uint64_t cnt3ena:1;
-		uint64_t cnt3clr:1;
-		uint64_t cnt3sel:6;
-		uint64_t cnt2ena:1;
-		uint64_t cnt2clr:1;
-		uint64_t cnt2sel:6;
-		uint64_t cnt1ena:1;
-		uint64_t cnt1clr:1;
-		uint64_t cnt1sel:6;
-		uint64_t cnt0ena:1;
-		uint64_t cnt0clr:1;
-		uint64_t cnt0sel:6;
-	} s;
-	struct cvmx_l2c_pfctl_s cn30xx;
-	struct cvmx_l2c_pfctl_s cn31xx;
-	struct cvmx_l2c_pfctl_s cn38xx;
-	struct cvmx_l2c_pfctl_s cn38xxp2;
-	struct cvmx_l2c_pfctl_s cn50xx;
-	struct cvmx_l2c_pfctl_s cn52xx;
-	struct cvmx_l2c_pfctl_s cn52xxp1;
-	struct cvmx_l2c_pfctl_s cn56xx;
-	struct cvmx_l2c_pfctl_s cn56xxp1;
-	struct cvmx_l2c_pfctl_s cn58xx;
-	struct cvmx_l2c_pfctl_s cn58xxp1;
-};
-
-union cvmx_l2c_ppgrp {
-	uint64_t u64;
-	struct cvmx_l2c_ppgrp_s {
-		uint64_t reserved_24_63:40;
-		uint64_t pp11grp:2;
-		uint64_t pp10grp:2;
-		uint64_t pp9grp:2;
-		uint64_t pp8grp:2;
-		uint64_t pp7grp:2;
-		uint64_t pp6grp:2;
-		uint64_t pp5grp:2;
-		uint64_t pp4grp:2;
-		uint64_t pp3grp:2;
-		uint64_t pp2grp:2;
-		uint64_t pp1grp:2;
-		uint64_t pp0grp:2;
-	} s;
-	struct cvmx_l2c_ppgrp_cn52xx {
-		uint64_t reserved_8_63:56;
-		uint64_t pp3grp:2;
-		uint64_t pp2grp:2;
-		uint64_t pp1grp:2;
-		uint64_t pp0grp:2;
-	} cn52xx;
-	struct cvmx_l2c_ppgrp_cn52xx cn52xxp1;
-	struct cvmx_l2c_ppgrp_s cn56xx;
-	struct cvmx_l2c_ppgrp_s cn56xxp1;
-};
-
-union cvmx_l2c_spar0 {
-	uint64_t u64;
-	struct cvmx_l2c_spar0_s {
-		uint64_t reserved_32_63:32;
-		uint64_t umsk3:8;
-		uint64_t umsk2:8;
-		uint64_t umsk1:8;
-		uint64_t umsk0:8;
-	} s;
-	struct cvmx_l2c_spar0_cn30xx {
-		uint64_t reserved_4_63:60;
-		uint64_t umsk0:4;
-	} cn30xx;
-	struct cvmx_l2c_spar0_cn31xx {
-		uint64_t reserved_12_63:52;
-		uint64_t umsk1:4;
-		uint64_t reserved_4_7:4;
-		uint64_t umsk0:4;
-	} cn31xx;
-	struct cvmx_l2c_spar0_s cn38xx;
-	struct cvmx_l2c_spar0_s cn38xxp2;
-	struct cvmx_l2c_spar0_cn50xx {
-		uint64_t reserved_16_63:48;
-		uint64_t umsk1:8;
-		uint64_t umsk0:8;
-	} cn50xx;
-	struct cvmx_l2c_spar0_s cn52xx;
-	struct cvmx_l2c_spar0_s cn52xxp1;
-	struct cvmx_l2c_spar0_s cn56xx;
-	struct cvmx_l2c_spar0_s cn56xxp1;
-	struct cvmx_l2c_spar0_s cn58xx;
-	struct cvmx_l2c_spar0_s cn58xxp1;
-};
-
-union cvmx_l2c_spar1 {
-	uint64_t u64;
-	struct cvmx_l2c_spar1_s {
-		uint64_t reserved_32_63:32;
-		uint64_t umsk7:8;
-		uint64_t umsk6:8;
-		uint64_t umsk5:8;
-		uint64_t umsk4:8;
-	} s;
-	struct cvmx_l2c_spar1_s cn38xx;
-	struct cvmx_l2c_spar1_s cn38xxp2;
-	struct cvmx_l2c_spar1_s cn56xx;
-	struct cvmx_l2c_spar1_s cn56xxp1;
-	struct cvmx_l2c_spar1_s cn58xx;
-	struct cvmx_l2c_spar1_s cn58xxp1;
-};
-
-union cvmx_l2c_spar2 {
-	uint64_t u64;
-	struct cvmx_l2c_spar2_s {
-		uint64_t reserved_32_63:32;
-		uint64_t umsk11:8;
-		uint64_t umsk10:8;
-		uint64_t umsk9:8;
-		uint64_t umsk8:8;
-	} s;
-	struct cvmx_l2c_spar2_s cn38xx;
-	struct cvmx_l2c_spar2_s cn38xxp2;
-	struct cvmx_l2c_spar2_s cn56xx;
-	struct cvmx_l2c_spar2_s cn56xxp1;
-	struct cvmx_l2c_spar2_s cn58xx;
-	struct cvmx_l2c_spar2_s cn58xxp1;
-};
-
-union cvmx_l2c_spar3 {
-	uint64_t u64;
-	struct cvmx_l2c_spar3_s {
-		uint64_t reserved_32_63:32;
-		uint64_t umsk15:8;
-		uint64_t umsk14:8;
-		uint64_t umsk13:8;
-		uint64_t umsk12:8;
-	} s;
-	struct cvmx_l2c_spar3_s cn38xx;
-	struct cvmx_l2c_spar3_s cn38xxp2;
-	struct cvmx_l2c_spar3_s cn58xx;
-	struct cvmx_l2c_spar3_s cn58xxp1;
-};
-
-union cvmx_l2c_spar4 {
-	uint64_t u64;
-	struct cvmx_l2c_spar4_s {
-		uint64_t reserved_8_63:56;
-		uint64_t umskiob:8;
-	} s;
-	struct cvmx_l2c_spar4_cn30xx {
-		uint64_t reserved_4_63:60;
-		uint64_t umskiob:4;
-	} cn30xx;
-	struct cvmx_l2c_spar4_cn30xx cn31xx;
-	struct cvmx_l2c_spar4_s cn38xx;
-	struct cvmx_l2c_spar4_s cn38xxp2;
-	struct cvmx_l2c_spar4_s cn50xx;
-	struct cvmx_l2c_spar4_s cn52xx;
-	struct cvmx_l2c_spar4_s cn52xxp1;
-	struct cvmx_l2c_spar4_s cn56xx;
-	struct cvmx_l2c_spar4_s cn56xxp1;
-	struct cvmx_l2c_spar4_s cn58xx;
-	struct cvmx_l2c_spar4_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-l2c.h b/arch/mips/include/asm/octeon/cvmx-l2c.h
deleted file mode 100644
index 2a8c090..0000000
--- a/arch/mips/include/asm/octeon/cvmx-l2c.h
+++ /dev/null
@@ -1,325 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- *
- * Interface to the Level 2 Cache (L2C) control, measurement, and debugging
- * facilities.
- */
-
-#ifndef __CVMX_L2C_H__
-#define __CVMX_L2C_H__
-
-/* Deprecated macro, use function */
-#define CVMX_L2_ASSOC     cvmx_l2c_get_num_assoc()
-
-/* Deprecated macro, use function */
-#define CVMX_L2_SET_BITS  cvmx_l2c_get_set_bits()
-
-/* Deprecated macro, use function */
-#define CVMX_L2_SETS      cvmx_l2c_get_num_sets()
-
-#define CVMX_L2C_IDX_ADDR_SHIFT 7  /* based on 128 byte cache line size */
-#define CVMX_L2C_IDX_MASK       (cvmx_l2c_get_num_sets() - 1)
-
-/* Defines for index aliasing computations */
-#define CVMX_L2C_TAG_ADDR_ALIAS_SHIFT \
-	(CVMX_L2C_IDX_ADDR_SHIFT + cvmx_l2c_get_set_bits())
-
-#define CVMX_L2C_ALIAS_MASK \
-	(CVMX_L2C_IDX_MASK << CVMX_L2C_TAG_ADDR_ALIAS_SHIFT)
-
-union cvmx_l2c_tag {
-	uint64_t u64;
-	struct {
-		uint64_t reserved:28;
-		uint64_t V:1;	/* Line valid */
-		uint64_t D:1;	/* Line dirty */
-		uint64_t L:1;	/* Line locked */
-		uint64_t U:1;	/* Use, LRU eviction */
-		uint64_t addr:32;	/* Phys mem (not all bits valid) */
-	} s;
-};
-
-  /* L2C Performance Counter events. */
-enum cvmx_l2c_event {
-	CVMX_L2C_EVENT_CYCLES = 0,
-	CVMX_L2C_EVENT_INSTRUCTION_MISS = 1,
-	CVMX_L2C_EVENT_INSTRUCTION_HIT = 2,
-	CVMX_L2C_EVENT_DATA_MISS = 3,
-	CVMX_L2C_EVENT_DATA_HIT = 4,
-	CVMX_L2C_EVENT_MISS = 5,
-	CVMX_L2C_EVENT_HIT = 6,
-	CVMX_L2C_EVENT_VICTIM_HIT = 7,
-	CVMX_L2C_EVENT_INDEX_CONFLICT = 8,
-	CVMX_L2C_EVENT_TAG_PROBE = 9,
-	CVMX_L2C_EVENT_TAG_UPDATE = 10,
-	CVMX_L2C_EVENT_TAG_COMPLETE = 11,
-	CVMX_L2C_EVENT_TAG_DIRTY = 12,
-	CVMX_L2C_EVENT_DATA_STORE_NOP = 13,
-	CVMX_L2C_EVENT_DATA_STORE_READ = 14,
-	CVMX_L2C_EVENT_DATA_STORE_WRITE = 15,
-	CVMX_L2C_EVENT_FILL_DATA_VALID = 16,
-	CVMX_L2C_EVENT_WRITE_REQUEST = 17,
-	CVMX_L2C_EVENT_READ_REQUEST = 18,
-	CVMX_L2C_EVENT_WRITE_DATA_VALID = 19,
-	CVMX_L2C_EVENT_XMC_NOP = 20,
-	CVMX_L2C_EVENT_XMC_LDT = 21,
-	CVMX_L2C_EVENT_XMC_LDI = 22,
-	CVMX_L2C_EVENT_XMC_LDD = 23,
-	CVMX_L2C_EVENT_XMC_STF = 24,
-	CVMX_L2C_EVENT_XMC_STT = 25,
-	CVMX_L2C_EVENT_XMC_STP = 26,
-	CVMX_L2C_EVENT_XMC_STC = 27,
-	CVMX_L2C_EVENT_XMC_DWB = 28,
-	CVMX_L2C_EVENT_XMC_PL2 = 29,
-	CVMX_L2C_EVENT_XMC_PSL1 = 30,
-	CVMX_L2C_EVENT_XMC_IOBLD = 31,
-	CVMX_L2C_EVENT_XMC_IOBST = 32,
-	CVMX_L2C_EVENT_XMC_IOBDMA = 33,
-	CVMX_L2C_EVENT_XMC_IOBRSP = 34,
-	CVMX_L2C_EVENT_XMC_BUS_VALID = 35,
-	CVMX_L2C_EVENT_XMC_MEM_DATA = 36,
-	CVMX_L2C_EVENT_XMC_REFL_DATA = 37,
-	CVMX_L2C_EVENT_XMC_IOBRSP_DATA = 38,
-	CVMX_L2C_EVENT_RSC_NOP = 39,
-	CVMX_L2C_EVENT_RSC_STDN = 40,
-	CVMX_L2C_EVENT_RSC_FILL = 41,
-	CVMX_L2C_EVENT_RSC_REFL = 42,
-	CVMX_L2C_EVENT_RSC_STIN = 43,
-	CVMX_L2C_EVENT_RSC_SCIN = 44,
-	CVMX_L2C_EVENT_RSC_SCFL = 45,
-	CVMX_L2C_EVENT_RSC_SCDN = 46,
-	CVMX_L2C_EVENT_RSC_DATA_VALID = 47,
-	CVMX_L2C_EVENT_RSC_VALID_FILL = 48,
-	CVMX_L2C_EVENT_RSC_VALID_STRSP = 49,
-	CVMX_L2C_EVENT_RSC_VALID_REFL = 50,
-	CVMX_L2C_EVENT_LRF_REQ = 51,
-	CVMX_L2C_EVENT_DT_RD_ALLOC = 52,
-	CVMX_L2C_EVENT_DT_WR_INVAL = 53
-};
-
-/**
- * Configure one of the four L2 Cache performance counters to capture event
- * occurences.
- *
- * @counter:        The counter to configure. Range 0..3.
- * @event:          The type of L2 Cache event occurrence to count.
- * @clear_on_read:  When asserted, any read of the performance counter
- *                       clears the counter.
- *
- * The routine does not clear the counter.
- */
-void cvmx_l2c_config_perf(uint32_t counter,
-			  enum cvmx_l2c_event event, uint32_t clear_on_read);
-/**
- * Read the given L2 Cache performance counter. The counter must be configured
- * before reading, but this routine does not enforce this requirement.
- *
- * @counter:  The counter to configure. Range 0..3.
- *
- * Returns The current counter value.
- */
-uint64_t cvmx_l2c_read_perf(uint32_t counter);
-
-/**
- * Return the L2 Cache way partitioning for a given core.
- *
- * @core:  The core processor of interest.
- *
- * Returns    The mask specifying the partitioning. 0 bits in mask indicates
- *              the cache 'ways' that a core can evict from.
- *            -1 on error
- */
-int cvmx_l2c_get_core_way_partition(uint32_t core);
-
-/**
- * Partitions the L2 cache for a core
- *
- * @core:  The core that the partitioning applies to.
- *
- * @mask: The partitioning of the ways expressed as a binary mask. A 0
- *        bit allows the core to evict cache lines from a way, while a
- *        1 bit blocks the core from evicting any lines from that
- *        way. There must be at least one allowed way (0 bit) in the
- *        mask.
- *
- * If any ways are blocked for all cores and the HW blocks, then those
- * ways will never have any cache lines evicted from them.  All cores
- * and the hardware blocks are free to read from all ways regardless
- * of the partitioning.
- */
-int cvmx_l2c_set_core_way_partition(uint32_t core, uint32_t mask);
-
-/**
- * Return the L2 Cache way partitioning for the hw blocks.
- *
- * Returns    The mask specifying the reserved way. 0 bits in mask indicates
- *              the cache 'ways' that a core can evict from.
- *            -1 on error
- */
-int cvmx_l2c_get_hw_way_partition(void);
-
-/**
- * Partitions the L2 cache for the hardware blocks.
- *
- * @mask: The partitioning of the ways expressed as a binary mask. A 0
- *        bit allows the core to evict cache lines from a way, while a
- *        1 bit blocks the core from evicting any lines from that
- *        way. There must be at least one allowed way (0 bit) in the
- *        mask.
- *
- * If any ways are blocked for all cores and the HW blocks, then those
- * ways will never have any cache lines evicted from them.  All cores
- * and the hardware blocks are free to read from all ways regardless
- * of the partitioning.
- */
-int cvmx_l2c_set_hw_way_partition(uint32_t mask);
-
-/**
- * Locks a line in the L2 cache at the specified physical address
- *
- * @addr:   physical address of line to lock
- *
- * Returns 0 on success,
- *         1 if line not locked.
- */
-int cvmx_l2c_lock_line(uint64_t addr);
-
-/**
- * Locks a specified memory region in the L2 cache.
- *
- * Note that if not all lines can be locked, that means that all
- * but one of the ways (associations) available to the locking
- * core are locked.  Having only 1 association available for
- * normal caching may have a significant adverse affect on performance.
- * Care should be taken to ensure that enough of the L2 cache is left
- * unlocked to allow for normal caching of DRAM.
- *
- * @start:  Physical address of the start of the region to lock
- * @len:    Length (in bytes) of region to lock
- *
- * Returns Number of requested lines that where not locked.
- *         0 on success (all locked)
- */
-int cvmx_l2c_lock_mem_region(uint64_t start, uint64_t len);
-
-/**
- * Unlock and flush a cache line from the L2 cache.
- * IMPORTANT: Must only be run by one core at a time due to use
- * of L2C debug features.
- * Note that this function will flush a matching but unlocked cache line.
- * (If address is not in L2, no lines are flushed.)
- *
- * @address: Physical address to unlock
- *
- * Returns 0: line not unlocked
- *         1: line unlocked
- */
-int cvmx_l2c_unlock_line(uint64_t address);
-
-/**
- * Unlocks a region of memory that is locked in the L2 cache
- *
- * @start:  start physical address
- * @len:    length (in bytes) to unlock
- *
- * Returns Number of locked lines that the call unlocked
- */
-int cvmx_l2c_unlock_mem_region(uint64_t start, uint64_t len);
-
-/**
- * Read the L2 controller tag for a given location in L2
- *
- * @association:
- *               Which association to read line from
- * @index:  Which way to read from.
- *
- * Returns l2c tag structure for line requested.
- */
-union cvmx_l2c_tag cvmx_l2c_get_tag(uint32_t association, uint32_t index);
-
-/* Wrapper around deprecated old function name */
-static inline union cvmx_l2c_tag cvmx_get_l2c_tag(uint32_t association,
-					      uint32_t index)
-{
-	return cvmx_l2c_get_tag(association, index);
-}
-
-/**
- * Returns the cache index for a given physical address
- *
- * @addr:   physical address
- *
- * Returns L2 cache index
- */
-uint32_t cvmx_l2c_address_to_index(uint64_t addr);
-
-/**
- * Flushes (and unlocks) the entire L2 cache.
- * IMPORTANT: Must only be run by one core at a time due to use
- * of L2C debug features.
- */
-void cvmx_l2c_flush(void);
-
-/**
- *
- * Returns Returns the size of the L2 cache in bytes,
- * -1 on error (unrecognized model)
- */
-int cvmx_l2c_get_cache_size_bytes(void);
-
-/**
- * Return the number of sets in the L2 Cache
- *
- * Returns
- */
-int cvmx_l2c_get_num_sets(void);
-
-/**
- * Return log base 2 of the number of sets in the L2 cache
- * Returns
- */
-int cvmx_l2c_get_set_bits(void);
-/**
- * Return the number of associations in the L2 Cache
- *
- * Returns
- */
-int cvmx_l2c_get_num_assoc(void);
-
-/**
- * Flush a line from the L2 cache
- * This should only be called from one core at a time, as this routine
- * sets the core to the 'debug' core in order to flush the line.
- *
- * @assoc:  Association (or way) to flush
- * @index:  Index to flush
- */
-void cvmx_l2c_flush_line(uint32_t assoc, uint32_t index);
-
-#endif /* __CVMX_L2C_H__ */
diff --git a/arch/mips/include/asm/octeon/cvmx-l2d-defs.h b/arch/mips/include/asm/octeon/cvmx-l2d-defs.h
deleted file mode 100644
index d7102d4..0000000
--- a/arch/mips/include/asm/octeon/cvmx-l2d-defs.h
+++ /dev/null
@@ -1,369 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_L2D_DEFS_H__
-#define __CVMX_L2D_DEFS_H__
-
-#define CVMX_L2D_BST0 \
-	 CVMX_ADD_IO_SEG(0x0001180080000780ull)
-#define CVMX_L2D_BST1 \
-	 CVMX_ADD_IO_SEG(0x0001180080000788ull)
-#define CVMX_L2D_BST2 \
-	 CVMX_ADD_IO_SEG(0x0001180080000790ull)
-#define CVMX_L2D_BST3 \
-	 CVMX_ADD_IO_SEG(0x0001180080000798ull)
-#define CVMX_L2D_ERR \
-	 CVMX_ADD_IO_SEG(0x0001180080000010ull)
-#define CVMX_L2D_FADR \
-	 CVMX_ADD_IO_SEG(0x0001180080000018ull)
-#define CVMX_L2D_FSYN0 \
-	 CVMX_ADD_IO_SEG(0x0001180080000020ull)
-#define CVMX_L2D_FSYN1 \
-	 CVMX_ADD_IO_SEG(0x0001180080000028ull)
-#define CVMX_L2D_FUS0 \
-	 CVMX_ADD_IO_SEG(0x00011800800007A0ull)
-#define CVMX_L2D_FUS1 \
-	 CVMX_ADD_IO_SEG(0x00011800800007A8ull)
-#define CVMX_L2D_FUS2 \
-	 CVMX_ADD_IO_SEG(0x00011800800007B0ull)
-#define CVMX_L2D_FUS3 \
-	 CVMX_ADD_IO_SEG(0x00011800800007B8ull)
-
-union cvmx_l2d_bst0 {
-	uint64_t u64;
-	struct cvmx_l2d_bst0_s {
-		uint64_t reserved_35_63:29;
-		uint64_t ftl:1;
-		uint64_t q0stat:34;
-	} s;
-	struct cvmx_l2d_bst0_s cn30xx;
-	struct cvmx_l2d_bst0_s cn31xx;
-	struct cvmx_l2d_bst0_s cn38xx;
-	struct cvmx_l2d_bst0_s cn38xxp2;
-	struct cvmx_l2d_bst0_s cn50xx;
-	struct cvmx_l2d_bst0_s cn52xx;
-	struct cvmx_l2d_bst0_s cn52xxp1;
-	struct cvmx_l2d_bst0_s cn56xx;
-	struct cvmx_l2d_bst0_s cn56xxp1;
-	struct cvmx_l2d_bst0_s cn58xx;
-	struct cvmx_l2d_bst0_s cn58xxp1;
-};
-
-union cvmx_l2d_bst1 {
-	uint64_t u64;
-	struct cvmx_l2d_bst1_s {
-		uint64_t reserved_34_63:30;
-		uint64_t q1stat:34;
-	} s;
-	struct cvmx_l2d_bst1_s cn30xx;
-	struct cvmx_l2d_bst1_s cn31xx;
-	struct cvmx_l2d_bst1_s cn38xx;
-	struct cvmx_l2d_bst1_s cn38xxp2;
-	struct cvmx_l2d_bst1_s cn50xx;
-	struct cvmx_l2d_bst1_s cn52xx;
-	struct cvmx_l2d_bst1_s cn52xxp1;
-	struct cvmx_l2d_bst1_s cn56xx;
-	struct cvmx_l2d_bst1_s cn56xxp1;
-	struct cvmx_l2d_bst1_s cn58xx;
-	struct cvmx_l2d_bst1_s cn58xxp1;
-};
-
-union cvmx_l2d_bst2 {
-	uint64_t u64;
-	struct cvmx_l2d_bst2_s {
-		uint64_t reserved_34_63:30;
-		uint64_t q2stat:34;
-	} s;
-	struct cvmx_l2d_bst2_s cn30xx;
-	struct cvmx_l2d_bst2_s cn31xx;
-	struct cvmx_l2d_bst2_s cn38xx;
-	struct cvmx_l2d_bst2_s cn38xxp2;
-	struct cvmx_l2d_bst2_s cn50xx;
-	struct cvmx_l2d_bst2_s cn52xx;
-	struct cvmx_l2d_bst2_s cn52xxp1;
-	struct cvmx_l2d_bst2_s cn56xx;
-	struct cvmx_l2d_bst2_s cn56xxp1;
-	struct cvmx_l2d_bst2_s cn58xx;
-	struct cvmx_l2d_bst2_s cn58xxp1;
-};
-
-union cvmx_l2d_bst3 {
-	uint64_t u64;
-	struct cvmx_l2d_bst3_s {
-		uint64_t reserved_34_63:30;
-		uint64_t q3stat:34;
-	} s;
-	struct cvmx_l2d_bst3_s cn30xx;
-	struct cvmx_l2d_bst3_s cn31xx;
-	struct cvmx_l2d_bst3_s cn38xx;
-	struct cvmx_l2d_bst3_s cn38xxp2;
-	struct cvmx_l2d_bst3_s cn50xx;
-	struct cvmx_l2d_bst3_s cn52xx;
-	struct cvmx_l2d_bst3_s cn52xxp1;
-	struct cvmx_l2d_bst3_s cn56xx;
-	struct cvmx_l2d_bst3_s cn56xxp1;
-	struct cvmx_l2d_bst3_s cn58xx;
-	struct cvmx_l2d_bst3_s cn58xxp1;
-};
-
-union cvmx_l2d_err {
-	uint64_t u64;
-	struct cvmx_l2d_err_s {
-		uint64_t reserved_6_63:58;
-		uint64_t bmhclsel:1;
-		uint64_t ded_err:1;
-		uint64_t sec_err:1;
-		uint64_t ded_intena:1;
-		uint64_t sec_intena:1;
-		uint64_t ecc_ena:1;
-	} s;
-	struct cvmx_l2d_err_s cn30xx;
-	struct cvmx_l2d_err_s cn31xx;
-	struct cvmx_l2d_err_s cn38xx;
-	struct cvmx_l2d_err_s cn38xxp2;
-	struct cvmx_l2d_err_s cn50xx;
-	struct cvmx_l2d_err_s cn52xx;
-	struct cvmx_l2d_err_s cn52xxp1;
-	struct cvmx_l2d_err_s cn56xx;
-	struct cvmx_l2d_err_s cn56xxp1;
-	struct cvmx_l2d_err_s cn58xx;
-	struct cvmx_l2d_err_s cn58xxp1;
-};
-
-union cvmx_l2d_fadr {
-	uint64_t u64;
-	struct cvmx_l2d_fadr_s {
-		uint64_t reserved_19_63:45;
-		uint64_t fadru:1;
-		uint64_t fowmsk:4;
-		uint64_t fset:3;
-		uint64_t fadr:11;
-	} s;
-	struct cvmx_l2d_fadr_cn30xx {
-		uint64_t reserved_18_63:46;
-		uint64_t fowmsk:4;
-		uint64_t reserved_13_13:1;
-		uint64_t fset:2;
-		uint64_t reserved_9_10:2;
-		uint64_t fadr:9;
-	} cn30xx;
-	struct cvmx_l2d_fadr_cn31xx {
-		uint64_t reserved_18_63:46;
-		uint64_t fowmsk:4;
-		uint64_t reserved_13_13:1;
-		uint64_t fset:2;
-		uint64_t reserved_10_10:1;
-		uint64_t fadr:10;
-	} cn31xx;
-	struct cvmx_l2d_fadr_cn38xx {
-		uint64_t reserved_18_63:46;
-		uint64_t fowmsk:4;
-		uint64_t fset:3;
-		uint64_t fadr:11;
-	} cn38xx;
-	struct cvmx_l2d_fadr_cn38xx cn38xxp2;
-	struct cvmx_l2d_fadr_cn50xx {
-		uint64_t reserved_18_63:46;
-		uint64_t fowmsk:4;
-		uint64_t fset:3;
-		uint64_t reserved_8_10:3;
-		uint64_t fadr:8;
-	} cn50xx;
-	struct cvmx_l2d_fadr_cn52xx {
-		uint64_t reserved_18_63:46;
-		uint64_t fowmsk:4;
-		uint64_t fset:3;
-		uint64_t reserved_10_10:1;
-		uint64_t fadr:10;
-	} cn52xx;
-	struct cvmx_l2d_fadr_cn52xx cn52xxp1;
-	struct cvmx_l2d_fadr_s cn56xx;
-	struct cvmx_l2d_fadr_s cn56xxp1;
-	struct cvmx_l2d_fadr_s cn58xx;
-	struct cvmx_l2d_fadr_s cn58xxp1;
-};
-
-union cvmx_l2d_fsyn0 {
-	uint64_t u64;
-	struct cvmx_l2d_fsyn0_s {
-		uint64_t reserved_20_63:44;
-		uint64_t fsyn_ow1:10;
-		uint64_t fsyn_ow0:10;
-	} s;
-	struct cvmx_l2d_fsyn0_s cn30xx;
-	struct cvmx_l2d_fsyn0_s cn31xx;
-	struct cvmx_l2d_fsyn0_s cn38xx;
-	struct cvmx_l2d_fsyn0_s cn38xxp2;
-	struct cvmx_l2d_fsyn0_s cn50xx;
-	struct cvmx_l2d_fsyn0_s cn52xx;
-	struct cvmx_l2d_fsyn0_s cn52xxp1;
-	struct cvmx_l2d_fsyn0_s cn56xx;
-	struct cvmx_l2d_fsyn0_s cn56xxp1;
-	struct cvmx_l2d_fsyn0_s cn58xx;
-	struct cvmx_l2d_fsyn0_s cn58xxp1;
-};
-
-union cvmx_l2d_fsyn1 {
-	uint64_t u64;
-	struct cvmx_l2d_fsyn1_s {
-		uint64_t reserved_20_63:44;
-		uint64_t fsyn_ow3:10;
-		uint64_t fsyn_ow2:10;
-	} s;
-	struct cvmx_l2d_fsyn1_s cn30xx;
-	struct cvmx_l2d_fsyn1_s cn31xx;
-	struct cvmx_l2d_fsyn1_s cn38xx;
-	struct cvmx_l2d_fsyn1_s cn38xxp2;
-	struct cvmx_l2d_fsyn1_s cn50xx;
-	struct cvmx_l2d_fsyn1_s cn52xx;
-	struct cvmx_l2d_fsyn1_s cn52xxp1;
-	struct cvmx_l2d_fsyn1_s cn56xx;
-	struct cvmx_l2d_fsyn1_s cn56xxp1;
-	struct cvmx_l2d_fsyn1_s cn58xx;
-	struct cvmx_l2d_fsyn1_s cn58xxp1;
-};
-
-union cvmx_l2d_fus0 {
-	uint64_t u64;
-	struct cvmx_l2d_fus0_s {
-		uint64_t reserved_34_63:30;
-		uint64_t q0fus:34;
-	} s;
-	struct cvmx_l2d_fus0_s cn30xx;
-	struct cvmx_l2d_fus0_s cn31xx;
-	struct cvmx_l2d_fus0_s cn38xx;
-	struct cvmx_l2d_fus0_s cn38xxp2;
-	struct cvmx_l2d_fus0_s cn50xx;
-	struct cvmx_l2d_fus0_s cn52xx;
-	struct cvmx_l2d_fus0_s cn52xxp1;
-	struct cvmx_l2d_fus0_s cn56xx;
-	struct cvmx_l2d_fus0_s cn56xxp1;
-	struct cvmx_l2d_fus0_s cn58xx;
-	struct cvmx_l2d_fus0_s cn58xxp1;
-};
-
-union cvmx_l2d_fus1 {
-	uint64_t u64;
-	struct cvmx_l2d_fus1_s {
-		uint64_t reserved_34_63:30;
-		uint64_t q1fus:34;
-	} s;
-	struct cvmx_l2d_fus1_s cn30xx;
-	struct cvmx_l2d_fus1_s cn31xx;
-	struct cvmx_l2d_fus1_s cn38xx;
-	struct cvmx_l2d_fus1_s cn38xxp2;
-	struct cvmx_l2d_fus1_s cn50xx;
-	struct cvmx_l2d_fus1_s cn52xx;
-	struct cvmx_l2d_fus1_s cn52xxp1;
-	struct cvmx_l2d_fus1_s cn56xx;
-	struct cvmx_l2d_fus1_s cn56xxp1;
-	struct cvmx_l2d_fus1_s cn58xx;
-	struct cvmx_l2d_fus1_s cn58xxp1;
-};
-
-union cvmx_l2d_fus2 {
-	uint64_t u64;
-	struct cvmx_l2d_fus2_s {
-		uint64_t reserved_34_63:30;
-		uint64_t q2fus:34;
-	} s;
-	struct cvmx_l2d_fus2_s cn30xx;
-	struct cvmx_l2d_fus2_s cn31xx;
-	struct cvmx_l2d_fus2_s cn38xx;
-	struct cvmx_l2d_fus2_s cn38xxp2;
-	struct cvmx_l2d_fus2_s cn50xx;
-	struct cvmx_l2d_fus2_s cn52xx;
-	struct cvmx_l2d_fus2_s cn52xxp1;
-	struct cvmx_l2d_fus2_s cn56xx;
-	struct cvmx_l2d_fus2_s cn56xxp1;
-	struct cvmx_l2d_fus2_s cn58xx;
-	struct cvmx_l2d_fus2_s cn58xxp1;
-};
-
-union cvmx_l2d_fus3 {
-	uint64_t u64;
-	struct cvmx_l2d_fus3_s {
-		uint64_t reserved_40_63:24;
-		uint64_t ema_ctl:3;
-		uint64_t reserved_34_36:3;
-		uint64_t q3fus:34;
-	} s;
-	struct cvmx_l2d_fus3_cn30xx {
-		uint64_t reserved_35_63:29;
-		uint64_t crip_64k:1;
-		uint64_t q3fus:34;
-	} cn30xx;
-	struct cvmx_l2d_fus3_cn31xx {
-		uint64_t reserved_35_63:29;
-		uint64_t crip_128k:1;
-		uint64_t q3fus:34;
-	} cn31xx;
-	struct cvmx_l2d_fus3_cn38xx {
-		uint64_t reserved_36_63:28;
-		uint64_t crip_256k:1;
-		uint64_t crip_512k:1;
-		uint64_t q3fus:34;
-	} cn38xx;
-	struct cvmx_l2d_fus3_cn38xx cn38xxp2;
-	struct cvmx_l2d_fus3_cn50xx {
-		uint64_t reserved_40_63:24;
-		uint64_t ema_ctl:3;
-		uint64_t reserved_36_36:1;
-		uint64_t crip_32k:1;
-		uint64_t crip_64k:1;
-		uint64_t q3fus:34;
-	} cn50xx;
-	struct cvmx_l2d_fus3_cn52xx {
-		uint64_t reserved_40_63:24;
-		uint64_t ema_ctl:3;
-		uint64_t reserved_36_36:1;
-		uint64_t crip_128k:1;
-		uint64_t crip_256k:1;
-		uint64_t q3fus:34;
-	} cn52xx;
-	struct cvmx_l2d_fus3_cn52xx cn52xxp1;
-	struct cvmx_l2d_fus3_cn56xx {
-		uint64_t reserved_40_63:24;
-		uint64_t ema_ctl:3;
-		uint64_t reserved_36_36:1;
-		uint64_t crip_512k:1;
-		uint64_t crip_1024k:1;
-		uint64_t q3fus:34;
-	} cn56xx;
-	struct cvmx_l2d_fus3_cn56xx cn56xxp1;
-	struct cvmx_l2d_fus3_cn58xx {
-		uint64_t reserved_39_63:25;
-		uint64_t ema_ctl:2;
-		uint64_t reserved_36_36:1;
-		uint64_t crip_512k:1;
-		uint64_t crip_1024k:1;
-		uint64_t q3fus:34;
-	} cn58xx;
-	struct cvmx_l2d_fus3_cn58xx cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-l2t-defs.h b/arch/mips/include/asm/octeon/cvmx-l2t-defs.h
deleted file mode 100644
index 2639a3f..0000000
--- a/arch/mips/include/asm/octeon/cvmx-l2t-defs.h
+++ /dev/null
@@ -1,141 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_L2T_DEFS_H__
-#define __CVMX_L2T_DEFS_H__
-
-#define CVMX_L2T_ERR \
-	 CVMX_ADD_IO_SEG(0x0001180080000008ull)
-
-union cvmx_l2t_err {
-	uint64_t u64;
-	struct cvmx_l2t_err_s {
-		uint64_t reserved_29_63:35;
-		uint64_t fadru:1;
-		uint64_t lck_intena2:1;
-		uint64_t lckerr2:1;
-		uint64_t lck_intena:1;
-		uint64_t lckerr:1;
-		uint64_t fset:3;
-		uint64_t fadr:10;
-		uint64_t fsyn:6;
-		uint64_t ded_err:1;
-		uint64_t sec_err:1;
-		uint64_t ded_intena:1;
-		uint64_t sec_intena:1;
-		uint64_t ecc_ena:1;
-	} s;
-	struct cvmx_l2t_err_cn30xx {
-		uint64_t reserved_28_63:36;
-		uint64_t lck_intena2:1;
-		uint64_t lckerr2:1;
-		uint64_t lck_intena:1;
-		uint64_t lckerr:1;
-		uint64_t reserved_23_23:1;
-		uint64_t fset:2;
-		uint64_t reserved_19_20:2;
-		uint64_t fadr:8;
-		uint64_t fsyn:6;
-		uint64_t ded_err:1;
-		uint64_t sec_err:1;
-		uint64_t ded_intena:1;
-		uint64_t sec_intena:1;
-		uint64_t ecc_ena:1;
-	} cn30xx;
-	struct cvmx_l2t_err_cn31xx {
-		uint64_t reserved_28_63:36;
-		uint64_t lck_intena2:1;
-		uint64_t lckerr2:1;
-		uint64_t lck_intena:1;
-		uint64_t lckerr:1;
-		uint64_t reserved_23_23:1;
-		uint64_t fset:2;
-		uint64_t reserved_20_20:1;
-		uint64_t fadr:9;
-		uint64_t fsyn:6;
-		uint64_t ded_err:1;
-		uint64_t sec_err:1;
-		uint64_t ded_intena:1;
-		uint64_t sec_intena:1;
-		uint64_t ecc_ena:1;
-	} cn31xx;
-	struct cvmx_l2t_err_cn38xx {
-		uint64_t reserved_28_63:36;
-		uint64_t lck_intena2:1;
-		uint64_t lckerr2:1;
-		uint64_t lck_intena:1;
-		uint64_t lckerr:1;
-		uint64_t fset:3;
-		uint64_t fadr:10;
-		uint64_t fsyn:6;
-		uint64_t ded_err:1;
-		uint64_t sec_err:1;
-		uint64_t ded_intena:1;
-		uint64_t sec_intena:1;
-		uint64_t ecc_ena:1;
-	} cn38xx;
-	struct cvmx_l2t_err_cn38xx cn38xxp2;
-	struct cvmx_l2t_err_cn50xx {
-		uint64_t reserved_28_63:36;
-		uint64_t lck_intena2:1;
-		uint64_t lckerr2:1;
-		uint64_t lck_intena:1;
-		uint64_t lckerr:1;
-		uint64_t fset:3;
-		uint64_t reserved_18_20:3;
-		uint64_t fadr:7;
-		uint64_t fsyn:6;
-		uint64_t ded_err:1;
-		uint64_t sec_err:1;
-		uint64_t ded_intena:1;
-		uint64_t sec_intena:1;
-		uint64_t ecc_ena:1;
-	} cn50xx;
-	struct cvmx_l2t_err_cn52xx {
-		uint64_t reserved_28_63:36;
-		uint64_t lck_intena2:1;
-		uint64_t lckerr2:1;
-		uint64_t lck_intena:1;
-		uint64_t lckerr:1;
-		uint64_t fset:3;
-		uint64_t reserved_20_20:1;
-		uint64_t fadr:9;
-		uint64_t fsyn:6;
-		uint64_t ded_err:1;
-		uint64_t sec_err:1;
-		uint64_t ded_intena:1;
-		uint64_t sec_intena:1;
-		uint64_t ecc_ena:1;
-	} cn52xx;
-	struct cvmx_l2t_err_cn52xx cn52xxp1;
-	struct cvmx_l2t_err_s cn56xx;
-	struct cvmx_l2t_err_s cn56xxp1;
-	struct cvmx_l2t_err_s cn58xx;
-	struct cvmx_l2t_err_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-led-defs.h b/arch/mips/include/asm/octeon/cvmx-led-defs.h
deleted file mode 100644
index 16f174a..0000000
--- a/arch/mips/include/asm/octeon/cvmx-led-defs.h
+++ /dev/null
@@ -1,240 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_LED_DEFS_H__
-#define __CVMX_LED_DEFS_H__
-
-#define CVMX_LED_BLINK \
-	 CVMX_ADD_IO_SEG(0x0001180000001A48ull)
-#define CVMX_LED_CLK_PHASE \
-	 CVMX_ADD_IO_SEG(0x0001180000001A08ull)
-#define CVMX_LED_CYLON \
-	 CVMX_ADD_IO_SEG(0x0001180000001AF8ull)
-#define CVMX_LED_DBG \
-	 CVMX_ADD_IO_SEG(0x0001180000001A18ull)
-#define CVMX_LED_EN \
-	 CVMX_ADD_IO_SEG(0x0001180000001A00ull)
-#define CVMX_LED_POLARITY \
-	 CVMX_ADD_IO_SEG(0x0001180000001A50ull)
-#define CVMX_LED_PRT \
-	 CVMX_ADD_IO_SEG(0x0001180000001A10ull)
-#define CVMX_LED_PRT_FMT \
-	 CVMX_ADD_IO_SEG(0x0001180000001A30ull)
-#define CVMX_LED_PRT_STATUSX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001A80ull + (((offset) & 7) * 8))
-#define CVMX_LED_UDD_CNTX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001A20ull + (((offset) & 1) * 8))
-#define CVMX_LED_UDD_DATX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001A38ull + (((offset) & 1) * 8))
-#define CVMX_LED_UDD_DAT_CLRX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001AC8ull + (((offset) & 1) * 16))
-#define CVMX_LED_UDD_DAT_SETX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001AC0ull + (((offset) & 1) * 16))
-
-union cvmx_led_blink {
-	uint64_t u64;
-	struct cvmx_led_blink_s {
-		uint64_t reserved_8_63:56;
-		uint64_t rate:8;
-	} s;
-	struct cvmx_led_blink_s cn38xx;
-	struct cvmx_led_blink_s cn38xxp2;
-	struct cvmx_led_blink_s cn56xx;
-	struct cvmx_led_blink_s cn56xxp1;
-	struct cvmx_led_blink_s cn58xx;
-	struct cvmx_led_blink_s cn58xxp1;
-};
-
-union cvmx_led_clk_phase {
-	uint64_t u64;
-	struct cvmx_led_clk_phase_s {
-		uint64_t reserved_7_63:57;
-		uint64_t phase:7;
-	} s;
-	struct cvmx_led_clk_phase_s cn38xx;
-	struct cvmx_led_clk_phase_s cn38xxp2;
-	struct cvmx_led_clk_phase_s cn56xx;
-	struct cvmx_led_clk_phase_s cn56xxp1;
-	struct cvmx_led_clk_phase_s cn58xx;
-	struct cvmx_led_clk_phase_s cn58xxp1;
-};
-
-union cvmx_led_cylon {
-	uint64_t u64;
-	struct cvmx_led_cylon_s {
-		uint64_t reserved_16_63:48;
-		uint64_t rate:16;
-	} s;
-	struct cvmx_led_cylon_s cn38xx;
-	struct cvmx_led_cylon_s cn38xxp2;
-	struct cvmx_led_cylon_s cn56xx;
-	struct cvmx_led_cylon_s cn56xxp1;
-	struct cvmx_led_cylon_s cn58xx;
-	struct cvmx_led_cylon_s cn58xxp1;
-};
-
-union cvmx_led_dbg {
-	uint64_t u64;
-	struct cvmx_led_dbg_s {
-		uint64_t reserved_1_63:63;
-		uint64_t dbg_en:1;
-	} s;
-	struct cvmx_led_dbg_s cn38xx;
-	struct cvmx_led_dbg_s cn38xxp2;
-	struct cvmx_led_dbg_s cn56xx;
-	struct cvmx_led_dbg_s cn56xxp1;
-	struct cvmx_led_dbg_s cn58xx;
-	struct cvmx_led_dbg_s cn58xxp1;
-};
-
-union cvmx_led_en {
-	uint64_t u64;
-	struct cvmx_led_en_s {
-		uint64_t reserved_1_63:63;
-		uint64_t en:1;
-	} s;
-	struct cvmx_led_en_s cn38xx;
-	struct cvmx_led_en_s cn38xxp2;
-	struct cvmx_led_en_s cn56xx;
-	struct cvmx_led_en_s cn56xxp1;
-	struct cvmx_led_en_s cn58xx;
-	struct cvmx_led_en_s cn58xxp1;
-};
-
-union cvmx_led_polarity {
-	uint64_t u64;
-	struct cvmx_led_polarity_s {
-		uint64_t reserved_1_63:63;
-		uint64_t polarity:1;
-	} s;
-	struct cvmx_led_polarity_s cn38xx;
-	struct cvmx_led_polarity_s cn38xxp2;
-	struct cvmx_led_polarity_s cn56xx;
-	struct cvmx_led_polarity_s cn56xxp1;
-	struct cvmx_led_polarity_s cn58xx;
-	struct cvmx_led_polarity_s cn58xxp1;
-};
-
-union cvmx_led_prt {
-	uint64_t u64;
-	struct cvmx_led_prt_s {
-		uint64_t reserved_8_63:56;
-		uint64_t prt_en:8;
-	} s;
-	struct cvmx_led_prt_s cn38xx;
-	struct cvmx_led_prt_s cn38xxp2;
-	struct cvmx_led_prt_s cn56xx;
-	struct cvmx_led_prt_s cn56xxp1;
-	struct cvmx_led_prt_s cn58xx;
-	struct cvmx_led_prt_s cn58xxp1;
-};
-
-union cvmx_led_prt_fmt {
-	uint64_t u64;
-	struct cvmx_led_prt_fmt_s {
-		uint64_t reserved_4_63:60;
-		uint64_t format:4;
-	} s;
-	struct cvmx_led_prt_fmt_s cn38xx;
-	struct cvmx_led_prt_fmt_s cn38xxp2;
-	struct cvmx_led_prt_fmt_s cn56xx;
-	struct cvmx_led_prt_fmt_s cn56xxp1;
-	struct cvmx_led_prt_fmt_s cn58xx;
-	struct cvmx_led_prt_fmt_s cn58xxp1;
-};
-
-union cvmx_led_prt_statusx {
-	uint64_t u64;
-	struct cvmx_led_prt_statusx_s {
-		uint64_t reserved_6_63:58;
-		uint64_t status:6;
-	} s;
-	struct cvmx_led_prt_statusx_s cn38xx;
-	struct cvmx_led_prt_statusx_s cn38xxp2;
-	struct cvmx_led_prt_statusx_s cn56xx;
-	struct cvmx_led_prt_statusx_s cn56xxp1;
-	struct cvmx_led_prt_statusx_s cn58xx;
-	struct cvmx_led_prt_statusx_s cn58xxp1;
-};
-
-union cvmx_led_udd_cntx {
-	uint64_t u64;
-	struct cvmx_led_udd_cntx_s {
-		uint64_t reserved_6_63:58;
-		uint64_t cnt:6;
-	} s;
-	struct cvmx_led_udd_cntx_s cn38xx;
-	struct cvmx_led_udd_cntx_s cn38xxp2;
-	struct cvmx_led_udd_cntx_s cn56xx;
-	struct cvmx_led_udd_cntx_s cn56xxp1;
-	struct cvmx_led_udd_cntx_s cn58xx;
-	struct cvmx_led_udd_cntx_s cn58xxp1;
-};
-
-union cvmx_led_udd_datx {
-	uint64_t u64;
-	struct cvmx_led_udd_datx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t dat:32;
-	} s;
-	struct cvmx_led_udd_datx_s cn38xx;
-	struct cvmx_led_udd_datx_s cn38xxp2;
-	struct cvmx_led_udd_datx_s cn56xx;
-	struct cvmx_led_udd_datx_s cn56xxp1;
-	struct cvmx_led_udd_datx_s cn58xx;
-	struct cvmx_led_udd_datx_s cn58xxp1;
-};
-
-union cvmx_led_udd_dat_clrx {
-	uint64_t u64;
-	struct cvmx_led_udd_dat_clrx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t clr:32;
-	} s;
-	struct cvmx_led_udd_dat_clrx_s cn38xx;
-	struct cvmx_led_udd_dat_clrx_s cn38xxp2;
-	struct cvmx_led_udd_dat_clrx_s cn56xx;
-	struct cvmx_led_udd_dat_clrx_s cn56xxp1;
-	struct cvmx_led_udd_dat_clrx_s cn58xx;
-	struct cvmx_led_udd_dat_clrx_s cn58xxp1;
-};
-
-union cvmx_led_udd_dat_setx {
-	uint64_t u64;
-	struct cvmx_led_udd_dat_setx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t set:32;
-	} s;
-	struct cvmx_led_udd_dat_setx_s cn38xx;
-	struct cvmx_led_udd_dat_setx_s cn38xxp2;
-	struct cvmx_led_udd_dat_setx_s cn56xx;
-	struct cvmx_led_udd_dat_setx_s cn56xxp1;
-	struct cvmx_led_udd_dat_setx_s cn58xx;
-	struct cvmx_led_udd_dat_setx_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-mio-defs.h b/arch/mips/include/asm/octeon/cvmx-mio-defs.h
deleted file mode 100644
index 6555f05..0000000
--- a/arch/mips/include/asm/octeon/cvmx-mio-defs.h
+++ /dev/null
@@ -1,2004 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_MIO_DEFS_H__
-#define __CVMX_MIO_DEFS_H__
-
-#define CVMX_MIO_BOOT_BIST_STAT \
-	 CVMX_ADD_IO_SEG(0x00011800000000F8ull)
-#define CVMX_MIO_BOOT_COMP \
-	 CVMX_ADD_IO_SEG(0x00011800000000B8ull)
-#define CVMX_MIO_BOOT_DMA_CFGX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000100ull + (((offset) & 3) * 8))
-#define CVMX_MIO_BOOT_DMA_INTX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000138ull + (((offset) & 3) * 8))
-#define CVMX_MIO_BOOT_DMA_INT_ENX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000150ull + (((offset) & 3) * 8))
-#define CVMX_MIO_BOOT_DMA_TIMX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000120ull + (((offset) & 3) * 8))
-#define CVMX_MIO_BOOT_ERR \
-	 CVMX_ADD_IO_SEG(0x00011800000000A0ull)
-#define CVMX_MIO_BOOT_INT \
-	 CVMX_ADD_IO_SEG(0x00011800000000A8ull)
-#define CVMX_MIO_BOOT_LOC_ADR \
-	 CVMX_ADD_IO_SEG(0x0001180000000090ull)
-#define CVMX_MIO_BOOT_LOC_CFGX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000080ull + (((offset) & 1) * 8))
-#define CVMX_MIO_BOOT_LOC_DAT \
-	 CVMX_ADD_IO_SEG(0x0001180000000098ull)
-#define CVMX_MIO_BOOT_PIN_DEFS \
-	 CVMX_ADD_IO_SEG(0x00011800000000C0ull)
-#define CVMX_MIO_BOOT_REG_CFGX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000000ull + (((offset) & 7) * 8))
-#define CVMX_MIO_BOOT_REG_TIMX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000040ull + (((offset) & 7) * 8))
-#define CVMX_MIO_BOOT_THR \
-	 CVMX_ADD_IO_SEG(0x00011800000000B0ull)
-#define CVMX_MIO_FUS_BNK_DATX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001520ull + (((offset) & 3) * 8))
-#define CVMX_MIO_FUS_DAT0 \
-	 CVMX_ADD_IO_SEG(0x0001180000001400ull)
-#define CVMX_MIO_FUS_DAT1 \
-	 CVMX_ADD_IO_SEG(0x0001180000001408ull)
-#define CVMX_MIO_FUS_DAT2 \
-	 CVMX_ADD_IO_SEG(0x0001180000001410ull)
-#define CVMX_MIO_FUS_DAT3 \
-	 CVMX_ADD_IO_SEG(0x0001180000001418ull)
-#define CVMX_MIO_FUS_EMA \
-	 CVMX_ADD_IO_SEG(0x0001180000001550ull)
-#define CVMX_MIO_FUS_PDF \
-	 CVMX_ADD_IO_SEG(0x0001180000001420ull)
-#define CVMX_MIO_FUS_PLL \
-	 CVMX_ADD_IO_SEG(0x0001180000001580ull)
-#define CVMX_MIO_FUS_PROG \
-	 CVMX_ADD_IO_SEG(0x0001180000001510ull)
-#define CVMX_MIO_FUS_PROG_TIMES \
-	 CVMX_ADD_IO_SEG(0x0001180000001518ull)
-#define CVMX_MIO_FUS_RCMD \
-	 CVMX_ADD_IO_SEG(0x0001180000001500ull)
-#define CVMX_MIO_FUS_SPR_REPAIR_RES \
-	 CVMX_ADD_IO_SEG(0x0001180000001548ull)
-#define CVMX_MIO_FUS_SPR_REPAIR_SUM \
-	 CVMX_ADD_IO_SEG(0x0001180000001540ull)
-#define CVMX_MIO_FUS_UNLOCK \
-	 CVMX_ADD_IO_SEG(0x0001180000001578ull)
-#define CVMX_MIO_FUS_WADR \
-	 CVMX_ADD_IO_SEG(0x0001180000001508ull)
-#define CVMX_MIO_NDF_DMA_CFG \
-	 CVMX_ADD_IO_SEG(0x0001180000000168ull)
-#define CVMX_MIO_NDF_DMA_INT \
-	 CVMX_ADD_IO_SEG(0x0001180000000170ull)
-#define CVMX_MIO_NDF_DMA_INT_EN \
-	 CVMX_ADD_IO_SEG(0x0001180000000178ull)
-#define CVMX_MIO_PLL_CTL \
-	 CVMX_ADD_IO_SEG(0x0001180000001448ull)
-#define CVMX_MIO_PLL_SETTING \
-	 CVMX_ADD_IO_SEG(0x0001180000001440ull)
-#define CVMX_MIO_TWSX_INT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001010ull + (((offset) & 1) * 512))
-#define CVMX_MIO_TWSX_SW_TWSI(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001000ull + (((offset) & 1) * 512))
-#define CVMX_MIO_TWSX_SW_TWSI_EXT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001018ull + (((offset) & 1) * 512))
-#define CVMX_MIO_TWSX_TWSI_SW(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001008ull + (((offset) & 1) * 512))
-#define CVMX_MIO_UART2_DLH \
-	 CVMX_ADD_IO_SEG(0x0001180000000488ull)
-#define CVMX_MIO_UART2_DLL \
-	 CVMX_ADD_IO_SEG(0x0001180000000480ull)
-#define CVMX_MIO_UART2_FAR \
-	 CVMX_ADD_IO_SEG(0x0001180000000520ull)
-#define CVMX_MIO_UART2_FCR \
-	 CVMX_ADD_IO_SEG(0x0001180000000450ull)
-#define CVMX_MIO_UART2_HTX \
-	 CVMX_ADD_IO_SEG(0x0001180000000708ull)
-#define CVMX_MIO_UART2_IER \
-	 CVMX_ADD_IO_SEG(0x0001180000000408ull)
-#define CVMX_MIO_UART2_IIR \
-	 CVMX_ADD_IO_SEG(0x0001180000000410ull)
-#define CVMX_MIO_UART2_LCR \
-	 CVMX_ADD_IO_SEG(0x0001180000000418ull)
-#define CVMX_MIO_UART2_LSR \
-	 CVMX_ADD_IO_SEG(0x0001180000000428ull)
-#define CVMX_MIO_UART2_MCR \
-	 CVMX_ADD_IO_SEG(0x0001180000000420ull)
-#define CVMX_MIO_UART2_MSR \
-	 CVMX_ADD_IO_SEG(0x0001180000000430ull)
-#define CVMX_MIO_UART2_RBR \
-	 CVMX_ADD_IO_SEG(0x0001180000000400ull)
-#define CVMX_MIO_UART2_RFL \
-	 CVMX_ADD_IO_SEG(0x0001180000000608ull)
-#define CVMX_MIO_UART2_RFW \
-	 CVMX_ADD_IO_SEG(0x0001180000000530ull)
-#define CVMX_MIO_UART2_SBCR \
-	 CVMX_ADD_IO_SEG(0x0001180000000620ull)
-#define CVMX_MIO_UART2_SCR \
-	 CVMX_ADD_IO_SEG(0x0001180000000438ull)
-#define CVMX_MIO_UART2_SFE \
-	 CVMX_ADD_IO_SEG(0x0001180000000630ull)
-#define CVMX_MIO_UART2_SRR \
-	 CVMX_ADD_IO_SEG(0x0001180000000610ull)
-#define CVMX_MIO_UART2_SRT \
-	 CVMX_ADD_IO_SEG(0x0001180000000638ull)
-#define CVMX_MIO_UART2_SRTS \
-	 CVMX_ADD_IO_SEG(0x0001180000000618ull)
-#define CVMX_MIO_UART2_STT \
-	 CVMX_ADD_IO_SEG(0x0001180000000700ull)
-#define CVMX_MIO_UART2_TFL \
-	 CVMX_ADD_IO_SEG(0x0001180000000600ull)
-#define CVMX_MIO_UART2_TFR \
-	 CVMX_ADD_IO_SEG(0x0001180000000528ull)
-#define CVMX_MIO_UART2_THR \
-	 CVMX_ADD_IO_SEG(0x0001180000000440ull)
-#define CVMX_MIO_UART2_USR \
-	 CVMX_ADD_IO_SEG(0x0001180000000538ull)
-#define CVMX_MIO_UARTX_DLH(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000888ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_DLL(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000880ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_FAR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000920ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_FCR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000850ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_HTX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000B08ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_IER(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000808ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_IIR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000810ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_LCR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000818ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_LSR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000828ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_MCR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000820ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_MSR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000830ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_RBR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000800ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_RFL(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000A08ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_RFW(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000930ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_SBCR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000A20ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_SCR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000838ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_SFE(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000A30ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_SRR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000A10ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_SRT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000A38ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_SRTS(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000A18ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_STT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000B00ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_TFL(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000A00ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_TFR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000928ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_THR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000840ull + (((offset) & 1) * 1024))
-#define CVMX_MIO_UARTX_USR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000000938ull + (((offset) & 1) * 1024))
-
-union cvmx_mio_boot_bist_stat {
-	uint64_t u64;
-	struct cvmx_mio_boot_bist_stat_s {
-		uint64_t reserved_2_63:62;
-		uint64_t loc:1;
-		uint64_t ncbi:1;
-	} s;
-	struct cvmx_mio_boot_bist_stat_cn30xx {
-		uint64_t reserved_4_63:60;
-		uint64_t ncbo_1:1;
-		uint64_t ncbo_0:1;
-		uint64_t loc:1;
-		uint64_t ncbi:1;
-	} cn30xx;
-	struct cvmx_mio_boot_bist_stat_cn30xx cn31xx;
-	struct cvmx_mio_boot_bist_stat_cn38xx {
-		uint64_t reserved_3_63:61;
-		uint64_t ncbo_0:1;
-		uint64_t loc:1;
-		uint64_t ncbi:1;
-	} cn38xx;
-	struct cvmx_mio_boot_bist_stat_cn38xx cn38xxp2;
-	struct cvmx_mio_boot_bist_stat_cn50xx {
-		uint64_t reserved_6_63:58;
-		uint64_t pcm_1:1;
-		uint64_t pcm_0:1;
-		uint64_t ncbo_1:1;
-		uint64_t ncbo_0:1;
-		uint64_t loc:1;
-		uint64_t ncbi:1;
-	} cn50xx;
-	struct cvmx_mio_boot_bist_stat_cn52xx {
-		uint64_t reserved_6_63:58;
-		uint64_t ndf:2;
-		uint64_t ncbo_0:1;
-		uint64_t dma:1;
-		uint64_t loc:1;
-		uint64_t ncbi:1;
-	} cn52xx;
-	struct cvmx_mio_boot_bist_stat_cn52xxp1 {
-		uint64_t reserved_4_63:60;
-		uint64_t ncbo_0:1;
-		uint64_t dma:1;
-		uint64_t loc:1;
-		uint64_t ncbi:1;
-	} cn52xxp1;
-	struct cvmx_mio_boot_bist_stat_cn52xxp1 cn56xx;
-	struct cvmx_mio_boot_bist_stat_cn52xxp1 cn56xxp1;
-	struct cvmx_mio_boot_bist_stat_cn38xx cn58xx;
-	struct cvmx_mio_boot_bist_stat_cn38xx cn58xxp1;
-};
-
-union cvmx_mio_boot_comp {
-	uint64_t u64;
-	struct cvmx_mio_boot_comp_s {
-		uint64_t reserved_10_63:54;
-		uint64_t pctl:5;
-		uint64_t nctl:5;
-	} s;
-	struct cvmx_mio_boot_comp_s cn50xx;
-	struct cvmx_mio_boot_comp_s cn52xx;
-	struct cvmx_mio_boot_comp_s cn52xxp1;
-	struct cvmx_mio_boot_comp_s cn56xx;
-	struct cvmx_mio_boot_comp_s cn56xxp1;
-};
-
-union cvmx_mio_boot_dma_cfgx {
-	uint64_t u64;
-	struct cvmx_mio_boot_dma_cfgx_s {
-		uint64_t en:1;
-		uint64_t rw:1;
-		uint64_t clr:1;
-		uint64_t reserved_60_60:1;
-		uint64_t swap32:1;
-		uint64_t swap16:1;
-		uint64_t swap8:1;
-		uint64_t endian:1;
-		uint64_t size:20;
-		uint64_t adr:36;
-	} s;
-	struct cvmx_mio_boot_dma_cfgx_s cn52xx;
-	struct cvmx_mio_boot_dma_cfgx_s cn52xxp1;
-	struct cvmx_mio_boot_dma_cfgx_s cn56xx;
-	struct cvmx_mio_boot_dma_cfgx_s cn56xxp1;
-};
-
-union cvmx_mio_boot_dma_intx {
-	uint64_t u64;
-	struct cvmx_mio_boot_dma_intx_s {
-		uint64_t reserved_2_63:62;
-		uint64_t dmarq:1;
-		uint64_t done:1;
-	} s;
-	struct cvmx_mio_boot_dma_intx_s cn52xx;
-	struct cvmx_mio_boot_dma_intx_s cn52xxp1;
-	struct cvmx_mio_boot_dma_intx_s cn56xx;
-	struct cvmx_mio_boot_dma_intx_s cn56xxp1;
-};
-
-union cvmx_mio_boot_dma_int_enx {
-	uint64_t u64;
-	struct cvmx_mio_boot_dma_int_enx_s {
-		uint64_t reserved_2_63:62;
-		uint64_t dmarq:1;
-		uint64_t done:1;
-	} s;
-	struct cvmx_mio_boot_dma_int_enx_s cn52xx;
-	struct cvmx_mio_boot_dma_int_enx_s cn52xxp1;
-	struct cvmx_mio_boot_dma_int_enx_s cn56xx;
-	struct cvmx_mio_boot_dma_int_enx_s cn56xxp1;
-};
-
-union cvmx_mio_boot_dma_timx {
-	uint64_t u64;
-	struct cvmx_mio_boot_dma_timx_s {
-		uint64_t dmack_pi:1;
-		uint64_t dmarq_pi:1;
-		uint64_t tim_mult:2;
-		uint64_t rd_dly:3;
-		uint64_t ddr:1;
-		uint64_t width:1;
-		uint64_t reserved_48_54:7;
-		uint64_t pause:6;
-		uint64_t dmack_h:6;
-		uint64_t we_n:6;
-		uint64_t we_a:6;
-		uint64_t oe_n:6;
-		uint64_t oe_a:6;
-		uint64_t dmack_s:6;
-		uint64_t dmarq:6;
-	} s;
-	struct cvmx_mio_boot_dma_timx_s cn52xx;
-	struct cvmx_mio_boot_dma_timx_s cn52xxp1;
-	struct cvmx_mio_boot_dma_timx_s cn56xx;
-	struct cvmx_mio_boot_dma_timx_s cn56xxp1;
-};
-
-union cvmx_mio_boot_err {
-	uint64_t u64;
-	struct cvmx_mio_boot_err_s {
-		uint64_t reserved_2_63:62;
-		uint64_t wait_err:1;
-		uint64_t adr_err:1;
-	} s;
-	struct cvmx_mio_boot_err_s cn30xx;
-	struct cvmx_mio_boot_err_s cn31xx;
-	struct cvmx_mio_boot_err_s cn38xx;
-	struct cvmx_mio_boot_err_s cn38xxp2;
-	struct cvmx_mio_boot_err_s cn50xx;
-	struct cvmx_mio_boot_err_s cn52xx;
-	struct cvmx_mio_boot_err_s cn52xxp1;
-	struct cvmx_mio_boot_err_s cn56xx;
-	struct cvmx_mio_boot_err_s cn56xxp1;
-	struct cvmx_mio_boot_err_s cn58xx;
-	struct cvmx_mio_boot_err_s cn58xxp1;
-};
-
-union cvmx_mio_boot_int {
-	uint64_t u64;
-	struct cvmx_mio_boot_int_s {
-		uint64_t reserved_2_63:62;
-		uint64_t wait_int:1;
-		uint64_t adr_int:1;
-	} s;
-	struct cvmx_mio_boot_int_s cn30xx;
-	struct cvmx_mio_boot_int_s cn31xx;
-	struct cvmx_mio_boot_int_s cn38xx;
-	struct cvmx_mio_boot_int_s cn38xxp2;
-	struct cvmx_mio_boot_int_s cn50xx;
-	struct cvmx_mio_boot_int_s cn52xx;
-	struct cvmx_mio_boot_int_s cn52xxp1;
-	struct cvmx_mio_boot_int_s cn56xx;
-	struct cvmx_mio_boot_int_s cn56xxp1;
-	struct cvmx_mio_boot_int_s cn58xx;
-	struct cvmx_mio_boot_int_s cn58xxp1;
-};
-
-union cvmx_mio_boot_loc_adr {
-	uint64_t u64;
-	struct cvmx_mio_boot_loc_adr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t adr:5;
-		uint64_t reserved_0_2:3;
-	} s;
-	struct cvmx_mio_boot_loc_adr_s cn30xx;
-	struct cvmx_mio_boot_loc_adr_s cn31xx;
-	struct cvmx_mio_boot_loc_adr_s cn38xx;
-	struct cvmx_mio_boot_loc_adr_s cn38xxp2;
-	struct cvmx_mio_boot_loc_adr_s cn50xx;
-	struct cvmx_mio_boot_loc_adr_s cn52xx;
-	struct cvmx_mio_boot_loc_adr_s cn52xxp1;
-	struct cvmx_mio_boot_loc_adr_s cn56xx;
-	struct cvmx_mio_boot_loc_adr_s cn56xxp1;
-	struct cvmx_mio_boot_loc_adr_s cn58xx;
-	struct cvmx_mio_boot_loc_adr_s cn58xxp1;
-};
-
-union cvmx_mio_boot_loc_cfgx {
-	uint64_t u64;
-	struct cvmx_mio_boot_loc_cfgx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t en:1;
-		uint64_t reserved_28_30:3;
-		uint64_t base:25;
-		uint64_t reserved_0_2:3;
-	} s;
-	struct cvmx_mio_boot_loc_cfgx_s cn30xx;
-	struct cvmx_mio_boot_loc_cfgx_s cn31xx;
-	struct cvmx_mio_boot_loc_cfgx_s cn38xx;
-	struct cvmx_mio_boot_loc_cfgx_s cn38xxp2;
-	struct cvmx_mio_boot_loc_cfgx_s cn50xx;
-	struct cvmx_mio_boot_loc_cfgx_s cn52xx;
-	struct cvmx_mio_boot_loc_cfgx_s cn52xxp1;
-	struct cvmx_mio_boot_loc_cfgx_s cn56xx;
-	struct cvmx_mio_boot_loc_cfgx_s cn56xxp1;
-	struct cvmx_mio_boot_loc_cfgx_s cn58xx;
-	struct cvmx_mio_boot_loc_cfgx_s cn58xxp1;
-};
-
-union cvmx_mio_boot_loc_dat {
-	uint64_t u64;
-	struct cvmx_mio_boot_loc_dat_s {
-		uint64_t data:64;
-	} s;
-	struct cvmx_mio_boot_loc_dat_s cn30xx;
-	struct cvmx_mio_boot_loc_dat_s cn31xx;
-	struct cvmx_mio_boot_loc_dat_s cn38xx;
-	struct cvmx_mio_boot_loc_dat_s cn38xxp2;
-	struct cvmx_mio_boot_loc_dat_s cn50xx;
-	struct cvmx_mio_boot_loc_dat_s cn52xx;
-	struct cvmx_mio_boot_loc_dat_s cn52xxp1;
-	struct cvmx_mio_boot_loc_dat_s cn56xx;
-	struct cvmx_mio_boot_loc_dat_s cn56xxp1;
-	struct cvmx_mio_boot_loc_dat_s cn58xx;
-	struct cvmx_mio_boot_loc_dat_s cn58xxp1;
-};
-
-union cvmx_mio_boot_pin_defs {
-	uint64_t u64;
-	struct cvmx_mio_boot_pin_defs_s {
-		uint64_t reserved_16_63:48;
-		uint64_t ale:1;
-		uint64_t width:1;
-		uint64_t dmack_p2:1;
-		uint64_t dmack_p1:1;
-		uint64_t dmack_p0:1;
-		uint64_t term:2;
-		uint64_t nand:1;
-		uint64_t reserved_0_7:8;
-	} s;
-	struct cvmx_mio_boot_pin_defs_cn52xx {
-		uint64_t reserved_16_63:48;
-		uint64_t ale:1;
-		uint64_t width:1;
-		uint64_t reserved_13_13:1;
-		uint64_t dmack_p1:1;
-		uint64_t dmack_p0:1;
-		uint64_t term:2;
-		uint64_t nand:1;
-		uint64_t reserved_0_7:8;
-	} cn52xx;
-	struct cvmx_mio_boot_pin_defs_cn56xx {
-		uint64_t reserved_16_63:48;
-		uint64_t ale:1;
-		uint64_t width:1;
-		uint64_t dmack_p2:1;
-		uint64_t dmack_p1:1;
-		uint64_t dmack_p0:1;
-		uint64_t term:2;
-		uint64_t reserved_0_8:9;
-	} cn56xx;
-};
-
-union cvmx_mio_boot_reg_cfgx {
-	uint64_t u64;
-	struct cvmx_mio_boot_reg_cfgx_s {
-		uint64_t reserved_44_63:20;
-		uint64_t dmack:2;
-		uint64_t tim_mult:2;
-		uint64_t rd_dly:3;
-		uint64_t sam:1;
-		uint64_t we_ext:2;
-		uint64_t oe_ext:2;
-		uint64_t en:1;
-		uint64_t orbit:1;
-		uint64_t ale:1;
-		uint64_t width:1;
-		uint64_t size:12;
-		uint64_t base:16;
-	} s;
-	struct cvmx_mio_boot_reg_cfgx_cn30xx {
-		uint64_t reserved_37_63:27;
-		uint64_t sam:1;
-		uint64_t we_ext:2;
-		uint64_t oe_ext:2;
-		uint64_t en:1;
-		uint64_t orbit:1;
-		uint64_t ale:1;
-		uint64_t width:1;
-		uint64_t size:12;
-		uint64_t base:16;
-	} cn30xx;
-	struct cvmx_mio_boot_reg_cfgx_cn30xx cn31xx;
-	struct cvmx_mio_boot_reg_cfgx_cn38xx {
-		uint64_t reserved_32_63:32;
-		uint64_t en:1;
-		uint64_t orbit:1;
-		uint64_t reserved_28_29:2;
-		uint64_t size:12;
-		uint64_t base:16;
-	} cn38xx;
-	struct cvmx_mio_boot_reg_cfgx_cn38xx cn38xxp2;
-	struct cvmx_mio_boot_reg_cfgx_cn50xx {
-		uint64_t reserved_42_63:22;
-		uint64_t tim_mult:2;
-		uint64_t rd_dly:3;
-		uint64_t sam:1;
-		uint64_t we_ext:2;
-		uint64_t oe_ext:2;
-		uint64_t en:1;
-		uint64_t orbit:1;
-		uint64_t ale:1;
-		uint64_t width:1;
-		uint64_t size:12;
-		uint64_t base:16;
-	} cn50xx;
-	struct cvmx_mio_boot_reg_cfgx_s cn52xx;
-	struct cvmx_mio_boot_reg_cfgx_s cn52xxp1;
-	struct cvmx_mio_boot_reg_cfgx_s cn56xx;
-	struct cvmx_mio_boot_reg_cfgx_s cn56xxp1;
-	struct cvmx_mio_boot_reg_cfgx_cn30xx cn58xx;
-	struct cvmx_mio_boot_reg_cfgx_cn30xx cn58xxp1;
-};
-
-union cvmx_mio_boot_reg_timx {
-	uint64_t u64;
-	struct cvmx_mio_boot_reg_timx_s {
-		uint64_t pagem:1;
-		uint64_t waitm:1;
-		uint64_t pages:2;
-		uint64_t ale:6;
-		uint64_t page:6;
-		uint64_t wait:6;
-		uint64_t pause:6;
-		uint64_t wr_hld:6;
-		uint64_t rd_hld:6;
-		uint64_t we:6;
-		uint64_t oe:6;
-		uint64_t ce:6;
-		uint64_t adr:6;
-	} s;
-	struct cvmx_mio_boot_reg_timx_s cn30xx;
-	struct cvmx_mio_boot_reg_timx_s cn31xx;
-	struct cvmx_mio_boot_reg_timx_cn38xx {
-		uint64_t pagem:1;
-		uint64_t waitm:1;
-		uint64_t pages:2;
-		uint64_t reserved_54_59:6;
-		uint64_t page:6;
-		uint64_t wait:6;
-		uint64_t pause:6;
-		uint64_t wr_hld:6;
-		uint64_t rd_hld:6;
-		uint64_t we:6;
-		uint64_t oe:6;
-		uint64_t ce:6;
-		uint64_t adr:6;
-	} cn38xx;
-	struct cvmx_mio_boot_reg_timx_cn38xx cn38xxp2;
-	struct cvmx_mio_boot_reg_timx_s cn50xx;
-	struct cvmx_mio_boot_reg_timx_s cn52xx;
-	struct cvmx_mio_boot_reg_timx_s cn52xxp1;
-	struct cvmx_mio_boot_reg_timx_s cn56xx;
-	struct cvmx_mio_boot_reg_timx_s cn56xxp1;
-	struct cvmx_mio_boot_reg_timx_s cn58xx;
-	struct cvmx_mio_boot_reg_timx_s cn58xxp1;
-};
-
-union cvmx_mio_boot_thr {
-	uint64_t u64;
-	struct cvmx_mio_boot_thr_s {
-		uint64_t reserved_22_63:42;
-		uint64_t dma_thr:6;
-		uint64_t reserved_14_15:2;
-		uint64_t fif_cnt:6;
-		uint64_t reserved_6_7:2;
-		uint64_t fif_thr:6;
-	} s;
-	struct cvmx_mio_boot_thr_cn30xx {
-		uint64_t reserved_14_63:50;
-		uint64_t fif_cnt:6;
-		uint64_t reserved_6_7:2;
-		uint64_t fif_thr:6;
-	} cn30xx;
-	struct cvmx_mio_boot_thr_cn30xx cn31xx;
-	struct cvmx_mio_boot_thr_cn30xx cn38xx;
-	struct cvmx_mio_boot_thr_cn30xx cn38xxp2;
-	struct cvmx_mio_boot_thr_cn30xx cn50xx;
-	struct cvmx_mio_boot_thr_s cn52xx;
-	struct cvmx_mio_boot_thr_s cn52xxp1;
-	struct cvmx_mio_boot_thr_s cn56xx;
-	struct cvmx_mio_boot_thr_s cn56xxp1;
-	struct cvmx_mio_boot_thr_cn30xx cn58xx;
-	struct cvmx_mio_boot_thr_cn30xx cn58xxp1;
-};
-
-union cvmx_mio_fus_bnk_datx {
-	uint64_t u64;
-	struct cvmx_mio_fus_bnk_datx_s {
-		uint64_t dat:64;
-	} s;
-	struct cvmx_mio_fus_bnk_datx_s cn50xx;
-	struct cvmx_mio_fus_bnk_datx_s cn52xx;
-	struct cvmx_mio_fus_bnk_datx_s cn52xxp1;
-	struct cvmx_mio_fus_bnk_datx_s cn56xx;
-	struct cvmx_mio_fus_bnk_datx_s cn56xxp1;
-	struct cvmx_mio_fus_bnk_datx_s cn58xx;
-	struct cvmx_mio_fus_bnk_datx_s cn58xxp1;
-};
-
-union cvmx_mio_fus_dat0 {
-	uint64_t u64;
-	struct cvmx_mio_fus_dat0_s {
-		uint64_t reserved_32_63:32;
-		uint64_t man_info:32;
-	} s;
-	struct cvmx_mio_fus_dat0_s cn30xx;
-	struct cvmx_mio_fus_dat0_s cn31xx;
-	struct cvmx_mio_fus_dat0_s cn38xx;
-	struct cvmx_mio_fus_dat0_s cn38xxp2;
-	struct cvmx_mio_fus_dat0_s cn50xx;
-	struct cvmx_mio_fus_dat0_s cn52xx;
-	struct cvmx_mio_fus_dat0_s cn52xxp1;
-	struct cvmx_mio_fus_dat0_s cn56xx;
-	struct cvmx_mio_fus_dat0_s cn56xxp1;
-	struct cvmx_mio_fus_dat0_s cn58xx;
-	struct cvmx_mio_fus_dat0_s cn58xxp1;
-};
-
-union cvmx_mio_fus_dat1 {
-	uint64_t u64;
-	struct cvmx_mio_fus_dat1_s {
-		uint64_t reserved_32_63:32;
-		uint64_t man_info:32;
-	} s;
-	struct cvmx_mio_fus_dat1_s cn30xx;
-	struct cvmx_mio_fus_dat1_s cn31xx;
-	struct cvmx_mio_fus_dat1_s cn38xx;
-	struct cvmx_mio_fus_dat1_s cn38xxp2;
-	struct cvmx_mio_fus_dat1_s cn50xx;
-	struct cvmx_mio_fus_dat1_s cn52xx;
-	struct cvmx_mio_fus_dat1_s cn52xxp1;
-	struct cvmx_mio_fus_dat1_s cn56xx;
-	struct cvmx_mio_fus_dat1_s cn56xxp1;
-	struct cvmx_mio_fus_dat1_s cn58xx;
-	struct cvmx_mio_fus_dat1_s cn58xxp1;
-};
-
-union cvmx_mio_fus_dat2 {
-	uint64_t u64;
-	struct cvmx_mio_fus_dat2_s {
-		uint64_t reserved_34_63:30;
-		uint64_t fus318:1;
-		uint64_t raid_en:1;
-		uint64_t reserved_30_31:2;
-		uint64_t nokasu:1;
-		uint64_t nodfa_cp2:1;
-		uint64_t nomul:1;
-		uint64_t nocrypto:1;
-		uint64_t rst_sht:1;
-		uint64_t bist_dis:1;
-		uint64_t chip_id:8;
-		uint64_t reserved_0_15:16;
-	} s;
-	struct cvmx_mio_fus_dat2_cn30xx {
-		uint64_t reserved_29_63:35;
-		uint64_t nodfa_cp2:1;
-		uint64_t nomul:1;
-		uint64_t nocrypto:1;
-		uint64_t rst_sht:1;
-		uint64_t bist_dis:1;
-		uint64_t chip_id:8;
-		uint64_t pll_off:4;
-		uint64_t reserved_1_11:11;
-		uint64_t pp_dis:1;
-	} cn30xx;
-	struct cvmx_mio_fus_dat2_cn31xx {
-		uint64_t reserved_29_63:35;
-		uint64_t nodfa_cp2:1;
-		uint64_t nomul:1;
-		uint64_t nocrypto:1;
-		uint64_t rst_sht:1;
-		uint64_t bist_dis:1;
-		uint64_t chip_id:8;
-		uint64_t pll_off:4;
-		uint64_t reserved_2_11:10;
-		uint64_t pp_dis:2;
-	} cn31xx;
-	struct cvmx_mio_fus_dat2_cn38xx {
-		uint64_t reserved_29_63:35;
-		uint64_t nodfa_cp2:1;
-		uint64_t nomul:1;
-		uint64_t nocrypto:1;
-		uint64_t rst_sht:1;
-		uint64_t bist_dis:1;
-		uint64_t chip_id:8;
-		uint64_t pp_dis:16;
-	} cn38xx;
-	struct cvmx_mio_fus_dat2_cn38xx cn38xxp2;
-	struct cvmx_mio_fus_dat2_cn50xx {
-		uint64_t reserved_34_63:30;
-		uint64_t fus318:1;
-		uint64_t raid_en:1;
-		uint64_t reserved_30_31:2;
-		uint64_t nokasu:1;
-		uint64_t nodfa_cp2:1;
-		uint64_t nomul:1;
-		uint64_t nocrypto:1;
-		uint64_t rst_sht:1;
-		uint64_t bist_dis:1;
-		uint64_t chip_id:8;
-		uint64_t reserved_2_15:14;
-		uint64_t pp_dis:2;
-	} cn50xx;
-	struct cvmx_mio_fus_dat2_cn52xx {
-		uint64_t reserved_34_63:30;
-		uint64_t fus318:1;
-		uint64_t raid_en:1;
-		uint64_t reserved_30_31:2;
-		uint64_t nokasu:1;
-		uint64_t nodfa_cp2:1;
-		uint64_t nomul:1;
-		uint64_t nocrypto:1;
-		uint64_t rst_sht:1;
-		uint64_t bist_dis:1;
-		uint64_t chip_id:8;
-		uint64_t reserved_4_15:12;
-		uint64_t pp_dis:4;
-	} cn52xx;
-	struct cvmx_mio_fus_dat2_cn52xx cn52xxp1;
-	struct cvmx_mio_fus_dat2_cn56xx {
-		uint64_t reserved_34_63:30;
-		uint64_t fus318:1;
-		uint64_t raid_en:1;
-		uint64_t reserved_30_31:2;
-		uint64_t nokasu:1;
-		uint64_t nodfa_cp2:1;
-		uint64_t nomul:1;
-		uint64_t nocrypto:1;
-		uint64_t rst_sht:1;
-		uint64_t bist_dis:1;
-		uint64_t chip_id:8;
-		uint64_t reserved_12_15:4;
-		uint64_t pp_dis:12;
-	} cn56xx;
-	struct cvmx_mio_fus_dat2_cn56xx cn56xxp1;
-	struct cvmx_mio_fus_dat2_cn58xx {
-		uint64_t reserved_30_63:34;
-		uint64_t nokasu:1;
-		uint64_t nodfa_cp2:1;
-		uint64_t nomul:1;
-		uint64_t nocrypto:1;
-		uint64_t rst_sht:1;
-		uint64_t bist_dis:1;
-		uint64_t chip_id:8;
-		uint64_t pp_dis:16;
-	} cn58xx;
-	struct cvmx_mio_fus_dat2_cn58xx cn58xxp1;
-};
-
-union cvmx_mio_fus_dat3 {
-	uint64_t u64;
-	struct cvmx_mio_fus_dat3_s {
-		uint64_t reserved_32_63:32;
-		uint64_t pll_div4:1;
-		uint64_t zip_crip:2;
-		uint64_t bar2_en:1;
-		uint64_t efus_lck:1;
-		uint64_t efus_ign:1;
-		uint64_t nozip:1;
-		uint64_t nodfa_dte:1;
-		uint64_t icache:24;
-	} s;
-	struct cvmx_mio_fus_dat3_cn30xx {
-		uint64_t reserved_32_63:32;
-		uint64_t pll_div4:1;
-		uint64_t reserved_29_30:2;
-		uint64_t bar2_en:1;
-		uint64_t efus_lck:1;
-		uint64_t efus_ign:1;
-		uint64_t nozip:1;
-		uint64_t nodfa_dte:1;
-		uint64_t icache:24;
-	} cn30xx;
-	struct cvmx_mio_fus_dat3_s cn31xx;
-	struct cvmx_mio_fus_dat3_cn38xx {
-		uint64_t reserved_31_63:33;
-		uint64_t zip_crip:2;
-		uint64_t bar2_en:1;
-		uint64_t efus_lck:1;
-		uint64_t efus_ign:1;
-		uint64_t nozip:1;
-		uint64_t nodfa_dte:1;
-		uint64_t icache:24;
-	} cn38xx;
-	struct cvmx_mio_fus_dat3_cn38xxp2 {
-		uint64_t reserved_29_63:35;
-		uint64_t bar2_en:1;
-		uint64_t efus_lck:1;
-		uint64_t efus_ign:1;
-		uint64_t nozip:1;
-		uint64_t nodfa_dte:1;
-		uint64_t icache:24;
-	} cn38xxp2;
-	struct cvmx_mio_fus_dat3_cn38xx cn50xx;
-	struct cvmx_mio_fus_dat3_cn38xx cn52xx;
-	struct cvmx_mio_fus_dat3_cn38xx cn52xxp1;
-	struct cvmx_mio_fus_dat3_cn38xx cn56xx;
-	struct cvmx_mio_fus_dat3_cn38xx cn56xxp1;
-	struct cvmx_mio_fus_dat3_cn38xx cn58xx;
-	struct cvmx_mio_fus_dat3_cn38xx cn58xxp1;
-};
-
-union cvmx_mio_fus_ema {
-	uint64_t u64;
-	struct cvmx_mio_fus_ema_s {
-		uint64_t reserved_7_63:57;
-		uint64_t eff_ema:3;
-		uint64_t reserved_3_3:1;
-		uint64_t ema:3;
-	} s;
-	struct cvmx_mio_fus_ema_s cn50xx;
-	struct cvmx_mio_fus_ema_s cn52xx;
-	struct cvmx_mio_fus_ema_s cn52xxp1;
-	struct cvmx_mio_fus_ema_s cn56xx;
-	struct cvmx_mio_fus_ema_s cn56xxp1;
-	struct cvmx_mio_fus_ema_cn58xx {
-		uint64_t reserved_2_63:62;
-		uint64_t ema:2;
-	} cn58xx;
-	struct cvmx_mio_fus_ema_cn58xx cn58xxp1;
-};
-
-union cvmx_mio_fus_pdf {
-	uint64_t u64;
-	struct cvmx_mio_fus_pdf_s {
-		uint64_t pdf:64;
-	} s;
-	struct cvmx_mio_fus_pdf_s cn50xx;
-	struct cvmx_mio_fus_pdf_s cn52xx;
-	struct cvmx_mio_fus_pdf_s cn52xxp1;
-	struct cvmx_mio_fus_pdf_s cn56xx;
-	struct cvmx_mio_fus_pdf_s cn56xxp1;
-	struct cvmx_mio_fus_pdf_s cn58xx;
-};
-
-union cvmx_mio_fus_pll {
-	uint64_t u64;
-	struct cvmx_mio_fus_pll_s {
-		uint64_t reserved_2_63:62;
-		uint64_t rfslip:1;
-		uint64_t fbslip:1;
-	} s;
-	struct cvmx_mio_fus_pll_s cn50xx;
-	struct cvmx_mio_fus_pll_s cn52xx;
-	struct cvmx_mio_fus_pll_s cn52xxp1;
-	struct cvmx_mio_fus_pll_s cn56xx;
-	struct cvmx_mio_fus_pll_s cn56xxp1;
-	struct cvmx_mio_fus_pll_s cn58xx;
-	struct cvmx_mio_fus_pll_s cn58xxp1;
-};
-
-union cvmx_mio_fus_prog {
-	uint64_t u64;
-	struct cvmx_mio_fus_prog_s {
-		uint64_t reserved_1_63:63;
-		uint64_t prog:1;
-	} s;
-	struct cvmx_mio_fus_prog_s cn30xx;
-	struct cvmx_mio_fus_prog_s cn31xx;
-	struct cvmx_mio_fus_prog_s cn38xx;
-	struct cvmx_mio_fus_prog_s cn38xxp2;
-	struct cvmx_mio_fus_prog_s cn50xx;
-	struct cvmx_mio_fus_prog_s cn52xx;
-	struct cvmx_mio_fus_prog_s cn52xxp1;
-	struct cvmx_mio_fus_prog_s cn56xx;
-	struct cvmx_mio_fus_prog_s cn56xxp1;
-	struct cvmx_mio_fus_prog_s cn58xx;
-	struct cvmx_mio_fus_prog_s cn58xxp1;
-};
-
-union cvmx_mio_fus_prog_times {
-	uint64_t u64;
-	struct cvmx_mio_fus_prog_times_s {
-		uint64_t reserved_33_63:31;
-		uint64_t prog_pin:1;
-		uint64_t out:8;
-		uint64_t sclk_lo:4;
-		uint64_t sclk_hi:12;
-		uint64_t setup:8;
-	} s;
-	struct cvmx_mio_fus_prog_times_s cn50xx;
-	struct cvmx_mio_fus_prog_times_s cn52xx;
-	struct cvmx_mio_fus_prog_times_s cn52xxp1;
-	struct cvmx_mio_fus_prog_times_s cn56xx;
-	struct cvmx_mio_fus_prog_times_s cn56xxp1;
-	struct cvmx_mio_fus_prog_times_s cn58xx;
-	struct cvmx_mio_fus_prog_times_s cn58xxp1;
-};
-
-union cvmx_mio_fus_rcmd {
-	uint64_t u64;
-	struct cvmx_mio_fus_rcmd_s {
-		uint64_t reserved_24_63:40;
-		uint64_t dat:8;
-		uint64_t reserved_13_15:3;
-		uint64_t pend:1;
-		uint64_t reserved_9_11:3;
-		uint64_t efuse:1;
-		uint64_t addr:8;
-	} s;
-	struct cvmx_mio_fus_rcmd_cn30xx {
-		uint64_t reserved_24_63:40;
-		uint64_t dat:8;
-		uint64_t reserved_13_15:3;
-		uint64_t pend:1;
-		uint64_t reserved_9_11:3;
-		uint64_t efuse:1;
-		uint64_t reserved_7_7:1;
-		uint64_t addr:7;
-	} cn30xx;
-	struct cvmx_mio_fus_rcmd_cn30xx cn31xx;
-	struct cvmx_mio_fus_rcmd_cn30xx cn38xx;
-	struct cvmx_mio_fus_rcmd_cn30xx cn38xxp2;
-	struct cvmx_mio_fus_rcmd_cn30xx cn50xx;
-	struct cvmx_mio_fus_rcmd_s cn52xx;
-	struct cvmx_mio_fus_rcmd_s cn52xxp1;
-	struct cvmx_mio_fus_rcmd_s cn56xx;
-	struct cvmx_mio_fus_rcmd_s cn56xxp1;
-	struct cvmx_mio_fus_rcmd_cn30xx cn58xx;
-	struct cvmx_mio_fus_rcmd_cn30xx cn58xxp1;
-};
-
-union cvmx_mio_fus_spr_repair_res {
-	uint64_t u64;
-	struct cvmx_mio_fus_spr_repair_res_s {
-		uint64_t reserved_42_63:22;
-		uint64_t repair2:14;
-		uint64_t repair1:14;
-		uint64_t repair0:14;
-	} s;
-	struct cvmx_mio_fus_spr_repair_res_s cn30xx;
-	struct cvmx_mio_fus_spr_repair_res_s cn31xx;
-	struct cvmx_mio_fus_spr_repair_res_s cn38xx;
-	struct cvmx_mio_fus_spr_repair_res_s cn50xx;
-	struct cvmx_mio_fus_spr_repair_res_s cn52xx;
-	struct cvmx_mio_fus_spr_repair_res_s cn52xxp1;
-	struct cvmx_mio_fus_spr_repair_res_s cn56xx;
-	struct cvmx_mio_fus_spr_repair_res_s cn56xxp1;
-	struct cvmx_mio_fus_spr_repair_res_s cn58xx;
-	struct cvmx_mio_fus_spr_repair_res_s cn58xxp1;
-};
-
-union cvmx_mio_fus_spr_repair_sum {
-	uint64_t u64;
-	struct cvmx_mio_fus_spr_repair_sum_s {
-		uint64_t reserved_1_63:63;
-		uint64_t too_many:1;
-	} s;
-	struct cvmx_mio_fus_spr_repair_sum_s cn30xx;
-	struct cvmx_mio_fus_spr_repair_sum_s cn31xx;
-	struct cvmx_mio_fus_spr_repair_sum_s cn38xx;
-	struct cvmx_mio_fus_spr_repair_sum_s cn50xx;
-	struct cvmx_mio_fus_spr_repair_sum_s cn52xx;
-	struct cvmx_mio_fus_spr_repair_sum_s cn52xxp1;
-	struct cvmx_mio_fus_spr_repair_sum_s cn56xx;
-	struct cvmx_mio_fus_spr_repair_sum_s cn56xxp1;
-	struct cvmx_mio_fus_spr_repair_sum_s cn58xx;
-	struct cvmx_mio_fus_spr_repair_sum_s cn58xxp1;
-};
-
-union cvmx_mio_fus_unlock {
-	uint64_t u64;
-	struct cvmx_mio_fus_unlock_s {
-		uint64_t reserved_24_63:40;
-		uint64_t key:24;
-	} s;
-	struct cvmx_mio_fus_unlock_s cn30xx;
-	struct cvmx_mio_fus_unlock_s cn31xx;
-};
-
-union cvmx_mio_fus_wadr {
-	uint64_t u64;
-	struct cvmx_mio_fus_wadr_s {
-		uint64_t reserved_10_63:54;
-		uint64_t addr:10;
-	} s;
-	struct cvmx_mio_fus_wadr_s cn30xx;
-	struct cvmx_mio_fus_wadr_s cn31xx;
-	struct cvmx_mio_fus_wadr_s cn38xx;
-	struct cvmx_mio_fus_wadr_s cn38xxp2;
-	struct cvmx_mio_fus_wadr_cn50xx {
-		uint64_t reserved_2_63:62;
-		uint64_t addr:2;
-	} cn50xx;
-	struct cvmx_mio_fus_wadr_cn52xx {
-		uint64_t reserved_3_63:61;
-		uint64_t addr:3;
-	} cn52xx;
-	struct cvmx_mio_fus_wadr_cn52xx cn52xxp1;
-	struct cvmx_mio_fus_wadr_cn52xx cn56xx;
-	struct cvmx_mio_fus_wadr_cn52xx cn56xxp1;
-	struct cvmx_mio_fus_wadr_cn50xx cn58xx;
-	struct cvmx_mio_fus_wadr_cn50xx cn58xxp1;
-};
-
-union cvmx_mio_ndf_dma_cfg {
-	uint64_t u64;
-	struct cvmx_mio_ndf_dma_cfg_s {
-		uint64_t en:1;
-		uint64_t rw:1;
-		uint64_t clr:1;
-		uint64_t reserved_60_60:1;
-		uint64_t swap32:1;
-		uint64_t swap16:1;
-		uint64_t swap8:1;
-		uint64_t endian:1;
-		uint64_t size:20;
-		uint64_t adr:36;
-	} s;
-	struct cvmx_mio_ndf_dma_cfg_s cn52xx;
-};
-
-union cvmx_mio_ndf_dma_int {
-	uint64_t u64;
-	struct cvmx_mio_ndf_dma_int_s {
-		uint64_t reserved_1_63:63;
-		uint64_t done:1;
-	} s;
-	struct cvmx_mio_ndf_dma_int_s cn52xx;
-};
-
-union cvmx_mio_ndf_dma_int_en {
-	uint64_t u64;
-	struct cvmx_mio_ndf_dma_int_en_s {
-		uint64_t reserved_1_63:63;
-		uint64_t done:1;
-	} s;
-	struct cvmx_mio_ndf_dma_int_en_s cn52xx;
-};
-
-union cvmx_mio_pll_ctl {
-	uint64_t u64;
-	struct cvmx_mio_pll_ctl_s {
-		uint64_t reserved_5_63:59;
-		uint64_t bw_ctl:5;
-	} s;
-	struct cvmx_mio_pll_ctl_s cn30xx;
-	struct cvmx_mio_pll_ctl_s cn31xx;
-};
-
-union cvmx_mio_pll_setting {
-	uint64_t u64;
-	struct cvmx_mio_pll_setting_s {
-		uint64_t reserved_17_63:47;
-		uint64_t setting:17;
-	} s;
-	struct cvmx_mio_pll_setting_s cn30xx;
-	struct cvmx_mio_pll_setting_s cn31xx;
-};
-
-union cvmx_mio_twsx_int {
-	uint64_t u64;
-	struct cvmx_mio_twsx_int_s {
-		uint64_t reserved_12_63:52;
-		uint64_t scl:1;
-		uint64_t sda:1;
-		uint64_t scl_ovr:1;
-		uint64_t sda_ovr:1;
-		uint64_t reserved_7_7:1;
-		uint64_t core_en:1;
-		uint64_t ts_en:1;
-		uint64_t st_en:1;
-		uint64_t reserved_3_3:1;
-		uint64_t core_int:1;
-		uint64_t ts_int:1;
-		uint64_t st_int:1;
-	} s;
-	struct cvmx_mio_twsx_int_s cn30xx;
-	struct cvmx_mio_twsx_int_s cn31xx;
-	struct cvmx_mio_twsx_int_s cn38xx;
-	struct cvmx_mio_twsx_int_cn38xxp2 {
-		uint64_t reserved_7_63:57;
-		uint64_t core_en:1;
-		uint64_t ts_en:1;
-		uint64_t st_en:1;
-		uint64_t reserved_3_3:1;
-		uint64_t core_int:1;
-		uint64_t ts_int:1;
-		uint64_t st_int:1;
-	} cn38xxp2;
-	struct cvmx_mio_twsx_int_s cn50xx;
-	struct cvmx_mio_twsx_int_s cn52xx;
-	struct cvmx_mio_twsx_int_s cn52xxp1;
-	struct cvmx_mio_twsx_int_s cn56xx;
-	struct cvmx_mio_twsx_int_s cn56xxp1;
-	struct cvmx_mio_twsx_int_s cn58xx;
-	struct cvmx_mio_twsx_int_s cn58xxp1;
-};
-
-union cvmx_mio_twsx_sw_twsi {
-	uint64_t u64;
-	struct cvmx_mio_twsx_sw_twsi_s {
-		uint64_t v:1;
-		uint64_t slonly:1;
-		uint64_t eia:1;
-		uint64_t op:4;
-		uint64_t r:1;
-		uint64_t sovr:1;
-		uint64_t size:3;
-		uint64_t scr:2;
-		uint64_t a:10;
-		uint64_t ia:5;
-		uint64_t eop_ia:3;
-		uint64_t d:32;
-	} s;
-	struct cvmx_mio_twsx_sw_twsi_s cn30xx;
-	struct cvmx_mio_twsx_sw_twsi_s cn31xx;
-	struct cvmx_mio_twsx_sw_twsi_s cn38xx;
-	struct cvmx_mio_twsx_sw_twsi_s cn38xxp2;
-	struct cvmx_mio_twsx_sw_twsi_s cn50xx;
-	struct cvmx_mio_twsx_sw_twsi_s cn52xx;
-	struct cvmx_mio_twsx_sw_twsi_s cn52xxp1;
-	struct cvmx_mio_twsx_sw_twsi_s cn56xx;
-	struct cvmx_mio_twsx_sw_twsi_s cn56xxp1;
-	struct cvmx_mio_twsx_sw_twsi_s cn58xx;
-	struct cvmx_mio_twsx_sw_twsi_s cn58xxp1;
-};
-
-union cvmx_mio_twsx_sw_twsi_ext {
-	uint64_t u64;
-	struct cvmx_mio_twsx_sw_twsi_ext_s {
-		uint64_t reserved_40_63:24;
-		uint64_t ia:8;
-		uint64_t d:32;
-	} s;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn30xx;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn31xx;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn38xx;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn38xxp2;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn50xx;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn52xx;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn52xxp1;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn56xx;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn56xxp1;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn58xx;
-	struct cvmx_mio_twsx_sw_twsi_ext_s cn58xxp1;
-};
-
-union cvmx_mio_twsx_twsi_sw {
-	uint64_t u64;
-	struct cvmx_mio_twsx_twsi_sw_s {
-		uint64_t v:2;
-		uint64_t reserved_32_61:30;
-		uint64_t d:32;
-	} s;
-	struct cvmx_mio_twsx_twsi_sw_s cn30xx;
-	struct cvmx_mio_twsx_twsi_sw_s cn31xx;
-	struct cvmx_mio_twsx_twsi_sw_s cn38xx;
-	struct cvmx_mio_twsx_twsi_sw_s cn38xxp2;
-	struct cvmx_mio_twsx_twsi_sw_s cn50xx;
-	struct cvmx_mio_twsx_twsi_sw_s cn52xx;
-	struct cvmx_mio_twsx_twsi_sw_s cn52xxp1;
-	struct cvmx_mio_twsx_twsi_sw_s cn56xx;
-	struct cvmx_mio_twsx_twsi_sw_s cn56xxp1;
-	struct cvmx_mio_twsx_twsi_sw_s cn58xx;
-	struct cvmx_mio_twsx_twsi_sw_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_dlh {
-	uint64_t u64;
-	struct cvmx_mio_uartx_dlh_s {
-		uint64_t reserved_8_63:56;
-		uint64_t dlh:8;
-	} s;
-	struct cvmx_mio_uartx_dlh_s cn30xx;
-	struct cvmx_mio_uartx_dlh_s cn31xx;
-	struct cvmx_mio_uartx_dlh_s cn38xx;
-	struct cvmx_mio_uartx_dlh_s cn38xxp2;
-	struct cvmx_mio_uartx_dlh_s cn50xx;
-	struct cvmx_mio_uartx_dlh_s cn52xx;
-	struct cvmx_mio_uartx_dlh_s cn52xxp1;
-	struct cvmx_mio_uartx_dlh_s cn56xx;
-	struct cvmx_mio_uartx_dlh_s cn56xxp1;
-	struct cvmx_mio_uartx_dlh_s cn58xx;
-	struct cvmx_mio_uartx_dlh_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_dll {
-	uint64_t u64;
-	struct cvmx_mio_uartx_dll_s {
-		uint64_t reserved_8_63:56;
-		uint64_t dll:8;
-	} s;
-	struct cvmx_mio_uartx_dll_s cn30xx;
-	struct cvmx_mio_uartx_dll_s cn31xx;
-	struct cvmx_mio_uartx_dll_s cn38xx;
-	struct cvmx_mio_uartx_dll_s cn38xxp2;
-	struct cvmx_mio_uartx_dll_s cn50xx;
-	struct cvmx_mio_uartx_dll_s cn52xx;
-	struct cvmx_mio_uartx_dll_s cn52xxp1;
-	struct cvmx_mio_uartx_dll_s cn56xx;
-	struct cvmx_mio_uartx_dll_s cn56xxp1;
-	struct cvmx_mio_uartx_dll_s cn58xx;
-	struct cvmx_mio_uartx_dll_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_far {
-	uint64_t u64;
-	struct cvmx_mio_uartx_far_s {
-		uint64_t reserved_1_63:63;
-		uint64_t far:1;
-	} s;
-	struct cvmx_mio_uartx_far_s cn30xx;
-	struct cvmx_mio_uartx_far_s cn31xx;
-	struct cvmx_mio_uartx_far_s cn38xx;
-	struct cvmx_mio_uartx_far_s cn38xxp2;
-	struct cvmx_mio_uartx_far_s cn50xx;
-	struct cvmx_mio_uartx_far_s cn52xx;
-	struct cvmx_mio_uartx_far_s cn52xxp1;
-	struct cvmx_mio_uartx_far_s cn56xx;
-	struct cvmx_mio_uartx_far_s cn56xxp1;
-	struct cvmx_mio_uartx_far_s cn58xx;
-	struct cvmx_mio_uartx_far_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_fcr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_fcr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t rxtrig:2;
-		uint64_t txtrig:2;
-		uint64_t reserved_3_3:1;
-		uint64_t txfr:1;
-		uint64_t rxfr:1;
-		uint64_t en:1;
-	} s;
-	struct cvmx_mio_uartx_fcr_s cn30xx;
-	struct cvmx_mio_uartx_fcr_s cn31xx;
-	struct cvmx_mio_uartx_fcr_s cn38xx;
-	struct cvmx_mio_uartx_fcr_s cn38xxp2;
-	struct cvmx_mio_uartx_fcr_s cn50xx;
-	struct cvmx_mio_uartx_fcr_s cn52xx;
-	struct cvmx_mio_uartx_fcr_s cn52xxp1;
-	struct cvmx_mio_uartx_fcr_s cn56xx;
-	struct cvmx_mio_uartx_fcr_s cn56xxp1;
-	struct cvmx_mio_uartx_fcr_s cn58xx;
-	struct cvmx_mio_uartx_fcr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_htx {
-	uint64_t u64;
-	struct cvmx_mio_uartx_htx_s {
-		uint64_t reserved_1_63:63;
-		uint64_t htx:1;
-	} s;
-	struct cvmx_mio_uartx_htx_s cn30xx;
-	struct cvmx_mio_uartx_htx_s cn31xx;
-	struct cvmx_mio_uartx_htx_s cn38xx;
-	struct cvmx_mio_uartx_htx_s cn38xxp2;
-	struct cvmx_mio_uartx_htx_s cn50xx;
-	struct cvmx_mio_uartx_htx_s cn52xx;
-	struct cvmx_mio_uartx_htx_s cn52xxp1;
-	struct cvmx_mio_uartx_htx_s cn56xx;
-	struct cvmx_mio_uartx_htx_s cn56xxp1;
-	struct cvmx_mio_uartx_htx_s cn58xx;
-	struct cvmx_mio_uartx_htx_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_ier {
-	uint64_t u64;
-	struct cvmx_mio_uartx_ier_s {
-		uint64_t reserved_8_63:56;
-		uint64_t ptime:1;
-		uint64_t reserved_4_6:3;
-		uint64_t edssi:1;
-		uint64_t elsi:1;
-		uint64_t etbei:1;
-		uint64_t erbfi:1;
-	} s;
-	struct cvmx_mio_uartx_ier_s cn30xx;
-	struct cvmx_mio_uartx_ier_s cn31xx;
-	struct cvmx_mio_uartx_ier_s cn38xx;
-	struct cvmx_mio_uartx_ier_s cn38xxp2;
-	struct cvmx_mio_uartx_ier_s cn50xx;
-	struct cvmx_mio_uartx_ier_s cn52xx;
-	struct cvmx_mio_uartx_ier_s cn52xxp1;
-	struct cvmx_mio_uartx_ier_s cn56xx;
-	struct cvmx_mio_uartx_ier_s cn56xxp1;
-	struct cvmx_mio_uartx_ier_s cn58xx;
-	struct cvmx_mio_uartx_ier_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_iir {
-	uint64_t u64;
-	struct cvmx_mio_uartx_iir_s {
-		uint64_t reserved_8_63:56;
-		uint64_t fen:2;
-		uint64_t reserved_4_5:2;
-		uint64_t iid:4;
-	} s;
-	struct cvmx_mio_uartx_iir_s cn30xx;
-	struct cvmx_mio_uartx_iir_s cn31xx;
-	struct cvmx_mio_uartx_iir_s cn38xx;
-	struct cvmx_mio_uartx_iir_s cn38xxp2;
-	struct cvmx_mio_uartx_iir_s cn50xx;
-	struct cvmx_mio_uartx_iir_s cn52xx;
-	struct cvmx_mio_uartx_iir_s cn52xxp1;
-	struct cvmx_mio_uartx_iir_s cn56xx;
-	struct cvmx_mio_uartx_iir_s cn56xxp1;
-	struct cvmx_mio_uartx_iir_s cn58xx;
-	struct cvmx_mio_uartx_iir_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_lcr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_lcr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t dlab:1;
-		uint64_t brk:1;
-		uint64_t reserved_5_5:1;
-		uint64_t eps:1;
-		uint64_t pen:1;
-		uint64_t stop:1;
-		uint64_t cls:2;
-	} s;
-	struct cvmx_mio_uartx_lcr_s cn30xx;
-	struct cvmx_mio_uartx_lcr_s cn31xx;
-	struct cvmx_mio_uartx_lcr_s cn38xx;
-	struct cvmx_mio_uartx_lcr_s cn38xxp2;
-	struct cvmx_mio_uartx_lcr_s cn50xx;
-	struct cvmx_mio_uartx_lcr_s cn52xx;
-	struct cvmx_mio_uartx_lcr_s cn52xxp1;
-	struct cvmx_mio_uartx_lcr_s cn56xx;
-	struct cvmx_mio_uartx_lcr_s cn56xxp1;
-	struct cvmx_mio_uartx_lcr_s cn58xx;
-	struct cvmx_mio_uartx_lcr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_lsr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_lsr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t ferr:1;
-		uint64_t temt:1;
-		uint64_t thre:1;
-		uint64_t bi:1;
-		uint64_t fe:1;
-		uint64_t pe:1;
-		uint64_t oe:1;
-		uint64_t dr:1;
-	} s;
-	struct cvmx_mio_uartx_lsr_s cn30xx;
-	struct cvmx_mio_uartx_lsr_s cn31xx;
-	struct cvmx_mio_uartx_lsr_s cn38xx;
-	struct cvmx_mio_uartx_lsr_s cn38xxp2;
-	struct cvmx_mio_uartx_lsr_s cn50xx;
-	struct cvmx_mio_uartx_lsr_s cn52xx;
-	struct cvmx_mio_uartx_lsr_s cn52xxp1;
-	struct cvmx_mio_uartx_lsr_s cn56xx;
-	struct cvmx_mio_uartx_lsr_s cn56xxp1;
-	struct cvmx_mio_uartx_lsr_s cn58xx;
-	struct cvmx_mio_uartx_lsr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_mcr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_mcr_s {
-		uint64_t reserved_6_63:58;
-		uint64_t afce:1;
-		uint64_t loop:1;
-		uint64_t out2:1;
-		uint64_t out1:1;
-		uint64_t rts:1;
-		uint64_t dtr:1;
-	} s;
-	struct cvmx_mio_uartx_mcr_s cn30xx;
-	struct cvmx_mio_uartx_mcr_s cn31xx;
-	struct cvmx_mio_uartx_mcr_s cn38xx;
-	struct cvmx_mio_uartx_mcr_s cn38xxp2;
-	struct cvmx_mio_uartx_mcr_s cn50xx;
-	struct cvmx_mio_uartx_mcr_s cn52xx;
-	struct cvmx_mio_uartx_mcr_s cn52xxp1;
-	struct cvmx_mio_uartx_mcr_s cn56xx;
-	struct cvmx_mio_uartx_mcr_s cn56xxp1;
-	struct cvmx_mio_uartx_mcr_s cn58xx;
-	struct cvmx_mio_uartx_mcr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_msr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_msr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t dcd:1;
-		uint64_t ri:1;
-		uint64_t dsr:1;
-		uint64_t cts:1;
-		uint64_t ddcd:1;
-		uint64_t teri:1;
-		uint64_t ddsr:1;
-		uint64_t dcts:1;
-	} s;
-	struct cvmx_mio_uartx_msr_s cn30xx;
-	struct cvmx_mio_uartx_msr_s cn31xx;
-	struct cvmx_mio_uartx_msr_s cn38xx;
-	struct cvmx_mio_uartx_msr_s cn38xxp2;
-	struct cvmx_mio_uartx_msr_s cn50xx;
-	struct cvmx_mio_uartx_msr_s cn52xx;
-	struct cvmx_mio_uartx_msr_s cn52xxp1;
-	struct cvmx_mio_uartx_msr_s cn56xx;
-	struct cvmx_mio_uartx_msr_s cn56xxp1;
-	struct cvmx_mio_uartx_msr_s cn58xx;
-	struct cvmx_mio_uartx_msr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_rbr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_rbr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t rbr:8;
-	} s;
-	struct cvmx_mio_uartx_rbr_s cn30xx;
-	struct cvmx_mio_uartx_rbr_s cn31xx;
-	struct cvmx_mio_uartx_rbr_s cn38xx;
-	struct cvmx_mio_uartx_rbr_s cn38xxp2;
-	struct cvmx_mio_uartx_rbr_s cn50xx;
-	struct cvmx_mio_uartx_rbr_s cn52xx;
-	struct cvmx_mio_uartx_rbr_s cn52xxp1;
-	struct cvmx_mio_uartx_rbr_s cn56xx;
-	struct cvmx_mio_uartx_rbr_s cn56xxp1;
-	struct cvmx_mio_uartx_rbr_s cn58xx;
-	struct cvmx_mio_uartx_rbr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_rfl {
-	uint64_t u64;
-	struct cvmx_mio_uartx_rfl_s {
-		uint64_t reserved_7_63:57;
-		uint64_t rfl:7;
-	} s;
-	struct cvmx_mio_uartx_rfl_s cn30xx;
-	struct cvmx_mio_uartx_rfl_s cn31xx;
-	struct cvmx_mio_uartx_rfl_s cn38xx;
-	struct cvmx_mio_uartx_rfl_s cn38xxp2;
-	struct cvmx_mio_uartx_rfl_s cn50xx;
-	struct cvmx_mio_uartx_rfl_s cn52xx;
-	struct cvmx_mio_uartx_rfl_s cn52xxp1;
-	struct cvmx_mio_uartx_rfl_s cn56xx;
-	struct cvmx_mio_uartx_rfl_s cn56xxp1;
-	struct cvmx_mio_uartx_rfl_s cn58xx;
-	struct cvmx_mio_uartx_rfl_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_rfw {
-	uint64_t u64;
-	struct cvmx_mio_uartx_rfw_s {
-		uint64_t reserved_10_63:54;
-		uint64_t rffe:1;
-		uint64_t rfpe:1;
-		uint64_t rfwd:8;
-	} s;
-	struct cvmx_mio_uartx_rfw_s cn30xx;
-	struct cvmx_mio_uartx_rfw_s cn31xx;
-	struct cvmx_mio_uartx_rfw_s cn38xx;
-	struct cvmx_mio_uartx_rfw_s cn38xxp2;
-	struct cvmx_mio_uartx_rfw_s cn50xx;
-	struct cvmx_mio_uartx_rfw_s cn52xx;
-	struct cvmx_mio_uartx_rfw_s cn52xxp1;
-	struct cvmx_mio_uartx_rfw_s cn56xx;
-	struct cvmx_mio_uartx_rfw_s cn56xxp1;
-	struct cvmx_mio_uartx_rfw_s cn58xx;
-	struct cvmx_mio_uartx_rfw_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_sbcr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_sbcr_s {
-		uint64_t reserved_1_63:63;
-		uint64_t sbcr:1;
-	} s;
-	struct cvmx_mio_uartx_sbcr_s cn30xx;
-	struct cvmx_mio_uartx_sbcr_s cn31xx;
-	struct cvmx_mio_uartx_sbcr_s cn38xx;
-	struct cvmx_mio_uartx_sbcr_s cn38xxp2;
-	struct cvmx_mio_uartx_sbcr_s cn50xx;
-	struct cvmx_mio_uartx_sbcr_s cn52xx;
-	struct cvmx_mio_uartx_sbcr_s cn52xxp1;
-	struct cvmx_mio_uartx_sbcr_s cn56xx;
-	struct cvmx_mio_uartx_sbcr_s cn56xxp1;
-	struct cvmx_mio_uartx_sbcr_s cn58xx;
-	struct cvmx_mio_uartx_sbcr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_scr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_scr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t scr:8;
-	} s;
-	struct cvmx_mio_uartx_scr_s cn30xx;
-	struct cvmx_mio_uartx_scr_s cn31xx;
-	struct cvmx_mio_uartx_scr_s cn38xx;
-	struct cvmx_mio_uartx_scr_s cn38xxp2;
-	struct cvmx_mio_uartx_scr_s cn50xx;
-	struct cvmx_mio_uartx_scr_s cn52xx;
-	struct cvmx_mio_uartx_scr_s cn52xxp1;
-	struct cvmx_mio_uartx_scr_s cn56xx;
-	struct cvmx_mio_uartx_scr_s cn56xxp1;
-	struct cvmx_mio_uartx_scr_s cn58xx;
-	struct cvmx_mio_uartx_scr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_sfe {
-	uint64_t u64;
-	struct cvmx_mio_uartx_sfe_s {
-		uint64_t reserved_1_63:63;
-		uint64_t sfe:1;
-	} s;
-	struct cvmx_mio_uartx_sfe_s cn30xx;
-	struct cvmx_mio_uartx_sfe_s cn31xx;
-	struct cvmx_mio_uartx_sfe_s cn38xx;
-	struct cvmx_mio_uartx_sfe_s cn38xxp2;
-	struct cvmx_mio_uartx_sfe_s cn50xx;
-	struct cvmx_mio_uartx_sfe_s cn52xx;
-	struct cvmx_mio_uartx_sfe_s cn52xxp1;
-	struct cvmx_mio_uartx_sfe_s cn56xx;
-	struct cvmx_mio_uartx_sfe_s cn56xxp1;
-	struct cvmx_mio_uartx_sfe_s cn58xx;
-	struct cvmx_mio_uartx_sfe_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_srr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_srr_s {
-		uint64_t reserved_3_63:61;
-		uint64_t stfr:1;
-		uint64_t srfr:1;
-		uint64_t usr:1;
-	} s;
-	struct cvmx_mio_uartx_srr_s cn30xx;
-	struct cvmx_mio_uartx_srr_s cn31xx;
-	struct cvmx_mio_uartx_srr_s cn38xx;
-	struct cvmx_mio_uartx_srr_s cn38xxp2;
-	struct cvmx_mio_uartx_srr_s cn50xx;
-	struct cvmx_mio_uartx_srr_s cn52xx;
-	struct cvmx_mio_uartx_srr_s cn52xxp1;
-	struct cvmx_mio_uartx_srr_s cn56xx;
-	struct cvmx_mio_uartx_srr_s cn56xxp1;
-	struct cvmx_mio_uartx_srr_s cn58xx;
-	struct cvmx_mio_uartx_srr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_srt {
-	uint64_t u64;
-	struct cvmx_mio_uartx_srt_s {
-		uint64_t reserved_2_63:62;
-		uint64_t srt:2;
-	} s;
-	struct cvmx_mio_uartx_srt_s cn30xx;
-	struct cvmx_mio_uartx_srt_s cn31xx;
-	struct cvmx_mio_uartx_srt_s cn38xx;
-	struct cvmx_mio_uartx_srt_s cn38xxp2;
-	struct cvmx_mio_uartx_srt_s cn50xx;
-	struct cvmx_mio_uartx_srt_s cn52xx;
-	struct cvmx_mio_uartx_srt_s cn52xxp1;
-	struct cvmx_mio_uartx_srt_s cn56xx;
-	struct cvmx_mio_uartx_srt_s cn56xxp1;
-	struct cvmx_mio_uartx_srt_s cn58xx;
-	struct cvmx_mio_uartx_srt_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_srts {
-	uint64_t u64;
-	struct cvmx_mio_uartx_srts_s {
-		uint64_t reserved_1_63:63;
-		uint64_t srts:1;
-	} s;
-	struct cvmx_mio_uartx_srts_s cn30xx;
-	struct cvmx_mio_uartx_srts_s cn31xx;
-	struct cvmx_mio_uartx_srts_s cn38xx;
-	struct cvmx_mio_uartx_srts_s cn38xxp2;
-	struct cvmx_mio_uartx_srts_s cn50xx;
-	struct cvmx_mio_uartx_srts_s cn52xx;
-	struct cvmx_mio_uartx_srts_s cn52xxp1;
-	struct cvmx_mio_uartx_srts_s cn56xx;
-	struct cvmx_mio_uartx_srts_s cn56xxp1;
-	struct cvmx_mio_uartx_srts_s cn58xx;
-	struct cvmx_mio_uartx_srts_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_stt {
-	uint64_t u64;
-	struct cvmx_mio_uartx_stt_s {
-		uint64_t reserved_2_63:62;
-		uint64_t stt:2;
-	} s;
-	struct cvmx_mio_uartx_stt_s cn30xx;
-	struct cvmx_mio_uartx_stt_s cn31xx;
-	struct cvmx_mio_uartx_stt_s cn38xx;
-	struct cvmx_mio_uartx_stt_s cn38xxp2;
-	struct cvmx_mio_uartx_stt_s cn50xx;
-	struct cvmx_mio_uartx_stt_s cn52xx;
-	struct cvmx_mio_uartx_stt_s cn52xxp1;
-	struct cvmx_mio_uartx_stt_s cn56xx;
-	struct cvmx_mio_uartx_stt_s cn56xxp1;
-	struct cvmx_mio_uartx_stt_s cn58xx;
-	struct cvmx_mio_uartx_stt_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_tfl {
-	uint64_t u64;
-	struct cvmx_mio_uartx_tfl_s {
-		uint64_t reserved_7_63:57;
-		uint64_t tfl:7;
-	} s;
-	struct cvmx_mio_uartx_tfl_s cn30xx;
-	struct cvmx_mio_uartx_tfl_s cn31xx;
-	struct cvmx_mio_uartx_tfl_s cn38xx;
-	struct cvmx_mio_uartx_tfl_s cn38xxp2;
-	struct cvmx_mio_uartx_tfl_s cn50xx;
-	struct cvmx_mio_uartx_tfl_s cn52xx;
-	struct cvmx_mio_uartx_tfl_s cn52xxp1;
-	struct cvmx_mio_uartx_tfl_s cn56xx;
-	struct cvmx_mio_uartx_tfl_s cn56xxp1;
-	struct cvmx_mio_uartx_tfl_s cn58xx;
-	struct cvmx_mio_uartx_tfl_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_tfr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_tfr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t tfr:8;
-	} s;
-	struct cvmx_mio_uartx_tfr_s cn30xx;
-	struct cvmx_mio_uartx_tfr_s cn31xx;
-	struct cvmx_mio_uartx_tfr_s cn38xx;
-	struct cvmx_mio_uartx_tfr_s cn38xxp2;
-	struct cvmx_mio_uartx_tfr_s cn50xx;
-	struct cvmx_mio_uartx_tfr_s cn52xx;
-	struct cvmx_mio_uartx_tfr_s cn52xxp1;
-	struct cvmx_mio_uartx_tfr_s cn56xx;
-	struct cvmx_mio_uartx_tfr_s cn56xxp1;
-	struct cvmx_mio_uartx_tfr_s cn58xx;
-	struct cvmx_mio_uartx_tfr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_thr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_thr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t thr:8;
-	} s;
-	struct cvmx_mio_uartx_thr_s cn30xx;
-	struct cvmx_mio_uartx_thr_s cn31xx;
-	struct cvmx_mio_uartx_thr_s cn38xx;
-	struct cvmx_mio_uartx_thr_s cn38xxp2;
-	struct cvmx_mio_uartx_thr_s cn50xx;
-	struct cvmx_mio_uartx_thr_s cn52xx;
-	struct cvmx_mio_uartx_thr_s cn52xxp1;
-	struct cvmx_mio_uartx_thr_s cn56xx;
-	struct cvmx_mio_uartx_thr_s cn56xxp1;
-	struct cvmx_mio_uartx_thr_s cn58xx;
-	struct cvmx_mio_uartx_thr_s cn58xxp1;
-};
-
-union cvmx_mio_uartx_usr {
-	uint64_t u64;
-	struct cvmx_mio_uartx_usr_s {
-		uint64_t reserved_5_63:59;
-		uint64_t rff:1;
-		uint64_t rfne:1;
-		uint64_t tfe:1;
-		uint64_t tfnf:1;
-		uint64_t busy:1;
-	} s;
-	struct cvmx_mio_uartx_usr_s cn30xx;
-	struct cvmx_mio_uartx_usr_s cn31xx;
-	struct cvmx_mio_uartx_usr_s cn38xx;
-	struct cvmx_mio_uartx_usr_s cn38xxp2;
-	struct cvmx_mio_uartx_usr_s cn50xx;
-	struct cvmx_mio_uartx_usr_s cn52xx;
-	struct cvmx_mio_uartx_usr_s cn52xxp1;
-	struct cvmx_mio_uartx_usr_s cn56xx;
-	struct cvmx_mio_uartx_usr_s cn56xxp1;
-	struct cvmx_mio_uartx_usr_s cn58xx;
-	struct cvmx_mio_uartx_usr_s cn58xxp1;
-};
-
-union cvmx_mio_uart2_dlh {
-	uint64_t u64;
-	struct cvmx_mio_uart2_dlh_s {
-		uint64_t reserved_8_63:56;
-		uint64_t dlh:8;
-	} s;
-	struct cvmx_mio_uart2_dlh_s cn52xx;
-	struct cvmx_mio_uart2_dlh_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_dll {
-	uint64_t u64;
-	struct cvmx_mio_uart2_dll_s {
-		uint64_t reserved_8_63:56;
-		uint64_t dll:8;
-	} s;
-	struct cvmx_mio_uart2_dll_s cn52xx;
-	struct cvmx_mio_uart2_dll_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_far {
-	uint64_t u64;
-	struct cvmx_mio_uart2_far_s {
-		uint64_t reserved_1_63:63;
-		uint64_t far:1;
-	} s;
-	struct cvmx_mio_uart2_far_s cn52xx;
-	struct cvmx_mio_uart2_far_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_fcr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_fcr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t rxtrig:2;
-		uint64_t txtrig:2;
-		uint64_t reserved_3_3:1;
-		uint64_t txfr:1;
-		uint64_t rxfr:1;
-		uint64_t en:1;
-	} s;
-	struct cvmx_mio_uart2_fcr_s cn52xx;
-	struct cvmx_mio_uart2_fcr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_htx {
-	uint64_t u64;
-	struct cvmx_mio_uart2_htx_s {
-		uint64_t reserved_1_63:63;
-		uint64_t htx:1;
-	} s;
-	struct cvmx_mio_uart2_htx_s cn52xx;
-	struct cvmx_mio_uart2_htx_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_ier {
-	uint64_t u64;
-	struct cvmx_mio_uart2_ier_s {
-		uint64_t reserved_8_63:56;
-		uint64_t ptime:1;
-		uint64_t reserved_4_6:3;
-		uint64_t edssi:1;
-		uint64_t elsi:1;
-		uint64_t etbei:1;
-		uint64_t erbfi:1;
-	} s;
-	struct cvmx_mio_uart2_ier_s cn52xx;
-	struct cvmx_mio_uart2_ier_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_iir {
-	uint64_t u64;
-	struct cvmx_mio_uart2_iir_s {
-		uint64_t reserved_8_63:56;
-		uint64_t fen:2;
-		uint64_t reserved_4_5:2;
-		uint64_t iid:4;
-	} s;
-	struct cvmx_mio_uart2_iir_s cn52xx;
-	struct cvmx_mio_uart2_iir_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_lcr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_lcr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t dlab:1;
-		uint64_t brk:1;
-		uint64_t reserved_5_5:1;
-		uint64_t eps:1;
-		uint64_t pen:1;
-		uint64_t stop:1;
-		uint64_t cls:2;
-	} s;
-	struct cvmx_mio_uart2_lcr_s cn52xx;
-	struct cvmx_mio_uart2_lcr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_lsr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_lsr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t ferr:1;
-		uint64_t temt:1;
-		uint64_t thre:1;
-		uint64_t bi:1;
-		uint64_t fe:1;
-		uint64_t pe:1;
-		uint64_t oe:1;
-		uint64_t dr:1;
-	} s;
-	struct cvmx_mio_uart2_lsr_s cn52xx;
-	struct cvmx_mio_uart2_lsr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_mcr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_mcr_s {
-		uint64_t reserved_6_63:58;
-		uint64_t afce:1;
-		uint64_t loop:1;
-		uint64_t out2:1;
-		uint64_t out1:1;
-		uint64_t rts:1;
-		uint64_t dtr:1;
-	} s;
-	struct cvmx_mio_uart2_mcr_s cn52xx;
-	struct cvmx_mio_uart2_mcr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_msr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_msr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t dcd:1;
-		uint64_t ri:1;
-		uint64_t dsr:1;
-		uint64_t cts:1;
-		uint64_t ddcd:1;
-		uint64_t teri:1;
-		uint64_t ddsr:1;
-		uint64_t dcts:1;
-	} s;
-	struct cvmx_mio_uart2_msr_s cn52xx;
-	struct cvmx_mio_uart2_msr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_rbr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_rbr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t rbr:8;
-	} s;
-	struct cvmx_mio_uart2_rbr_s cn52xx;
-	struct cvmx_mio_uart2_rbr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_rfl {
-	uint64_t u64;
-	struct cvmx_mio_uart2_rfl_s {
-		uint64_t reserved_7_63:57;
-		uint64_t rfl:7;
-	} s;
-	struct cvmx_mio_uart2_rfl_s cn52xx;
-	struct cvmx_mio_uart2_rfl_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_rfw {
-	uint64_t u64;
-	struct cvmx_mio_uart2_rfw_s {
-		uint64_t reserved_10_63:54;
-		uint64_t rffe:1;
-		uint64_t rfpe:1;
-		uint64_t rfwd:8;
-	} s;
-	struct cvmx_mio_uart2_rfw_s cn52xx;
-	struct cvmx_mio_uart2_rfw_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_sbcr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_sbcr_s {
-		uint64_t reserved_1_63:63;
-		uint64_t sbcr:1;
-	} s;
-	struct cvmx_mio_uart2_sbcr_s cn52xx;
-	struct cvmx_mio_uart2_sbcr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_scr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_scr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t scr:8;
-	} s;
-	struct cvmx_mio_uart2_scr_s cn52xx;
-	struct cvmx_mio_uart2_scr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_sfe {
-	uint64_t u64;
-	struct cvmx_mio_uart2_sfe_s {
-		uint64_t reserved_1_63:63;
-		uint64_t sfe:1;
-	} s;
-	struct cvmx_mio_uart2_sfe_s cn52xx;
-	struct cvmx_mio_uart2_sfe_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_srr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_srr_s {
-		uint64_t reserved_3_63:61;
-		uint64_t stfr:1;
-		uint64_t srfr:1;
-		uint64_t usr:1;
-	} s;
-	struct cvmx_mio_uart2_srr_s cn52xx;
-	struct cvmx_mio_uart2_srr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_srt {
-	uint64_t u64;
-	struct cvmx_mio_uart2_srt_s {
-		uint64_t reserved_2_63:62;
-		uint64_t srt:2;
-	} s;
-	struct cvmx_mio_uart2_srt_s cn52xx;
-	struct cvmx_mio_uart2_srt_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_srts {
-	uint64_t u64;
-	struct cvmx_mio_uart2_srts_s {
-		uint64_t reserved_1_63:63;
-		uint64_t srts:1;
-	} s;
-	struct cvmx_mio_uart2_srts_s cn52xx;
-	struct cvmx_mio_uart2_srts_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_stt {
-	uint64_t u64;
-	struct cvmx_mio_uart2_stt_s {
-		uint64_t reserved_2_63:62;
-		uint64_t stt:2;
-	} s;
-	struct cvmx_mio_uart2_stt_s cn52xx;
-	struct cvmx_mio_uart2_stt_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_tfl {
-	uint64_t u64;
-	struct cvmx_mio_uart2_tfl_s {
-		uint64_t reserved_7_63:57;
-		uint64_t tfl:7;
-	} s;
-	struct cvmx_mio_uart2_tfl_s cn52xx;
-	struct cvmx_mio_uart2_tfl_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_tfr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_tfr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t tfr:8;
-	} s;
-	struct cvmx_mio_uart2_tfr_s cn52xx;
-	struct cvmx_mio_uart2_tfr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_thr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_thr_s {
-		uint64_t reserved_8_63:56;
-		uint64_t thr:8;
-	} s;
-	struct cvmx_mio_uart2_thr_s cn52xx;
-	struct cvmx_mio_uart2_thr_s cn52xxp1;
-};
-
-union cvmx_mio_uart2_usr {
-	uint64_t u64;
-	struct cvmx_mio_uart2_usr_s {
-		uint64_t reserved_5_63:59;
-		uint64_t rff:1;
-		uint64_t rfne:1;
-		uint64_t tfe:1;
-		uint64_t tfnf:1;
-		uint64_t busy:1;
-	} s;
-	struct cvmx_mio_uart2_usr_s cn52xx;
-	struct cvmx_mio_uart2_usr_s cn52xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-mixx-defs.h b/arch/mips/include/asm/octeon/cvmx-mixx-defs.h
deleted file mode 100644
index dab6dca..0000000
--- a/arch/mips/include/asm/octeon/cvmx-mixx-defs.h
+++ /dev/null
@@ -1,248 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_MIXX_DEFS_H__
-#define __CVMX_MIXX_DEFS_H__
-
-#define CVMX_MIXX_BIST(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100078ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_CTL(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100020ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_INTENA(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100050ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_IRCNT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100030ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_IRHWM(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100028ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_IRING1(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100010ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_IRING2(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100018ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_ISR(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100048ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_ORCNT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100040ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_ORHWM(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100038ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_ORING1(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100000ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_ORING2(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100008ull + (((offset) & 1) * 2048))
-#define CVMX_MIXX_REMCNT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001070000100058ull + (((offset) & 1) * 2048))
-
-union cvmx_mixx_bist {
-	uint64_t u64;
-	struct cvmx_mixx_bist_s {
-		uint64_t reserved_4_63:60;
-		uint64_t mrqdat:1;
-		uint64_t ipfdat:1;
-		uint64_t irfdat:1;
-		uint64_t orfdat:1;
-	} s;
-	struct cvmx_mixx_bist_s cn52xx;
-	struct cvmx_mixx_bist_s cn52xxp1;
-	struct cvmx_mixx_bist_s cn56xx;
-	struct cvmx_mixx_bist_s cn56xxp1;
-};
-
-union cvmx_mixx_ctl {
-	uint64_t u64;
-	struct cvmx_mixx_ctl_s {
-		uint64_t reserved_8_63:56;
-		uint64_t crc_strip:1;
-		uint64_t busy:1;
-		uint64_t en:1;
-		uint64_t reset:1;
-		uint64_t lendian:1;
-		uint64_t nbtarb:1;
-		uint64_t mrq_hwm:2;
-	} s;
-	struct cvmx_mixx_ctl_s cn52xx;
-	struct cvmx_mixx_ctl_s cn52xxp1;
-	struct cvmx_mixx_ctl_s cn56xx;
-	struct cvmx_mixx_ctl_s cn56xxp1;
-};
-
-union cvmx_mixx_intena {
-	uint64_t u64;
-	struct cvmx_mixx_intena_s {
-		uint64_t reserved_7_63:57;
-		uint64_t orunena:1;
-		uint64_t irunena:1;
-		uint64_t data_drpena:1;
-		uint64_t ithena:1;
-		uint64_t othena:1;
-		uint64_t ivfena:1;
-		uint64_t ovfena:1;
-	} s;
-	struct cvmx_mixx_intena_s cn52xx;
-	struct cvmx_mixx_intena_s cn52xxp1;
-	struct cvmx_mixx_intena_s cn56xx;
-	struct cvmx_mixx_intena_s cn56xxp1;
-};
-
-union cvmx_mixx_ircnt {
-	uint64_t u64;
-	struct cvmx_mixx_ircnt_s {
-		uint64_t reserved_20_63:44;
-		uint64_t ircnt:20;
-	} s;
-	struct cvmx_mixx_ircnt_s cn52xx;
-	struct cvmx_mixx_ircnt_s cn52xxp1;
-	struct cvmx_mixx_ircnt_s cn56xx;
-	struct cvmx_mixx_ircnt_s cn56xxp1;
-};
-
-union cvmx_mixx_irhwm {
-	uint64_t u64;
-	struct cvmx_mixx_irhwm_s {
-		uint64_t reserved_40_63:24;
-		uint64_t ibplwm:20;
-		uint64_t irhwm:20;
-	} s;
-	struct cvmx_mixx_irhwm_s cn52xx;
-	struct cvmx_mixx_irhwm_s cn52xxp1;
-	struct cvmx_mixx_irhwm_s cn56xx;
-	struct cvmx_mixx_irhwm_s cn56xxp1;
-};
-
-union cvmx_mixx_iring1 {
-	uint64_t u64;
-	struct cvmx_mixx_iring1_s {
-		uint64_t reserved_60_63:4;
-		uint64_t isize:20;
-		uint64_t reserved_36_39:4;
-		uint64_t ibase:33;
-		uint64_t reserved_0_2:3;
-	} s;
-	struct cvmx_mixx_iring1_s cn52xx;
-	struct cvmx_mixx_iring1_s cn52xxp1;
-	struct cvmx_mixx_iring1_s cn56xx;
-	struct cvmx_mixx_iring1_s cn56xxp1;
-};
-
-union cvmx_mixx_iring2 {
-	uint64_t u64;
-	struct cvmx_mixx_iring2_s {
-		uint64_t reserved_52_63:12;
-		uint64_t itlptr:20;
-		uint64_t reserved_20_31:12;
-		uint64_t idbell:20;
-	} s;
-	struct cvmx_mixx_iring2_s cn52xx;
-	struct cvmx_mixx_iring2_s cn52xxp1;
-	struct cvmx_mixx_iring2_s cn56xx;
-	struct cvmx_mixx_iring2_s cn56xxp1;
-};
-
-union cvmx_mixx_isr {
-	uint64_t u64;
-	struct cvmx_mixx_isr_s {
-		uint64_t reserved_7_63:57;
-		uint64_t orun:1;
-		uint64_t irun:1;
-		uint64_t data_drp:1;
-		uint64_t irthresh:1;
-		uint64_t orthresh:1;
-		uint64_t idblovf:1;
-		uint64_t odblovf:1;
-	} s;
-	struct cvmx_mixx_isr_s cn52xx;
-	struct cvmx_mixx_isr_s cn52xxp1;
-	struct cvmx_mixx_isr_s cn56xx;
-	struct cvmx_mixx_isr_s cn56xxp1;
-};
-
-union cvmx_mixx_orcnt {
-	uint64_t u64;
-	struct cvmx_mixx_orcnt_s {
-		uint64_t reserved_20_63:44;
-		uint64_t orcnt:20;
-	} s;
-	struct cvmx_mixx_orcnt_s cn52xx;
-	struct cvmx_mixx_orcnt_s cn52xxp1;
-	struct cvmx_mixx_orcnt_s cn56xx;
-	struct cvmx_mixx_orcnt_s cn56xxp1;
-};
-
-union cvmx_mixx_orhwm {
-	uint64_t u64;
-	struct cvmx_mixx_orhwm_s {
-		uint64_t reserved_20_63:44;
-		uint64_t orhwm:20;
-	} s;
-	struct cvmx_mixx_orhwm_s cn52xx;
-	struct cvmx_mixx_orhwm_s cn52xxp1;
-	struct cvmx_mixx_orhwm_s cn56xx;
-	struct cvmx_mixx_orhwm_s cn56xxp1;
-};
-
-union cvmx_mixx_oring1 {
-	uint64_t u64;
-	struct cvmx_mixx_oring1_s {
-		uint64_t reserved_60_63:4;
-		uint64_t osize:20;
-		uint64_t reserved_36_39:4;
-		uint64_t obase:33;
-		uint64_t reserved_0_2:3;
-	} s;
-	struct cvmx_mixx_oring1_s cn52xx;
-	struct cvmx_mixx_oring1_s cn52xxp1;
-	struct cvmx_mixx_oring1_s cn56xx;
-	struct cvmx_mixx_oring1_s cn56xxp1;
-};
-
-union cvmx_mixx_oring2 {
-	uint64_t u64;
-	struct cvmx_mixx_oring2_s {
-		uint64_t reserved_52_63:12;
-		uint64_t otlptr:20;
-		uint64_t reserved_20_31:12;
-		uint64_t odbell:20;
-	} s;
-	struct cvmx_mixx_oring2_s cn52xx;
-	struct cvmx_mixx_oring2_s cn52xxp1;
-	struct cvmx_mixx_oring2_s cn56xx;
-	struct cvmx_mixx_oring2_s cn56xxp1;
-};
-
-union cvmx_mixx_remcnt {
-	uint64_t u64;
-	struct cvmx_mixx_remcnt_s {
-		uint64_t reserved_52_63:12;
-		uint64_t iremcnt:20;
-		uint64_t reserved_20_31:12;
-		uint64_t oremcnt:20;
-	} s;
-	struct cvmx_mixx_remcnt_s cn52xx;
-	struct cvmx_mixx_remcnt_s cn52xxp1;
-	struct cvmx_mixx_remcnt_s cn56xx;
-	struct cvmx_mixx_remcnt_s cn56xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-npei-defs.h b/arch/mips/include/asm/octeon/cvmx-npei-defs.h
deleted file mode 100644
index 4b347bb..0000000
--- a/arch/mips/include/asm/octeon/cvmx-npei-defs.h
+++ /dev/null
@@ -1,2560 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_NPEI_DEFS_H__
-#define __CVMX_NPEI_DEFS_H__
-
-#define CVMX_NPEI_BAR1_INDEXX(offset) \
-	 (0x0000000000000000ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_BIST_STATUS \
-	 (0x0000000000000580ull)
-#define CVMX_NPEI_BIST_STATUS2 \
-	 (0x0000000000000680ull)
-#define CVMX_NPEI_CTL_PORT0 \
-	 (0x0000000000000250ull)
-#define CVMX_NPEI_CTL_PORT1 \
-	 (0x0000000000000260ull)
-#define CVMX_NPEI_CTL_STATUS \
-	 (0x0000000000000570ull)
-#define CVMX_NPEI_CTL_STATUS2 \
-	 (0x0000000000003C00ull)
-#define CVMX_NPEI_DATA_OUT_CNT \
-	 (0x00000000000005F0ull)
-#define CVMX_NPEI_DBG_DATA \
-	 (0x0000000000000510ull)
-#define CVMX_NPEI_DBG_SELECT \
-	 (0x0000000000000500ull)
-#define CVMX_NPEI_DMA0_INT_LEVEL \
-	 (0x00000000000005C0ull)
-#define CVMX_NPEI_DMA1_INT_LEVEL \
-	 (0x00000000000005D0ull)
-#define CVMX_NPEI_DMAX_COUNTS(offset) \
-	 (0x0000000000000450ull + (((offset) & 7) * 16))
-#define CVMX_NPEI_DMAX_DBELL(offset) \
-	 (0x00000000000003B0ull + (((offset) & 7) * 16))
-#define CVMX_NPEI_DMAX_IBUFF_SADDR(offset) \
-	 (0x0000000000000400ull + (((offset) & 7) * 16))
-#define CVMX_NPEI_DMAX_NADDR(offset) \
-	 (0x00000000000004A0ull + (((offset) & 7) * 16))
-#define CVMX_NPEI_DMA_CNTS \
-	 (0x00000000000005E0ull)
-#define CVMX_NPEI_DMA_CONTROL \
-	 (0x00000000000003A0ull)
-#define CVMX_NPEI_INT_A_ENB \
-	 (0x0000000000000560ull)
-#define CVMX_NPEI_INT_A_ENB2 \
-	 (0x0000000000003CE0ull)
-#define CVMX_NPEI_INT_A_SUM \
-	 (0x0000000000000550ull)
-#define CVMX_NPEI_INT_ENB \
-	 (0x0000000000000540ull)
-#define CVMX_NPEI_INT_ENB2 \
-	 (0x0000000000003CD0ull)
-#define CVMX_NPEI_INT_INFO \
-	 (0x0000000000000590ull)
-#define CVMX_NPEI_INT_SUM \
-	 (0x0000000000000530ull)
-#define CVMX_NPEI_INT_SUM2 \
-	 (0x0000000000003CC0ull)
-#define CVMX_NPEI_LAST_WIN_RDATA0 \
-	 (0x0000000000000600ull)
-#define CVMX_NPEI_LAST_WIN_RDATA1 \
-	 (0x0000000000000610ull)
-#define CVMX_NPEI_MEM_ACCESS_CTL \
-	 (0x00000000000004F0ull)
-#define CVMX_NPEI_MEM_ACCESS_SUBIDX(offset) \
-	 (0x0000000000000340ull + (((offset) & 31) * 16) - 16 * 12)
-#define CVMX_NPEI_MSI_ENB0 \
-	 (0x0000000000003C50ull)
-#define CVMX_NPEI_MSI_ENB1 \
-	 (0x0000000000003C60ull)
-#define CVMX_NPEI_MSI_ENB2 \
-	 (0x0000000000003C70ull)
-#define CVMX_NPEI_MSI_ENB3 \
-	 (0x0000000000003C80ull)
-#define CVMX_NPEI_MSI_RCV0 \
-	 (0x0000000000003C10ull)
-#define CVMX_NPEI_MSI_RCV1 \
-	 (0x0000000000003C20ull)
-#define CVMX_NPEI_MSI_RCV2 \
-	 (0x0000000000003C30ull)
-#define CVMX_NPEI_MSI_RCV3 \
-	 (0x0000000000003C40ull)
-#define CVMX_NPEI_MSI_RD_MAP \
-	 (0x0000000000003CA0ull)
-#define CVMX_NPEI_MSI_W1C_ENB0 \
-	 (0x0000000000003CF0ull)
-#define CVMX_NPEI_MSI_W1C_ENB1 \
-	 (0x0000000000003D00ull)
-#define CVMX_NPEI_MSI_W1C_ENB2 \
-	 (0x0000000000003D10ull)
-#define CVMX_NPEI_MSI_W1C_ENB3 \
-	 (0x0000000000003D20ull)
-#define CVMX_NPEI_MSI_W1S_ENB0 \
-	 (0x0000000000003D30ull)
-#define CVMX_NPEI_MSI_W1S_ENB1 \
-	 (0x0000000000003D40ull)
-#define CVMX_NPEI_MSI_W1S_ENB2 \
-	 (0x0000000000003D50ull)
-#define CVMX_NPEI_MSI_W1S_ENB3 \
-	 (0x0000000000003D60ull)
-#define CVMX_NPEI_MSI_WR_MAP \
-	 (0x0000000000003C90ull)
-#define CVMX_NPEI_PCIE_CREDIT_CNT \
-	 (0x0000000000003D70ull)
-#define CVMX_NPEI_PCIE_MSI_RCV \
-	 (0x0000000000003CB0ull)
-#define CVMX_NPEI_PCIE_MSI_RCV_B1 \
-	 (0x0000000000000650ull)
-#define CVMX_NPEI_PCIE_MSI_RCV_B2 \
-	 (0x0000000000000660ull)
-#define CVMX_NPEI_PCIE_MSI_RCV_B3 \
-	 (0x0000000000000670ull)
-#define CVMX_NPEI_PKTX_CNTS(offset) \
-	 (0x0000000000002400ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKTX_INSTR_BADDR(offset) \
-	 (0x0000000000002800ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKTX_INSTR_BAOFF_DBELL(offset) \
-	 (0x0000000000002C00ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKTX_INSTR_FIFO_RSIZE(offset) \
-	 (0x0000000000003000ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKTX_INSTR_HEADER(offset) \
-	 (0x0000000000003400ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKTX_IN_BP(offset) \
-	 (0x0000000000003800ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKTX_SLIST_BADDR(offset) \
-	 (0x0000000000001400ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKTX_SLIST_BAOFF_DBELL(offset) \
-	 (0x0000000000001800ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKTX_SLIST_FIFO_RSIZE(offset) \
-	 (0x0000000000001C00ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKT_CNT_INT \
-	 (0x0000000000001110ull)
-#define CVMX_NPEI_PKT_CNT_INT_ENB \
-	 (0x0000000000001130ull)
-#define CVMX_NPEI_PKT_DATA_OUT_ES \
-	 (0x00000000000010B0ull)
-#define CVMX_NPEI_PKT_DATA_OUT_NS \
-	 (0x00000000000010A0ull)
-#define CVMX_NPEI_PKT_DATA_OUT_ROR \
-	 (0x0000000000001090ull)
-#define CVMX_NPEI_PKT_DPADDR \
-	 (0x0000000000001080ull)
-#define CVMX_NPEI_PKT_INPUT_CONTROL \
-	 (0x0000000000001150ull)
-#define CVMX_NPEI_PKT_INSTR_ENB \
-	 (0x0000000000001000ull)
-#define CVMX_NPEI_PKT_INSTR_RD_SIZE \
-	 (0x0000000000001190ull)
-#define CVMX_NPEI_PKT_INSTR_SIZE \
-	 (0x0000000000001020ull)
-#define CVMX_NPEI_PKT_INT_LEVELS \
-	 (0x0000000000001100ull)
-#define CVMX_NPEI_PKT_IN_BP \
-	 (0x00000000000006B0ull)
-#define CVMX_NPEI_PKT_IN_DONEX_CNTS(offset) \
-	 (0x0000000000002000ull + (((offset) & 31) * 16))
-#define CVMX_NPEI_PKT_IN_INSTR_COUNTS \
-	 (0x00000000000006A0ull)
-#define CVMX_NPEI_PKT_IN_PCIE_PORT \
-	 (0x00000000000011A0ull)
-#define CVMX_NPEI_PKT_IPTR \
-	 (0x0000000000001070ull)
-#define CVMX_NPEI_PKT_OUTPUT_WMARK \
-	 (0x0000000000001160ull)
-#define CVMX_NPEI_PKT_OUT_BMODE \
-	 (0x00000000000010D0ull)
-#define CVMX_NPEI_PKT_OUT_ENB \
-	 (0x0000000000001010ull)
-#define CVMX_NPEI_PKT_PCIE_PORT \
-	 (0x00000000000010E0ull)
-#define CVMX_NPEI_PKT_PORT_IN_RST \
-	 (0x0000000000000690ull)
-#define CVMX_NPEI_PKT_SLIST_ES \
-	 (0x0000000000001050ull)
-#define CVMX_NPEI_PKT_SLIST_ID_SIZE \
-	 (0x0000000000001180ull)
-#define CVMX_NPEI_PKT_SLIST_NS \
-	 (0x0000000000001040ull)
-#define CVMX_NPEI_PKT_SLIST_ROR \
-	 (0x0000000000001030ull)
-#define CVMX_NPEI_PKT_TIME_INT \
-	 (0x0000000000001120ull)
-#define CVMX_NPEI_PKT_TIME_INT_ENB \
-	 (0x0000000000001140ull)
-#define CVMX_NPEI_RSL_INT_BLOCKS \
-	 (0x0000000000000520ull)
-#define CVMX_NPEI_SCRATCH_1 \
-	 (0x0000000000000270ull)
-#define CVMX_NPEI_STATE1 \
-	 (0x0000000000000620ull)
-#define CVMX_NPEI_STATE2 \
-	 (0x0000000000000630ull)
-#define CVMX_NPEI_STATE3 \
-	 (0x0000000000000640ull)
-#define CVMX_NPEI_WINDOW_CTL \
-	 (0x0000000000000380ull)
-#define CVMX_NPEI_WIN_RD_ADDR \
-	 (0x0000000000000210ull)
-#define CVMX_NPEI_WIN_RD_DATA \
-	 (0x0000000000000240ull)
-#define CVMX_NPEI_WIN_WR_ADDR \
-	 (0x0000000000000200ull)
-#define CVMX_NPEI_WIN_WR_DATA \
-	 (0x0000000000000220ull)
-#define CVMX_NPEI_WIN_WR_MASK \
-	 (0x0000000000000230ull)
-
-union cvmx_npei_bar1_indexx {
-	uint32_t u32;
-	struct cvmx_npei_bar1_indexx_s {
-		uint32_t reserved_18_31:14;
-		uint32_t addr_idx:14;
-		uint32_t ca:1;
-		uint32_t end_swp:2;
-		uint32_t addr_v:1;
-	} s;
-	struct cvmx_npei_bar1_indexx_s cn52xx;
-	struct cvmx_npei_bar1_indexx_s cn52xxp1;
-	struct cvmx_npei_bar1_indexx_s cn56xx;
-	struct cvmx_npei_bar1_indexx_s cn56xxp1;
-};
-
-union cvmx_npei_bist_status {
-	uint64_t u64;
-	struct cvmx_npei_bist_status_s {
-		uint64_t pkt_rdf:1;
-		uint64_t pkt_pmem:1;
-		uint64_t pkt_p1:1;
-		uint64_t reserved_60_60:1;
-		uint64_t pcr_gim:1;
-		uint64_t pkt_pif:1;
-		uint64_t pcsr_int:1;
-		uint64_t pcsr_im:1;
-		uint64_t pcsr_cnt:1;
-		uint64_t pcsr_id:1;
-		uint64_t pcsr_sl:1;
-		uint64_t reserved_50_52:3;
-		uint64_t pkt_ind:1;
-		uint64_t pkt_slm:1;
-		uint64_t reserved_36_47:12;
-		uint64_t d0_pst:1;
-		uint64_t d1_pst:1;
-		uint64_t d2_pst:1;
-		uint64_t d3_pst:1;
-		uint64_t reserved_31_31:1;
-		uint64_t n2p0_c:1;
-		uint64_t n2p0_o:1;
-		uint64_t n2p1_c:1;
-		uint64_t n2p1_o:1;
-		uint64_t cpl_p0:1;
-		uint64_t cpl_p1:1;
-		uint64_t p2n1_po:1;
-		uint64_t p2n1_no:1;
-		uint64_t p2n1_co:1;
-		uint64_t p2n0_po:1;
-		uint64_t p2n0_no:1;
-		uint64_t p2n0_co:1;
-		uint64_t p2n0_c0:1;
-		uint64_t p2n0_c1:1;
-		uint64_t p2n0_n:1;
-		uint64_t p2n0_p0:1;
-		uint64_t p2n0_p1:1;
-		uint64_t p2n1_c0:1;
-		uint64_t p2n1_c1:1;
-		uint64_t p2n1_n:1;
-		uint64_t p2n1_p0:1;
-		uint64_t p2n1_p1:1;
-		uint64_t csm0:1;
-		uint64_t csm1:1;
-		uint64_t dif0:1;
-		uint64_t dif1:1;
-		uint64_t dif2:1;
-		uint64_t dif3:1;
-		uint64_t reserved_2_2:1;
-		uint64_t msi:1;
-		uint64_t ncb_cmd:1;
-	} s;
-	struct cvmx_npei_bist_status_cn52xx {
-		uint64_t pkt_rdf:1;
-		uint64_t pkt_pmem:1;
-		uint64_t pkt_p1:1;
-		uint64_t reserved_60_60:1;
-		uint64_t pcr_gim:1;
-		uint64_t pkt_pif:1;
-		uint64_t pcsr_int:1;
-		uint64_t pcsr_im:1;
-		uint64_t pcsr_cnt:1;
-		uint64_t pcsr_id:1;
-		uint64_t pcsr_sl:1;
-		uint64_t pkt_imem:1;
-		uint64_t pkt_pfm:1;
-		uint64_t pkt_pof:1;
-		uint64_t reserved_48_49:2;
-		uint64_t pkt_pop0:1;
-		uint64_t pkt_pop1:1;
-		uint64_t d0_mem:1;
-		uint64_t d1_mem:1;
-		uint64_t d2_mem:1;
-		uint64_t d3_mem:1;
-		uint64_t d4_mem:1;
-		uint64_t ds_mem:1;
-		uint64_t reserved_36_39:4;
-		uint64_t d0_pst:1;
-		uint64_t d1_pst:1;
-		uint64_t d2_pst:1;
-		uint64_t d3_pst:1;
-		uint64_t d4_pst:1;
-		uint64_t n2p0_c:1;
-		uint64_t n2p0_o:1;
-		uint64_t n2p1_c:1;
-		uint64_t n2p1_o:1;
-		uint64_t cpl_p0:1;
-		uint64_t cpl_p1:1;
-		uint64_t p2n1_po:1;
-		uint64_t p2n1_no:1;
-		uint64_t p2n1_co:1;
-		uint64_t p2n0_po:1;
-		uint64_t p2n0_no:1;
-		uint64_t p2n0_co:1;
-		uint64_t p2n0_c0:1;
-		uint64_t p2n0_c1:1;
-		uint64_t p2n0_n:1;
-		uint64_t p2n0_p0:1;
-		uint64_t p2n0_p1:1;
-		uint64_t p2n1_c0:1;
-		uint64_t p2n1_c1:1;
-		uint64_t p2n1_n:1;
-		uint64_t p2n1_p0:1;
-		uint64_t p2n1_p1:1;
-		uint64_t csm0:1;
-		uint64_t csm1:1;
-		uint64_t dif0:1;
-		uint64_t dif1:1;
-		uint64_t dif2:1;
-		uint64_t dif3:1;
-		uint64_t dif4:1;
-		uint64_t msi:1;
-		uint64_t ncb_cmd:1;
-	} cn52xx;
-	struct cvmx_npei_bist_status_cn52xxp1 {
-		uint64_t reserved_46_63:18;
-		uint64_t d0_mem0:1;
-		uint64_t d1_mem1:1;
-		uint64_t d2_mem2:1;
-		uint64_t d3_mem3:1;
-		uint64_t dr0_mem:1;
-		uint64_t d0_mem:1;
-		uint64_t d1_mem:1;
-		uint64_t d2_mem:1;
-		uint64_t d3_mem:1;
-		uint64_t dr1_mem:1;
-		uint64_t d0_pst:1;
-		uint64_t d1_pst:1;
-		uint64_t d2_pst:1;
-		uint64_t d3_pst:1;
-		uint64_t dr2_mem:1;
-		uint64_t n2p0_c:1;
-		uint64_t n2p0_o:1;
-		uint64_t n2p1_c:1;
-		uint64_t n2p1_o:1;
-		uint64_t cpl_p0:1;
-		uint64_t cpl_p1:1;
-		uint64_t p2n1_po:1;
-		uint64_t p2n1_no:1;
-		uint64_t p2n1_co:1;
-		uint64_t p2n0_po:1;
-		uint64_t p2n0_no:1;
-		uint64_t p2n0_co:1;
-		uint64_t p2n0_c0:1;
-		uint64_t p2n0_c1:1;
-		uint64_t p2n0_n:1;
-		uint64_t p2n0_p0:1;
-		uint64_t p2n0_p1:1;
-		uint64_t p2n1_c0:1;
-		uint64_t p2n1_c1:1;
-		uint64_t p2n1_n:1;
-		uint64_t p2n1_p0:1;
-		uint64_t p2n1_p1:1;
-		uint64_t csm0:1;
-		uint64_t csm1:1;
-		uint64_t dif0:1;
-		uint64_t dif1:1;
-		uint64_t dif2:1;
-		uint64_t dif3:1;
-		uint64_t dr3_mem:1;
-		uint64_t msi:1;
-		uint64_t ncb_cmd:1;
-	} cn52xxp1;
-	struct cvmx_npei_bist_status_cn56xx {
-		uint64_t pkt_rdf:1;
-		uint64_t reserved_60_62:3;
-		uint64_t pcr_gim:1;
-		uint64_t pkt_pif:1;
-		uint64_t pcsr_int:1;
-		uint64_t pcsr_im:1;
-		uint64_t pcsr_cnt:1;
-		uint64_t pcsr_id:1;
-		uint64_t pcsr_sl:1;
-		uint64_t pkt_imem:1;
-		uint64_t pkt_pfm:1;
-		uint64_t pkt_pof:1;
-		uint64_t reserved_48_49:2;
-		uint64_t pkt_pop0:1;
-		uint64_t pkt_pop1:1;
-		uint64_t d0_mem:1;
-		uint64_t d1_mem:1;
-		uint64_t d2_mem:1;
-		uint64_t d3_mem:1;
-		uint64_t d4_mem:1;
-		uint64_t ds_mem:1;
-		uint64_t reserved_36_39:4;
-		uint64_t d0_pst:1;
-		uint64_t d1_pst:1;
-		uint64_t d2_pst:1;
-		uint64_t d3_pst:1;
-		uint64_t d4_pst:1;
-		uint64_t n2p0_c:1;
-		uint64_t n2p0_o:1;
-		uint64_t n2p1_c:1;
-		uint64_t n2p1_o:1;
-		uint64_t cpl_p0:1;
-		uint64_t cpl_p1:1;
-		uint64_t p2n1_po:1;
-		uint64_t p2n1_no:1;
-		uint64_t p2n1_co:1;
-		uint64_t p2n0_po:1;
-		uint64_t p2n0_no:1;
-		uint64_t p2n0_co:1;
-		uint64_t p2n0_c0:1;
-		uint64_t p2n0_c1:1;
-		uint64_t p2n0_n:1;
-		uint64_t p2n0_p0:1;
-		uint64_t p2n0_p1:1;
-		uint64_t p2n1_c0:1;
-		uint64_t p2n1_c1:1;
-		uint64_t p2n1_n:1;
-		uint64_t p2n1_p0:1;
-		uint64_t p2n1_p1:1;
-		uint64_t csm0:1;
-		uint64_t csm1:1;
-		uint64_t dif0:1;
-		uint64_t dif1:1;
-		uint64_t dif2:1;
-		uint64_t dif3:1;
-		uint64_t dif4:1;
-		uint64_t msi:1;
-		uint64_t ncb_cmd:1;
-	} cn56xx;
-	struct cvmx_npei_bist_status_cn56xxp1 {
-		uint64_t reserved_58_63:6;
-		uint64_t pcsr_int:1;
-		uint64_t pcsr_im:1;
-		uint64_t pcsr_cnt:1;
-		uint64_t pcsr_id:1;
-		uint64_t pcsr_sl:1;
-		uint64_t pkt_pout:1;
-		uint64_t pkt_imem:1;
-		uint64_t pkt_cntm:1;
-		uint64_t pkt_ind:1;
-		uint64_t pkt_slm:1;
-		uint64_t pkt_odf:1;
-		uint64_t pkt_oif:1;
-		uint64_t pkt_out:1;
-		uint64_t pkt_i0:1;
-		uint64_t pkt_i1:1;
-		uint64_t pkt_s0:1;
-		uint64_t pkt_s1:1;
-		uint64_t d0_mem:1;
-		uint64_t d1_mem:1;
-		uint64_t d2_mem:1;
-		uint64_t d3_mem:1;
-		uint64_t d4_mem:1;
-		uint64_t d0_pst:1;
-		uint64_t d1_pst:1;
-		uint64_t d2_pst:1;
-		uint64_t d3_pst:1;
-		uint64_t d4_pst:1;
-		uint64_t n2p0_c:1;
-		uint64_t n2p0_o:1;
-		uint64_t n2p1_c:1;
-		uint64_t n2p1_o:1;
-		uint64_t cpl_p0:1;
-		uint64_t cpl_p1:1;
-		uint64_t p2n1_po:1;
-		uint64_t p2n1_no:1;
-		uint64_t p2n1_co:1;
-		uint64_t p2n0_po:1;
-		uint64_t p2n0_no:1;
-		uint64_t p2n0_co:1;
-		uint64_t p2n0_c0:1;
-		uint64_t p2n0_c1:1;
-		uint64_t p2n0_n:1;
-		uint64_t p2n0_p0:1;
-		uint64_t p2n0_p1:1;
-		uint64_t p2n1_c0:1;
-		uint64_t p2n1_c1:1;
-		uint64_t p2n1_n:1;
-		uint64_t p2n1_p0:1;
-		uint64_t p2n1_p1:1;
-		uint64_t csm0:1;
-		uint64_t csm1:1;
-		uint64_t dif0:1;
-		uint64_t dif1:1;
-		uint64_t dif2:1;
-		uint64_t dif3:1;
-		uint64_t dif4:1;
-		uint64_t msi:1;
-		uint64_t ncb_cmd:1;
-	} cn56xxp1;
-};
-
-union cvmx_npei_bist_status2 {
-	uint64_t u64;
-	struct cvmx_npei_bist_status2_s {
-		uint64_t reserved_5_63:59;
-		uint64_t psc_p0:1;
-		uint64_t psc_p1:1;
-		uint64_t pkt_gd:1;
-		uint64_t pkt_gl:1;
-		uint64_t pkt_blk:1;
-	} s;
-	struct cvmx_npei_bist_status2_s cn52xx;
-	struct cvmx_npei_bist_status2_s cn56xx;
-};
-
-union cvmx_npei_ctl_port0 {
-	uint64_t u64;
-	struct cvmx_npei_ctl_port0_s {
-		uint64_t reserved_21_63:43;
-		uint64_t waitl_com:1;
-		uint64_t intd:1;
-		uint64_t intc:1;
-		uint64_t intb:1;
-		uint64_t inta:1;
-		uint64_t intd_map:2;
-		uint64_t intc_map:2;
-		uint64_t intb_map:2;
-		uint64_t inta_map:2;
-		uint64_t ctlp_ro:1;
-		uint64_t reserved_6_6:1;
-		uint64_t ptlp_ro:1;
-		uint64_t bar2_enb:1;
-		uint64_t bar2_esx:2;
-		uint64_t bar2_cax:1;
-		uint64_t wait_com:1;
-	} s;
-	struct cvmx_npei_ctl_port0_s cn52xx;
-	struct cvmx_npei_ctl_port0_s cn52xxp1;
-	struct cvmx_npei_ctl_port0_s cn56xx;
-	struct cvmx_npei_ctl_port0_s cn56xxp1;
-};
-
-union cvmx_npei_ctl_port1 {
-	uint64_t u64;
-	struct cvmx_npei_ctl_port1_s {
-		uint64_t reserved_21_63:43;
-		uint64_t waitl_com:1;
-		uint64_t intd:1;
-		uint64_t intc:1;
-		uint64_t intb:1;
-		uint64_t inta:1;
-		uint64_t intd_map:2;
-		uint64_t intc_map:2;
-		uint64_t intb_map:2;
-		uint64_t inta_map:2;
-		uint64_t ctlp_ro:1;
-		uint64_t reserved_6_6:1;
-		uint64_t ptlp_ro:1;
-		uint64_t bar2_enb:1;
-		uint64_t bar2_esx:2;
-		uint64_t bar2_cax:1;
-		uint64_t wait_com:1;
-	} s;
-	struct cvmx_npei_ctl_port1_s cn52xx;
-	struct cvmx_npei_ctl_port1_s cn52xxp1;
-	struct cvmx_npei_ctl_port1_s cn56xx;
-	struct cvmx_npei_ctl_port1_s cn56xxp1;
-};
-
-union cvmx_npei_ctl_status {
-	uint64_t u64;
-	struct cvmx_npei_ctl_status_s {
-		uint64_t reserved_44_63:20;
-		uint64_t p1_ntags:6;
-		uint64_t p0_ntags:6;
-		uint64_t cfg_rtry:16;
-		uint64_t ring_en:1;
-		uint64_t lnk_rst:1;
-		uint64_t arb:1;
-		uint64_t pkt_bp:4;
-		uint64_t host_mode:1;
-		uint64_t chip_rev:8;
-	} s;
-	struct cvmx_npei_ctl_status_s cn52xx;
-	struct cvmx_npei_ctl_status_cn52xxp1 {
-		uint64_t reserved_44_63:20;
-		uint64_t p1_ntags:6;
-		uint64_t p0_ntags:6;
-		uint64_t cfg_rtry:16;
-		uint64_t reserved_15_15:1;
-		uint64_t lnk_rst:1;
-		uint64_t arb:1;
-		uint64_t reserved_9_12:4;
-		uint64_t host_mode:1;
-		uint64_t chip_rev:8;
-	} cn52xxp1;
-	struct cvmx_npei_ctl_status_s cn56xx;
-	struct cvmx_npei_ctl_status_cn56xxp1 {
-		uint64_t reserved_16_63:48;
-		uint64_t ring_en:1;
-		uint64_t lnk_rst:1;
-		uint64_t arb:1;
-		uint64_t pkt_bp:4;
-		uint64_t host_mode:1;
-		uint64_t chip_rev:8;
-	} cn56xxp1;
-};
-
-union cvmx_npei_ctl_status2 {
-	uint64_t u64;
-	struct cvmx_npei_ctl_status2_s {
-		uint64_t reserved_16_63:48;
-		uint64_t mps:1;
-		uint64_t mrrs:3;
-		uint64_t c1_w_flt:1;
-		uint64_t c0_w_flt:1;
-		uint64_t c1_b1_s:3;
-		uint64_t c0_b1_s:3;
-		uint64_t c1_wi_d:1;
-		uint64_t c1_b0_d:1;
-		uint64_t c0_wi_d:1;
-		uint64_t c0_b0_d:1;
-	} s;
-	struct cvmx_npei_ctl_status2_s cn52xx;
-	struct cvmx_npei_ctl_status2_s cn52xxp1;
-	struct cvmx_npei_ctl_status2_s cn56xx;
-	struct cvmx_npei_ctl_status2_s cn56xxp1;
-};
-
-union cvmx_npei_data_out_cnt {
-	uint64_t u64;
-	struct cvmx_npei_data_out_cnt_s {
-		uint64_t reserved_44_63:20;
-		uint64_t p1_ucnt:16;
-		uint64_t p1_fcnt:6;
-		uint64_t p0_ucnt:16;
-		uint64_t p0_fcnt:6;
-	} s;
-	struct cvmx_npei_data_out_cnt_s cn52xx;
-	struct cvmx_npei_data_out_cnt_s cn52xxp1;
-	struct cvmx_npei_data_out_cnt_s cn56xx;
-	struct cvmx_npei_data_out_cnt_s cn56xxp1;
-};
-
-union cvmx_npei_dbg_data {
-	uint64_t u64;
-	struct cvmx_npei_dbg_data_s {
-		uint64_t reserved_28_63:36;
-		uint64_t qlm0_rev_lanes:1;
-		uint64_t reserved_25_26:2;
-		uint64_t qlm1_spd:2;
-		uint64_t c_mul:5;
-		uint64_t dsel_ext:1;
-		uint64_t data:17;
-	} s;
-	struct cvmx_npei_dbg_data_cn52xx {
-		uint64_t reserved_29_63:35;
-		uint64_t qlm0_link_width:1;
-		uint64_t qlm0_rev_lanes:1;
-		uint64_t qlm1_mode:2;
-		uint64_t qlm1_spd:2;
-		uint64_t c_mul:5;
-		uint64_t dsel_ext:1;
-		uint64_t data:17;
-	} cn52xx;
-	struct cvmx_npei_dbg_data_cn52xx cn52xxp1;
-	struct cvmx_npei_dbg_data_cn56xx {
-		uint64_t reserved_29_63:35;
-		uint64_t qlm2_rev_lanes:1;
-		uint64_t qlm0_rev_lanes:1;
-		uint64_t qlm3_spd:2;
-		uint64_t qlm1_spd:2;
-		uint64_t c_mul:5;
-		uint64_t dsel_ext:1;
-		uint64_t data:17;
-	} cn56xx;
-	struct cvmx_npei_dbg_data_cn56xx cn56xxp1;
-};
-
-union cvmx_npei_dbg_select {
-	uint64_t u64;
-	struct cvmx_npei_dbg_select_s {
-		uint64_t reserved_16_63:48;
-		uint64_t dbg_sel:16;
-	} s;
-	struct cvmx_npei_dbg_select_s cn52xx;
-	struct cvmx_npei_dbg_select_s cn52xxp1;
-	struct cvmx_npei_dbg_select_s cn56xx;
-	struct cvmx_npei_dbg_select_s cn56xxp1;
-};
-
-union cvmx_npei_dmax_counts {
-	uint64_t u64;
-	struct cvmx_npei_dmax_counts_s {
-		uint64_t reserved_39_63:25;
-		uint64_t fcnt:7;
-		uint64_t dbell:32;
-	} s;
-	struct cvmx_npei_dmax_counts_s cn52xx;
-	struct cvmx_npei_dmax_counts_s cn52xxp1;
-	struct cvmx_npei_dmax_counts_s cn56xx;
-	struct cvmx_npei_dmax_counts_s cn56xxp1;
-};
-
-union cvmx_npei_dmax_dbell {
-	uint32_t u32;
-	struct cvmx_npei_dmax_dbell_s {
-		uint32_t reserved_16_31:16;
-		uint32_t dbell:16;
-	} s;
-	struct cvmx_npei_dmax_dbell_s cn52xx;
-	struct cvmx_npei_dmax_dbell_s cn52xxp1;
-	struct cvmx_npei_dmax_dbell_s cn56xx;
-	struct cvmx_npei_dmax_dbell_s cn56xxp1;
-};
-
-union cvmx_npei_dmax_ibuff_saddr {
-	uint64_t u64;
-	struct cvmx_npei_dmax_ibuff_saddr_s {
-		uint64_t reserved_37_63:27;
-		uint64_t idle:1;
-		uint64_t saddr:29;
-		uint64_t reserved_0_6:7;
-	} s;
-	struct cvmx_npei_dmax_ibuff_saddr_cn52xx {
-		uint64_t reserved_36_63:28;
-		uint64_t saddr:29;
-		uint64_t reserved_0_6:7;
-	} cn52xx;
-	struct cvmx_npei_dmax_ibuff_saddr_cn52xx cn52xxp1;
-	struct cvmx_npei_dmax_ibuff_saddr_s cn56xx;
-	struct cvmx_npei_dmax_ibuff_saddr_cn52xx cn56xxp1;
-};
-
-union cvmx_npei_dmax_naddr {
-	uint64_t u64;
-	struct cvmx_npei_dmax_naddr_s {
-		uint64_t reserved_36_63:28;
-		uint64_t addr:36;
-	} s;
-	struct cvmx_npei_dmax_naddr_s cn52xx;
-	struct cvmx_npei_dmax_naddr_s cn52xxp1;
-	struct cvmx_npei_dmax_naddr_s cn56xx;
-	struct cvmx_npei_dmax_naddr_s cn56xxp1;
-};
-
-union cvmx_npei_dma0_int_level {
-	uint64_t u64;
-	struct cvmx_npei_dma0_int_level_s {
-		uint64_t time:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_npei_dma0_int_level_s cn52xx;
-	struct cvmx_npei_dma0_int_level_s cn52xxp1;
-	struct cvmx_npei_dma0_int_level_s cn56xx;
-	struct cvmx_npei_dma0_int_level_s cn56xxp1;
-};
-
-union cvmx_npei_dma1_int_level {
-	uint64_t u64;
-	struct cvmx_npei_dma1_int_level_s {
-		uint64_t time:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_npei_dma1_int_level_s cn52xx;
-	struct cvmx_npei_dma1_int_level_s cn52xxp1;
-	struct cvmx_npei_dma1_int_level_s cn56xx;
-	struct cvmx_npei_dma1_int_level_s cn56xxp1;
-};
-
-union cvmx_npei_dma_cnts {
-	uint64_t u64;
-	struct cvmx_npei_dma_cnts_s {
-		uint64_t dma1:32;
-		uint64_t dma0:32;
-	} s;
-	struct cvmx_npei_dma_cnts_s cn52xx;
-	struct cvmx_npei_dma_cnts_s cn52xxp1;
-	struct cvmx_npei_dma_cnts_s cn56xx;
-	struct cvmx_npei_dma_cnts_s cn56xxp1;
-};
-
-union cvmx_npei_dma_control {
-	uint64_t u64;
-	struct cvmx_npei_dma_control_s {
-		uint64_t reserved_39_63:25;
-		uint64_t dma4_enb:1;
-		uint64_t dma3_enb:1;
-		uint64_t dma2_enb:1;
-		uint64_t dma1_enb:1;
-		uint64_t dma0_enb:1;
-		uint64_t b0_lend:1;
-		uint64_t dwb_denb:1;
-		uint64_t dwb_ichk:9;
-		uint64_t fpa_que:3;
-		uint64_t o_add1:1;
-		uint64_t o_ro:1;
-		uint64_t o_ns:1;
-		uint64_t o_es:2;
-		uint64_t o_mode:1;
-		uint64_t csize:14;
-	} s;
-	struct cvmx_npei_dma_control_s cn52xx;
-	struct cvmx_npei_dma_control_cn52xxp1 {
-		uint64_t reserved_38_63:26;
-		uint64_t dma3_enb:1;
-		uint64_t dma2_enb:1;
-		uint64_t dma1_enb:1;
-		uint64_t dma0_enb:1;
-		uint64_t b0_lend:1;
-		uint64_t dwb_denb:1;
-		uint64_t dwb_ichk:9;
-		uint64_t fpa_que:3;
-		uint64_t o_add1:1;
-		uint64_t o_ro:1;
-		uint64_t o_ns:1;
-		uint64_t o_es:2;
-		uint64_t o_mode:1;
-		uint64_t csize:14;
-	} cn52xxp1;
-	struct cvmx_npei_dma_control_s cn56xx;
-	struct cvmx_npei_dma_control_s cn56xxp1;
-};
-
-union cvmx_npei_int_a_enb {
-	uint64_t u64;
-	struct cvmx_npei_int_a_enb_s {
-		uint64_t reserved_10_63:54;
-		uint64_t pout_err:1;
-		uint64_t pin_bp:1;
-		uint64_t p1_rdlk:1;
-		uint64_t p0_rdlk:1;
-		uint64_t pgl_err:1;
-		uint64_t pdi_err:1;
-		uint64_t pop_err:1;
-		uint64_t pins_err:1;
-		uint64_t dma1_cpl:1;
-		uint64_t dma0_cpl:1;
-	} s;
-	struct cvmx_npei_int_a_enb_cn52xx {
-		uint64_t reserved_8_63:56;
-		uint64_t p1_rdlk:1;
-		uint64_t p0_rdlk:1;
-		uint64_t pgl_err:1;
-		uint64_t pdi_err:1;
-		uint64_t pop_err:1;
-		uint64_t pins_err:1;
-		uint64_t dma1_cpl:1;
-		uint64_t dma0_cpl:1;
-	} cn52xx;
-	struct cvmx_npei_int_a_enb_cn52xxp1 {
-		uint64_t reserved_2_63:62;
-		uint64_t dma1_cpl:1;
-		uint64_t dma0_cpl:1;
-	} cn52xxp1;
-	struct cvmx_npei_int_a_enb_s cn56xx;
-};
-
-union cvmx_npei_int_a_enb2 {
-	uint64_t u64;
-	struct cvmx_npei_int_a_enb2_s {
-		uint64_t reserved_10_63:54;
-		uint64_t pout_err:1;
-		uint64_t pin_bp:1;
-		uint64_t p1_rdlk:1;
-		uint64_t p0_rdlk:1;
-		uint64_t pgl_err:1;
-		uint64_t pdi_err:1;
-		uint64_t pop_err:1;
-		uint64_t pins_err:1;
-		uint64_t dma1_cpl:1;
-		uint64_t dma0_cpl:1;
-	} s;
-	struct cvmx_npei_int_a_enb2_cn52xx {
-		uint64_t reserved_8_63:56;
-		uint64_t p1_rdlk:1;
-		uint64_t p0_rdlk:1;
-		uint64_t pgl_err:1;
-		uint64_t pdi_err:1;
-		uint64_t pop_err:1;
-		uint64_t pins_err:1;
-		uint64_t reserved_0_1:2;
-	} cn52xx;
-	struct cvmx_npei_int_a_enb2_cn52xxp1 {
-		uint64_t reserved_2_63:62;
-		uint64_t dma1_cpl:1;
-		uint64_t dma0_cpl:1;
-	} cn52xxp1;
-	struct cvmx_npei_int_a_enb2_s cn56xx;
-};
-
-union cvmx_npei_int_a_sum {
-	uint64_t u64;
-	struct cvmx_npei_int_a_sum_s {
-		uint64_t reserved_10_63:54;
-		uint64_t pout_err:1;
-		uint64_t pin_bp:1;
-		uint64_t p1_rdlk:1;
-		uint64_t p0_rdlk:1;
-		uint64_t pgl_err:1;
-		uint64_t pdi_err:1;
-		uint64_t pop_err:1;
-		uint64_t pins_err:1;
-		uint64_t dma1_cpl:1;
-		uint64_t dma0_cpl:1;
-	} s;
-	struct cvmx_npei_int_a_sum_cn52xx {
-		uint64_t reserved_8_63:56;
-		uint64_t p1_rdlk:1;
-		uint64_t p0_rdlk:1;
-		uint64_t pgl_err:1;
-		uint64_t pdi_err:1;
-		uint64_t pop_err:1;
-		uint64_t pins_err:1;
-		uint64_t dma1_cpl:1;
-		uint64_t dma0_cpl:1;
-	} cn52xx;
-	struct cvmx_npei_int_a_sum_cn52xxp1 {
-		uint64_t reserved_2_63:62;
-		uint64_t dma1_cpl:1;
-		uint64_t dma0_cpl:1;
-	} cn52xxp1;
-	struct cvmx_npei_int_a_sum_s cn56xx;
-};
-
-union cvmx_npei_int_enb {
-	uint64_t u64;
-	struct cvmx_npei_int_enb_s {
-		uint64_t mio_inta:1;
-		uint64_t reserved_62_62:1;
-		uint64_t int_a:1;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t crs1_dr:1;
-		uint64_t c1_se:1;
-		uint64_t crs1_er:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t crs0_dr:1;
-		uint64_t c0_se:1;
-		uint64_t crs0_er:1;
-		uint64_t c0_aeri:1;
-		uint64_t ptime:1;
-		uint64_t pcnt:1;
-		uint64_t pidbof:1;
-		uint64_t psldbof:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t dma4dbo:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} s;
-	struct cvmx_npei_int_enb_s cn52xx;
-	struct cvmx_npei_int_enb_cn52xxp1 {
-		uint64_t mio_inta:1;
-		uint64_t reserved_62_62:1;
-		uint64_t int_a:1;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t crs1_dr:1;
-		uint64_t c1_se:1;
-		uint64_t crs1_er:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t crs0_dr:1;
-		uint64_t c0_se:1;
-		uint64_t crs0_er:1;
-		uint64_t c0_aeri:1;
-		uint64_t ptime:1;
-		uint64_t pcnt:1;
-		uint64_t pidbof:1;
-		uint64_t psldbof:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t reserved_8_8:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn52xxp1;
-	struct cvmx_npei_int_enb_s cn56xx;
-	struct cvmx_npei_int_enb_cn56xxp1 {
-		uint64_t mio_inta:1;
-		uint64_t reserved_61_62:2;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t reserved_29_29:1;
-		uint64_t c1_se:1;
-		uint64_t reserved_27_27:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t reserved_22_22:1;
-		uint64_t c0_se:1;
-		uint64_t reserved_20_20:1;
-		uint64_t c0_aeri:1;
-		uint64_t ptime:1;
-		uint64_t pcnt:1;
-		uint64_t pidbof:1;
-		uint64_t psldbof:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t dma4dbo:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn56xxp1;
-};
-
-union cvmx_npei_int_enb2 {
-	uint64_t u64;
-	struct cvmx_npei_int_enb2_s {
-		uint64_t reserved_62_63:2;
-		uint64_t int_a:1;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t crs1_dr:1;
-		uint64_t c1_se:1;
-		uint64_t crs1_er:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t crs0_dr:1;
-		uint64_t c0_se:1;
-		uint64_t crs0_er:1;
-		uint64_t c0_aeri:1;
-		uint64_t ptime:1;
-		uint64_t pcnt:1;
-		uint64_t pidbof:1;
-		uint64_t psldbof:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t dma4dbo:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} s;
-	struct cvmx_npei_int_enb2_s cn52xx;
-	struct cvmx_npei_int_enb2_cn52xxp1 {
-		uint64_t reserved_62_63:2;
-		uint64_t int_a:1;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t crs1_dr:1;
-		uint64_t c1_se:1;
-		uint64_t crs1_er:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t crs0_dr:1;
-		uint64_t c0_se:1;
-		uint64_t crs0_er:1;
-		uint64_t c0_aeri:1;
-		uint64_t ptime:1;
-		uint64_t pcnt:1;
-		uint64_t pidbof:1;
-		uint64_t psldbof:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t reserved_8_8:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn52xxp1;
-	struct cvmx_npei_int_enb2_s cn56xx;
-	struct cvmx_npei_int_enb2_cn56xxp1 {
-		uint64_t reserved_61_63:3;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t reserved_29_29:1;
-		uint64_t c1_se:1;
-		uint64_t reserved_27_27:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t reserved_22_22:1;
-		uint64_t c0_se:1;
-		uint64_t reserved_20_20:1;
-		uint64_t c0_aeri:1;
-		uint64_t ptime:1;
-		uint64_t pcnt:1;
-		uint64_t pidbof:1;
-		uint64_t psldbof:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t dma4dbo:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn56xxp1;
-};
-
-union cvmx_npei_int_info {
-	uint64_t u64;
-	struct cvmx_npei_int_info_s {
-		uint64_t reserved_12_63:52;
-		uint64_t pidbof:6;
-		uint64_t psldbof:6;
-	} s;
-	struct cvmx_npei_int_info_s cn52xx;
-	struct cvmx_npei_int_info_s cn56xx;
-	struct cvmx_npei_int_info_s cn56xxp1;
-};
-
-union cvmx_npei_int_sum {
-	uint64_t u64;
-	struct cvmx_npei_int_sum_s {
-		uint64_t mio_inta:1;
-		uint64_t reserved_62_62:1;
-		uint64_t int_a:1;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t crs1_dr:1;
-		uint64_t c1_se:1;
-		uint64_t crs1_er:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t crs0_dr:1;
-		uint64_t c0_se:1;
-		uint64_t crs0_er:1;
-		uint64_t c0_aeri:1;
-		uint64_t ptime:1;
-		uint64_t pcnt:1;
-		uint64_t pidbof:1;
-		uint64_t psldbof:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t dma4dbo:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} s;
-	struct cvmx_npei_int_sum_s cn52xx;
-	struct cvmx_npei_int_sum_cn52xxp1 {
-		uint64_t mio_inta:1;
-		uint64_t reserved_62_62:1;
-		uint64_t int_a:1;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t crs1_dr:1;
-		uint64_t c1_se:1;
-		uint64_t crs1_er:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t crs0_dr:1;
-		uint64_t c0_se:1;
-		uint64_t crs0_er:1;
-		uint64_t c0_aeri:1;
-		uint64_t reserved_15_18:4;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t reserved_8_8:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn52xxp1;
-	struct cvmx_npei_int_sum_s cn56xx;
-	struct cvmx_npei_int_sum_cn56xxp1 {
-		uint64_t mio_inta:1;
-		uint64_t reserved_61_62:2;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t reserved_29_29:1;
-		uint64_t c1_se:1;
-		uint64_t reserved_27_27:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t reserved_22_22:1;
-		uint64_t c0_se:1;
-		uint64_t reserved_20_20:1;
-		uint64_t c0_aeri:1;
-		uint64_t ptime:1;
-		uint64_t pcnt:1;
-		uint64_t pidbof:1;
-		uint64_t psldbof:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t dma4dbo:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn56xxp1;
-};
-
-union cvmx_npei_int_sum2 {
-	uint64_t u64;
-	struct cvmx_npei_int_sum2_s {
-		uint64_t mio_inta:1;
-		uint64_t reserved_62_62:1;
-		uint64_t int_a:1;
-		uint64_t c1_ldwn:1;
-		uint64_t c0_ldwn:1;
-		uint64_t c1_exc:1;
-		uint64_t c0_exc:1;
-		uint64_t c1_up_wf:1;
-		uint64_t c0_up_wf:1;
-		uint64_t c1_un_wf:1;
-		uint64_t c0_un_wf:1;
-		uint64_t c1_un_bx:1;
-		uint64_t c1_un_wi:1;
-		uint64_t c1_un_b2:1;
-		uint64_t c1_un_b1:1;
-		uint64_t c1_un_b0:1;
-		uint64_t c1_up_bx:1;
-		uint64_t c1_up_wi:1;
-		uint64_t c1_up_b2:1;
-		uint64_t c1_up_b1:1;
-		uint64_t c1_up_b0:1;
-		uint64_t c0_un_bx:1;
-		uint64_t c0_un_wi:1;
-		uint64_t c0_un_b2:1;
-		uint64_t c0_un_b1:1;
-		uint64_t c0_un_b0:1;
-		uint64_t c0_up_bx:1;
-		uint64_t c0_up_wi:1;
-		uint64_t c0_up_b2:1;
-		uint64_t c0_up_b1:1;
-		uint64_t c0_up_b0:1;
-		uint64_t c1_hpint:1;
-		uint64_t c1_pmei:1;
-		uint64_t c1_wake:1;
-		uint64_t crs1_dr:1;
-		uint64_t c1_se:1;
-		uint64_t crs1_er:1;
-		uint64_t c1_aeri:1;
-		uint64_t c0_hpint:1;
-		uint64_t c0_pmei:1;
-		uint64_t c0_wake:1;
-		uint64_t crs0_dr:1;
-		uint64_t c0_se:1;
-		uint64_t crs0_er:1;
-		uint64_t c0_aeri:1;
-		uint64_t reserved_15_18:4;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t dma1fi:1;
-		uint64_t dma0fi:1;
-		uint64_t reserved_8_8:1;
-		uint64_t dma3dbo:1;
-		uint64_t dma2dbo:1;
-		uint64_t dma1dbo:1;
-		uint64_t dma0dbo:1;
-		uint64_t iob2big:1;
-		uint64_t bar0_to:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} s;
-	struct cvmx_npei_int_sum2_s cn52xx;
-	struct cvmx_npei_int_sum2_s cn52xxp1;
-	struct cvmx_npei_int_sum2_s cn56xx;
-};
-
-union cvmx_npei_last_win_rdata0 {
-	uint64_t u64;
-	struct cvmx_npei_last_win_rdata0_s {
-		uint64_t data:64;
-	} s;
-	struct cvmx_npei_last_win_rdata0_s cn52xx;
-	struct cvmx_npei_last_win_rdata0_s cn52xxp1;
-	struct cvmx_npei_last_win_rdata0_s cn56xx;
-	struct cvmx_npei_last_win_rdata0_s cn56xxp1;
-};
-
-union cvmx_npei_last_win_rdata1 {
-	uint64_t u64;
-	struct cvmx_npei_last_win_rdata1_s {
-		uint64_t data:64;
-	} s;
-	struct cvmx_npei_last_win_rdata1_s cn52xx;
-	struct cvmx_npei_last_win_rdata1_s cn52xxp1;
-	struct cvmx_npei_last_win_rdata1_s cn56xx;
-	struct cvmx_npei_last_win_rdata1_s cn56xxp1;
-};
-
-union cvmx_npei_mem_access_ctl {
-	uint64_t u64;
-	struct cvmx_npei_mem_access_ctl_s {
-		uint64_t reserved_14_63:50;
-		uint64_t max_word:4;
-		uint64_t timer:10;
-	} s;
-	struct cvmx_npei_mem_access_ctl_s cn52xx;
-	struct cvmx_npei_mem_access_ctl_s cn52xxp1;
-	struct cvmx_npei_mem_access_ctl_s cn56xx;
-	struct cvmx_npei_mem_access_ctl_s cn56xxp1;
-};
-
-union cvmx_npei_mem_access_subidx {
-	uint64_t u64;
-	struct cvmx_npei_mem_access_subidx_s {
-		uint64_t reserved_42_63:22;
-		uint64_t zero:1;
-		uint64_t port:2;
-		uint64_t nmerge:1;
-		uint64_t esr:2;
-		uint64_t esw:2;
-		uint64_t nsr:1;
-		uint64_t nsw:1;
-		uint64_t ror:1;
-		uint64_t row:1;
-		uint64_t ba:30;
-	} s;
-	struct cvmx_npei_mem_access_subidx_s cn52xx;
-	struct cvmx_npei_mem_access_subidx_s cn52xxp1;
-	struct cvmx_npei_mem_access_subidx_s cn56xx;
-	struct cvmx_npei_mem_access_subidx_s cn56xxp1;
-};
-
-union cvmx_npei_msi_enb0 {
-	uint64_t u64;
-	struct cvmx_npei_msi_enb0_s {
-		uint64_t enb:64;
-	} s;
-	struct cvmx_npei_msi_enb0_s cn52xx;
-	struct cvmx_npei_msi_enb0_s cn52xxp1;
-	struct cvmx_npei_msi_enb0_s cn56xx;
-	struct cvmx_npei_msi_enb0_s cn56xxp1;
-};
-
-union cvmx_npei_msi_enb1 {
-	uint64_t u64;
-	struct cvmx_npei_msi_enb1_s {
-		uint64_t enb:64;
-	} s;
-	struct cvmx_npei_msi_enb1_s cn52xx;
-	struct cvmx_npei_msi_enb1_s cn52xxp1;
-	struct cvmx_npei_msi_enb1_s cn56xx;
-	struct cvmx_npei_msi_enb1_s cn56xxp1;
-};
-
-union cvmx_npei_msi_enb2 {
-	uint64_t u64;
-	struct cvmx_npei_msi_enb2_s {
-		uint64_t enb:64;
-	} s;
-	struct cvmx_npei_msi_enb2_s cn52xx;
-	struct cvmx_npei_msi_enb2_s cn52xxp1;
-	struct cvmx_npei_msi_enb2_s cn56xx;
-	struct cvmx_npei_msi_enb2_s cn56xxp1;
-};
-
-union cvmx_npei_msi_enb3 {
-	uint64_t u64;
-	struct cvmx_npei_msi_enb3_s {
-		uint64_t enb:64;
-	} s;
-	struct cvmx_npei_msi_enb3_s cn52xx;
-	struct cvmx_npei_msi_enb3_s cn52xxp1;
-	struct cvmx_npei_msi_enb3_s cn56xx;
-	struct cvmx_npei_msi_enb3_s cn56xxp1;
-};
-
-union cvmx_npei_msi_rcv0 {
-	uint64_t u64;
-	struct cvmx_npei_msi_rcv0_s {
-		uint64_t intr:64;
-	} s;
-	struct cvmx_npei_msi_rcv0_s cn52xx;
-	struct cvmx_npei_msi_rcv0_s cn52xxp1;
-	struct cvmx_npei_msi_rcv0_s cn56xx;
-	struct cvmx_npei_msi_rcv0_s cn56xxp1;
-};
-
-union cvmx_npei_msi_rcv1 {
-	uint64_t u64;
-	struct cvmx_npei_msi_rcv1_s {
-		uint64_t intr:64;
-	} s;
-	struct cvmx_npei_msi_rcv1_s cn52xx;
-	struct cvmx_npei_msi_rcv1_s cn52xxp1;
-	struct cvmx_npei_msi_rcv1_s cn56xx;
-	struct cvmx_npei_msi_rcv1_s cn56xxp1;
-};
-
-union cvmx_npei_msi_rcv2 {
-	uint64_t u64;
-	struct cvmx_npei_msi_rcv2_s {
-		uint64_t intr:64;
-	} s;
-	struct cvmx_npei_msi_rcv2_s cn52xx;
-	struct cvmx_npei_msi_rcv2_s cn52xxp1;
-	struct cvmx_npei_msi_rcv2_s cn56xx;
-	struct cvmx_npei_msi_rcv2_s cn56xxp1;
-};
-
-union cvmx_npei_msi_rcv3 {
-	uint64_t u64;
-	struct cvmx_npei_msi_rcv3_s {
-		uint64_t intr:64;
-	} s;
-	struct cvmx_npei_msi_rcv3_s cn52xx;
-	struct cvmx_npei_msi_rcv3_s cn52xxp1;
-	struct cvmx_npei_msi_rcv3_s cn56xx;
-	struct cvmx_npei_msi_rcv3_s cn56xxp1;
-};
-
-union cvmx_npei_msi_rd_map {
-	uint64_t u64;
-	struct cvmx_npei_msi_rd_map_s {
-		uint64_t reserved_16_63:48;
-		uint64_t rd_int:8;
-		uint64_t msi_int:8;
-	} s;
-	struct cvmx_npei_msi_rd_map_s cn52xx;
-	struct cvmx_npei_msi_rd_map_s cn52xxp1;
-	struct cvmx_npei_msi_rd_map_s cn56xx;
-	struct cvmx_npei_msi_rd_map_s cn56xxp1;
-};
-
-union cvmx_npei_msi_w1c_enb0 {
-	uint64_t u64;
-	struct cvmx_npei_msi_w1c_enb0_s {
-		uint64_t clr:64;
-	} s;
-	struct cvmx_npei_msi_w1c_enb0_s cn52xx;
-	struct cvmx_npei_msi_w1c_enb0_s cn56xx;
-};
-
-union cvmx_npei_msi_w1c_enb1 {
-	uint64_t u64;
-	struct cvmx_npei_msi_w1c_enb1_s {
-		uint64_t clr:64;
-	} s;
-	struct cvmx_npei_msi_w1c_enb1_s cn52xx;
-	struct cvmx_npei_msi_w1c_enb1_s cn56xx;
-};
-
-union cvmx_npei_msi_w1c_enb2 {
-	uint64_t u64;
-	struct cvmx_npei_msi_w1c_enb2_s {
-		uint64_t clr:64;
-	} s;
-	struct cvmx_npei_msi_w1c_enb2_s cn52xx;
-	struct cvmx_npei_msi_w1c_enb2_s cn56xx;
-};
-
-union cvmx_npei_msi_w1c_enb3 {
-	uint64_t u64;
-	struct cvmx_npei_msi_w1c_enb3_s {
-		uint64_t clr:64;
-	} s;
-	struct cvmx_npei_msi_w1c_enb3_s cn52xx;
-	struct cvmx_npei_msi_w1c_enb3_s cn56xx;
-};
-
-union cvmx_npei_msi_w1s_enb0 {
-	uint64_t u64;
-	struct cvmx_npei_msi_w1s_enb0_s {
-		uint64_t set:64;
-	} s;
-	struct cvmx_npei_msi_w1s_enb0_s cn52xx;
-	struct cvmx_npei_msi_w1s_enb0_s cn56xx;
-};
-
-union cvmx_npei_msi_w1s_enb1 {
-	uint64_t u64;
-	struct cvmx_npei_msi_w1s_enb1_s {
-		uint64_t set:64;
-	} s;
-	struct cvmx_npei_msi_w1s_enb1_s cn52xx;
-	struct cvmx_npei_msi_w1s_enb1_s cn56xx;
-};
-
-union cvmx_npei_msi_w1s_enb2 {
-	uint64_t u64;
-	struct cvmx_npei_msi_w1s_enb2_s {
-		uint64_t set:64;
-	} s;
-	struct cvmx_npei_msi_w1s_enb2_s cn52xx;
-	struct cvmx_npei_msi_w1s_enb2_s cn56xx;
-};
-
-union cvmx_npei_msi_w1s_enb3 {
-	uint64_t u64;
-	struct cvmx_npei_msi_w1s_enb3_s {
-		uint64_t set:64;
-	} s;
-	struct cvmx_npei_msi_w1s_enb3_s cn52xx;
-	struct cvmx_npei_msi_w1s_enb3_s cn56xx;
-};
-
-union cvmx_npei_msi_wr_map {
-	uint64_t u64;
-	struct cvmx_npei_msi_wr_map_s {
-		uint64_t reserved_16_63:48;
-		uint64_t ciu_int:8;
-		uint64_t msi_int:8;
-	} s;
-	struct cvmx_npei_msi_wr_map_s cn52xx;
-	struct cvmx_npei_msi_wr_map_s cn52xxp1;
-	struct cvmx_npei_msi_wr_map_s cn56xx;
-	struct cvmx_npei_msi_wr_map_s cn56xxp1;
-};
-
-union cvmx_npei_pcie_credit_cnt {
-	uint64_t u64;
-	struct cvmx_npei_pcie_credit_cnt_s {
-		uint64_t reserved_48_63:16;
-		uint64_t p1_ccnt:8;
-		uint64_t p1_ncnt:8;
-		uint64_t p1_pcnt:8;
-		uint64_t p0_ccnt:8;
-		uint64_t p0_ncnt:8;
-		uint64_t p0_pcnt:8;
-	} s;
-	struct cvmx_npei_pcie_credit_cnt_s cn52xx;
-	struct cvmx_npei_pcie_credit_cnt_s cn56xx;
-};
-
-union cvmx_npei_pcie_msi_rcv {
-	uint64_t u64;
-	struct cvmx_npei_pcie_msi_rcv_s {
-		uint64_t reserved_8_63:56;
-		uint64_t intr:8;
-	} s;
-	struct cvmx_npei_pcie_msi_rcv_s cn52xx;
-	struct cvmx_npei_pcie_msi_rcv_s cn52xxp1;
-	struct cvmx_npei_pcie_msi_rcv_s cn56xx;
-	struct cvmx_npei_pcie_msi_rcv_s cn56xxp1;
-};
-
-union cvmx_npei_pcie_msi_rcv_b1 {
-	uint64_t u64;
-	struct cvmx_npei_pcie_msi_rcv_b1_s {
-		uint64_t reserved_16_63:48;
-		uint64_t intr:8;
-		uint64_t reserved_0_7:8;
-	} s;
-	struct cvmx_npei_pcie_msi_rcv_b1_s cn52xx;
-	struct cvmx_npei_pcie_msi_rcv_b1_s cn52xxp1;
-	struct cvmx_npei_pcie_msi_rcv_b1_s cn56xx;
-	struct cvmx_npei_pcie_msi_rcv_b1_s cn56xxp1;
-};
-
-union cvmx_npei_pcie_msi_rcv_b2 {
-	uint64_t u64;
-	struct cvmx_npei_pcie_msi_rcv_b2_s {
-		uint64_t reserved_24_63:40;
-		uint64_t intr:8;
-		uint64_t reserved_0_15:16;
-	} s;
-	struct cvmx_npei_pcie_msi_rcv_b2_s cn52xx;
-	struct cvmx_npei_pcie_msi_rcv_b2_s cn52xxp1;
-	struct cvmx_npei_pcie_msi_rcv_b2_s cn56xx;
-	struct cvmx_npei_pcie_msi_rcv_b2_s cn56xxp1;
-};
-
-union cvmx_npei_pcie_msi_rcv_b3 {
-	uint64_t u64;
-	struct cvmx_npei_pcie_msi_rcv_b3_s {
-		uint64_t reserved_32_63:32;
-		uint64_t intr:8;
-		uint64_t reserved_0_23:24;
-	} s;
-	struct cvmx_npei_pcie_msi_rcv_b3_s cn52xx;
-	struct cvmx_npei_pcie_msi_rcv_b3_s cn52xxp1;
-	struct cvmx_npei_pcie_msi_rcv_b3_s cn56xx;
-	struct cvmx_npei_pcie_msi_rcv_b3_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_cnts {
-	uint64_t u64;
-	struct cvmx_npei_pktx_cnts_s {
-		uint64_t reserved_54_63:10;
-		uint64_t timer:22;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_npei_pktx_cnts_s cn52xx;
-	struct cvmx_npei_pktx_cnts_s cn56xx;
-	struct cvmx_npei_pktx_cnts_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_in_bp {
-	uint64_t u64;
-	struct cvmx_npei_pktx_in_bp_s {
-		uint64_t wmark:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_npei_pktx_in_bp_s cn52xx;
-	struct cvmx_npei_pktx_in_bp_s cn56xx;
-	struct cvmx_npei_pktx_in_bp_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_instr_baddr {
-	uint64_t u64;
-	struct cvmx_npei_pktx_instr_baddr_s {
-		uint64_t addr:61;
-		uint64_t reserved_0_2:3;
-	} s;
-	struct cvmx_npei_pktx_instr_baddr_s cn52xx;
-	struct cvmx_npei_pktx_instr_baddr_s cn56xx;
-	struct cvmx_npei_pktx_instr_baddr_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_instr_baoff_dbell {
-	uint64_t u64;
-	struct cvmx_npei_pktx_instr_baoff_dbell_s {
-		uint64_t aoff:32;
-		uint64_t dbell:32;
-	} s;
-	struct cvmx_npei_pktx_instr_baoff_dbell_s cn52xx;
-	struct cvmx_npei_pktx_instr_baoff_dbell_s cn56xx;
-	struct cvmx_npei_pktx_instr_baoff_dbell_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_instr_fifo_rsize {
-	uint64_t u64;
-	struct cvmx_npei_pktx_instr_fifo_rsize_s {
-		uint64_t max:9;
-		uint64_t rrp:9;
-		uint64_t wrp:9;
-		uint64_t fcnt:5;
-		uint64_t rsize:32;
-	} s;
-	struct cvmx_npei_pktx_instr_fifo_rsize_s cn52xx;
-	struct cvmx_npei_pktx_instr_fifo_rsize_s cn56xx;
-	struct cvmx_npei_pktx_instr_fifo_rsize_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_instr_header {
-	uint64_t u64;
-	struct cvmx_npei_pktx_instr_header_s {
-		uint64_t reserved_44_63:20;
-		uint64_t pbp:1;
-		uint64_t rsv_f:5;
-		uint64_t rparmode:2;
-		uint64_t rsv_e:1;
-		uint64_t rskp_len:7;
-		uint64_t rsv_d:6;
-		uint64_t use_ihdr:1;
-		uint64_t rsv_c:5;
-		uint64_t par_mode:2;
-		uint64_t rsv_b:1;
-		uint64_t skp_len:7;
-		uint64_t rsv_a:6;
-	} s;
-	struct cvmx_npei_pktx_instr_header_s cn52xx;
-	struct cvmx_npei_pktx_instr_header_s cn56xx;
-	struct cvmx_npei_pktx_instr_header_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_slist_baddr {
-	uint64_t u64;
-	struct cvmx_npei_pktx_slist_baddr_s {
-		uint64_t addr:60;
-		uint64_t reserved_0_3:4;
-	} s;
-	struct cvmx_npei_pktx_slist_baddr_s cn52xx;
-	struct cvmx_npei_pktx_slist_baddr_s cn56xx;
-	struct cvmx_npei_pktx_slist_baddr_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_slist_baoff_dbell {
-	uint64_t u64;
-	struct cvmx_npei_pktx_slist_baoff_dbell_s {
-		uint64_t aoff:32;
-		uint64_t dbell:32;
-	} s;
-	struct cvmx_npei_pktx_slist_baoff_dbell_s cn52xx;
-	struct cvmx_npei_pktx_slist_baoff_dbell_s cn56xx;
-	struct cvmx_npei_pktx_slist_baoff_dbell_s cn56xxp1;
-};
-
-union cvmx_npei_pktx_slist_fifo_rsize {
-	uint64_t u64;
-	struct cvmx_npei_pktx_slist_fifo_rsize_s {
-		uint64_t reserved_32_63:32;
-		uint64_t rsize:32;
-	} s;
-	struct cvmx_npei_pktx_slist_fifo_rsize_s cn52xx;
-	struct cvmx_npei_pktx_slist_fifo_rsize_s cn56xx;
-	struct cvmx_npei_pktx_slist_fifo_rsize_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_cnt_int {
-	uint64_t u64;
-	struct cvmx_npei_pkt_cnt_int_s {
-		uint64_t reserved_32_63:32;
-		uint64_t port:32;
-	} s;
-	struct cvmx_npei_pkt_cnt_int_s cn52xx;
-	struct cvmx_npei_pkt_cnt_int_s cn56xx;
-	struct cvmx_npei_pkt_cnt_int_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_cnt_int_enb {
-	uint64_t u64;
-	struct cvmx_npei_pkt_cnt_int_enb_s {
-		uint64_t reserved_32_63:32;
-		uint64_t port:32;
-	} s;
-	struct cvmx_npei_pkt_cnt_int_enb_s cn52xx;
-	struct cvmx_npei_pkt_cnt_int_enb_s cn56xx;
-	struct cvmx_npei_pkt_cnt_int_enb_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_data_out_es {
-	uint64_t u64;
-	struct cvmx_npei_pkt_data_out_es_s {
-		uint64_t es:64;
-	} s;
-	struct cvmx_npei_pkt_data_out_es_s cn52xx;
-	struct cvmx_npei_pkt_data_out_es_s cn56xx;
-	struct cvmx_npei_pkt_data_out_es_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_data_out_ns {
-	uint64_t u64;
-	struct cvmx_npei_pkt_data_out_ns_s {
-		uint64_t reserved_32_63:32;
-		uint64_t nsr:32;
-	} s;
-	struct cvmx_npei_pkt_data_out_ns_s cn52xx;
-	struct cvmx_npei_pkt_data_out_ns_s cn56xx;
-	struct cvmx_npei_pkt_data_out_ns_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_data_out_ror {
-	uint64_t u64;
-	struct cvmx_npei_pkt_data_out_ror_s {
-		uint64_t reserved_32_63:32;
-		uint64_t ror:32;
-	} s;
-	struct cvmx_npei_pkt_data_out_ror_s cn52xx;
-	struct cvmx_npei_pkt_data_out_ror_s cn56xx;
-	struct cvmx_npei_pkt_data_out_ror_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_dpaddr {
-	uint64_t u64;
-	struct cvmx_npei_pkt_dpaddr_s {
-		uint64_t reserved_32_63:32;
-		uint64_t dptr:32;
-	} s;
-	struct cvmx_npei_pkt_dpaddr_s cn52xx;
-	struct cvmx_npei_pkt_dpaddr_s cn56xx;
-	struct cvmx_npei_pkt_dpaddr_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_in_bp {
-	uint64_t u64;
-	struct cvmx_npei_pkt_in_bp_s {
-		uint64_t reserved_32_63:32;
-		uint64_t bp:32;
-	} s;
-	struct cvmx_npei_pkt_in_bp_s cn56xx;
-};
-
-union cvmx_npei_pkt_in_donex_cnts {
-	uint64_t u64;
-	struct cvmx_npei_pkt_in_donex_cnts_s {
-		uint64_t reserved_32_63:32;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_npei_pkt_in_donex_cnts_s cn52xx;
-	struct cvmx_npei_pkt_in_donex_cnts_s cn56xx;
-	struct cvmx_npei_pkt_in_donex_cnts_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_in_instr_counts {
-	uint64_t u64;
-	struct cvmx_npei_pkt_in_instr_counts_s {
-		uint64_t wr_cnt:32;
-		uint64_t rd_cnt:32;
-	} s;
-	struct cvmx_npei_pkt_in_instr_counts_s cn52xx;
-	struct cvmx_npei_pkt_in_instr_counts_s cn56xx;
-};
-
-union cvmx_npei_pkt_in_pcie_port {
-	uint64_t u64;
-	struct cvmx_npei_pkt_in_pcie_port_s {
-		uint64_t pp:64;
-	} s;
-	struct cvmx_npei_pkt_in_pcie_port_s cn52xx;
-	struct cvmx_npei_pkt_in_pcie_port_s cn56xx;
-};
-
-union cvmx_npei_pkt_input_control {
-	uint64_t u64;
-	struct cvmx_npei_pkt_input_control_s {
-		uint64_t reserved_23_63:41;
-		uint64_t pkt_rr:1;
-		uint64_t pbp_dhi:13;
-		uint64_t d_nsr:1;
-		uint64_t d_esr:2;
-		uint64_t d_ror:1;
-		uint64_t use_csr:1;
-		uint64_t nsr:1;
-		uint64_t esr:2;
-		uint64_t ror:1;
-	} s;
-	struct cvmx_npei_pkt_input_control_s cn52xx;
-	struct cvmx_npei_pkt_input_control_s cn56xx;
-	struct cvmx_npei_pkt_input_control_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_instr_enb {
-	uint64_t u64;
-	struct cvmx_npei_pkt_instr_enb_s {
-		uint64_t reserved_32_63:32;
-		uint64_t enb:32;
-	} s;
-	struct cvmx_npei_pkt_instr_enb_s cn52xx;
-	struct cvmx_npei_pkt_instr_enb_s cn56xx;
-	struct cvmx_npei_pkt_instr_enb_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_instr_rd_size {
-	uint64_t u64;
-	struct cvmx_npei_pkt_instr_rd_size_s {
-		uint64_t rdsize:64;
-	} s;
-	struct cvmx_npei_pkt_instr_rd_size_s cn52xx;
-	struct cvmx_npei_pkt_instr_rd_size_s cn56xx;
-};
-
-union cvmx_npei_pkt_instr_size {
-	uint64_t u64;
-	struct cvmx_npei_pkt_instr_size_s {
-		uint64_t reserved_32_63:32;
-		uint64_t is_64b:32;
-	} s;
-	struct cvmx_npei_pkt_instr_size_s cn52xx;
-	struct cvmx_npei_pkt_instr_size_s cn56xx;
-	struct cvmx_npei_pkt_instr_size_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_int_levels {
-	uint64_t u64;
-	struct cvmx_npei_pkt_int_levels_s {
-		uint64_t reserved_54_63:10;
-		uint64_t time:22;
-		uint64_t cnt:32;
-	} s;
-	struct cvmx_npei_pkt_int_levels_s cn52xx;
-	struct cvmx_npei_pkt_int_levels_s cn56xx;
-	struct cvmx_npei_pkt_int_levels_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_iptr {
-	uint64_t u64;
-	struct cvmx_npei_pkt_iptr_s {
-		uint64_t reserved_32_63:32;
-		uint64_t iptr:32;
-	} s;
-	struct cvmx_npei_pkt_iptr_s cn52xx;
-	struct cvmx_npei_pkt_iptr_s cn56xx;
-	struct cvmx_npei_pkt_iptr_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_out_bmode {
-	uint64_t u64;
-	struct cvmx_npei_pkt_out_bmode_s {
-		uint64_t reserved_32_63:32;
-		uint64_t bmode:32;
-	} s;
-	struct cvmx_npei_pkt_out_bmode_s cn52xx;
-	struct cvmx_npei_pkt_out_bmode_s cn56xx;
-	struct cvmx_npei_pkt_out_bmode_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_out_enb {
-	uint64_t u64;
-	struct cvmx_npei_pkt_out_enb_s {
-		uint64_t reserved_32_63:32;
-		uint64_t enb:32;
-	} s;
-	struct cvmx_npei_pkt_out_enb_s cn52xx;
-	struct cvmx_npei_pkt_out_enb_s cn56xx;
-	struct cvmx_npei_pkt_out_enb_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_output_wmark {
-	uint64_t u64;
-	struct cvmx_npei_pkt_output_wmark_s {
-		uint64_t reserved_32_63:32;
-		uint64_t wmark:32;
-	} s;
-	struct cvmx_npei_pkt_output_wmark_s cn52xx;
-	struct cvmx_npei_pkt_output_wmark_s cn56xx;
-};
-
-union cvmx_npei_pkt_pcie_port {
-	uint64_t u64;
-	struct cvmx_npei_pkt_pcie_port_s {
-		uint64_t pp:64;
-	} s;
-	struct cvmx_npei_pkt_pcie_port_s cn52xx;
-	struct cvmx_npei_pkt_pcie_port_s cn56xx;
-	struct cvmx_npei_pkt_pcie_port_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_port_in_rst {
-	uint64_t u64;
-	struct cvmx_npei_pkt_port_in_rst_s {
-		uint64_t in_rst:32;
-		uint64_t out_rst:32;
-	} s;
-	struct cvmx_npei_pkt_port_in_rst_s cn52xx;
-	struct cvmx_npei_pkt_port_in_rst_s cn56xx;
-};
-
-union cvmx_npei_pkt_slist_es {
-	uint64_t u64;
-	struct cvmx_npei_pkt_slist_es_s {
-		uint64_t es:64;
-	} s;
-	struct cvmx_npei_pkt_slist_es_s cn52xx;
-	struct cvmx_npei_pkt_slist_es_s cn56xx;
-	struct cvmx_npei_pkt_slist_es_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_slist_id_size {
-	uint64_t u64;
-	struct cvmx_npei_pkt_slist_id_size_s {
-		uint64_t reserved_23_63:41;
-		uint64_t isize:7;
-		uint64_t bsize:16;
-	} s;
-	struct cvmx_npei_pkt_slist_id_size_s cn52xx;
-	struct cvmx_npei_pkt_slist_id_size_s cn56xx;
-	struct cvmx_npei_pkt_slist_id_size_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_slist_ns {
-	uint64_t u64;
-	struct cvmx_npei_pkt_slist_ns_s {
-		uint64_t reserved_32_63:32;
-		uint64_t nsr:32;
-	} s;
-	struct cvmx_npei_pkt_slist_ns_s cn52xx;
-	struct cvmx_npei_pkt_slist_ns_s cn56xx;
-	struct cvmx_npei_pkt_slist_ns_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_slist_ror {
-	uint64_t u64;
-	struct cvmx_npei_pkt_slist_ror_s {
-		uint64_t reserved_32_63:32;
-		uint64_t ror:32;
-	} s;
-	struct cvmx_npei_pkt_slist_ror_s cn52xx;
-	struct cvmx_npei_pkt_slist_ror_s cn56xx;
-	struct cvmx_npei_pkt_slist_ror_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_time_int {
-	uint64_t u64;
-	struct cvmx_npei_pkt_time_int_s {
-		uint64_t reserved_32_63:32;
-		uint64_t port:32;
-	} s;
-	struct cvmx_npei_pkt_time_int_s cn52xx;
-	struct cvmx_npei_pkt_time_int_s cn56xx;
-	struct cvmx_npei_pkt_time_int_s cn56xxp1;
-};
-
-union cvmx_npei_pkt_time_int_enb {
-	uint64_t u64;
-	struct cvmx_npei_pkt_time_int_enb_s {
-		uint64_t reserved_32_63:32;
-		uint64_t port:32;
-	} s;
-	struct cvmx_npei_pkt_time_int_enb_s cn52xx;
-	struct cvmx_npei_pkt_time_int_enb_s cn56xx;
-	struct cvmx_npei_pkt_time_int_enb_s cn56xxp1;
-};
-
-union cvmx_npei_rsl_int_blocks {
-	uint64_t u64;
-	struct cvmx_npei_rsl_int_blocks_s {
-		uint64_t reserved_31_63:33;
-		uint64_t iob:1;
-		uint64_t lmc1:1;
-		uint64_t agl:1;
-		uint64_t reserved_24_27:4;
-		uint64_t asxpcs1:1;
-		uint64_t asxpcs0:1;
-		uint64_t reserved_21_21:1;
-		uint64_t pip:1;
-		uint64_t reserved_18_19:2;
-		uint64_t lmc0:1;
-		uint64_t l2c:1;
-		uint64_t usb1:1;
-		uint64_t rad:1;
-		uint64_t usb:1;
-		uint64_t pow:1;
-		uint64_t tim:1;
-		uint64_t pko:1;
-		uint64_t ipd:1;
-		uint64_t reserved_8_8:1;
-		uint64_t zip:1;
-		uint64_t reserved_6_6:1;
-		uint64_t fpa:1;
-		uint64_t key:1;
-		uint64_t npei:1;
-		uint64_t gmx1:1;
-		uint64_t gmx0:1;
-		uint64_t mio:1;
-	} s;
-	struct cvmx_npei_rsl_int_blocks_s cn52xx;
-	struct cvmx_npei_rsl_int_blocks_s cn52xxp1;
-	struct cvmx_npei_rsl_int_blocks_cn56xx {
-		uint64_t reserved_31_63:33;
-		uint64_t iob:1;
-		uint64_t lmc1:1;
-		uint64_t agl:1;
-		uint64_t reserved_24_27:4;
-		uint64_t asxpcs1:1;
-		uint64_t asxpcs0:1;
-		uint64_t reserved_21_21:1;
-		uint64_t pip:1;
-		uint64_t reserved_18_19:2;
-		uint64_t lmc0:1;
-		uint64_t l2c:1;
-		uint64_t reserved_15_15:1;
-		uint64_t rad:1;
-		uint64_t usb:1;
-		uint64_t pow:1;
-		uint64_t tim:1;
-		uint64_t pko:1;
-		uint64_t ipd:1;
-		uint64_t reserved_8_8:1;
-		uint64_t zip:1;
-		uint64_t reserved_6_6:1;
-		uint64_t fpa:1;
-		uint64_t key:1;
-		uint64_t npei:1;
-		uint64_t gmx1:1;
-		uint64_t gmx0:1;
-		uint64_t mio:1;
-	} cn56xx;
-	struct cvmx_npei_rsl_int_blocks_cn56xx cn56xxp1;
-};
-
-union cvmx_npei_scratch_1 {
-	uint64_t u64;
-	struct cvmx_npei_scratch_1_s {
-		uint64_t data:64;
-	} s;
-	struct cvmx_npei_scratch_1_s cn52xx;
-	struct cvmx_npei_scratch_1_s cn52xxp1;
-	struct cvmx_npei_scratch_1_s cn56xx;
-	struct cvmx_npei_scratch_1_s cn56xxp1;
-};
-
-union cvmx_npei_state1 {
-	uint64_t u64;
-	struct cvmx_npei_state1_s {
-		uint64_t cpl1:12;
-		uint64_t cpl0:12;
-		uint64_t arb:1;
-		uint64_t csr:39;
-	} s;
-	struct cvmx_npei_state1_s cn52xx;
-	struct cvmx_npei_state1_s cn52xxp1;
-	struct cvmx_npei_state1_s cn56xx;
-	struct cvmx_npei_state1_s cn56xxp1;
-};
-
-union cvmx_npei_state2 {
-	uint64_t u64;
-	struct cvmx_npei_state2_s {
-		uint64_t reserved_48_63:16;
-		uint64_t npei:1;
-		uint64_t rac:1;
-		uint64_t csm1:15;
-		uint64_t csm0:15;
-		uint64_t nnp0:8;
-		uint64_t nnd:8;
-	} s;
-	struct cvmx_npei_state2_s cn52xx;
-	struct cvmx_npei_state2_s cn52xxp1;
-	struct cvmx_npei_state2_s cn56xx;
-	struct cvmx_npei_state2_s cn56xxp1;
-};
-
-union cvmx_npei_state3 {
-	uint64_t u64;
-	struct cvmx_npei_state3_s {
-		uint64_t reserved_56_63:8;
-		uint64_t psm1:15;
-		uint64_t psm0:15;
-		uint64_t nsm1:13;
-		uint64_t nsm0:13;
-	} s;
-	struct cvmx_npei_state3_s cn52xx;
-	struct cvmx_npei_state3_s cn52xxp1;
-	struct cvmx_npei_state3_s cn56xx;
-	struct cvmx_npei_state3_s cn56xxp1;
-};
-
-union cvmx_npei_win_rd_addr {
-	uint64_t u64;
-	struct cvmx_npei_win_rd_addr_s {
-		uint64_t reserved_51_63:13;
-		uint64_t ld_cmd:2;
-		uint64_t iobit:1;
-		uint64_t rd_addr:48;
-	} s;
-	struct cvmx_npei_win_rd_addr_s cn52xx;
-	struct cvmx_npei_win_rd_addr_s cn52xxp1;
-	struct cvmx_npei_win_rd_addr_s cn56xx;
-	struct cvmx_npei_win_rd_addr_s cn56xxp1;
-};
-
-union cvmx_npei_win_rd_data {
-	uint64_t u64;
-	struct cvmx_npei_win_rd_data_s {
-		uint64_t rd_data:64;
-	} s;
-	struct cvmx_npei_win_rd_data_s cn52xx;
-	struct cvmx_npei_win_rd_data_s cn52xxp1;
-	struct cvmx_npei_win_rd_data_s cn56xx;
-	struct cvmx_npei_win_rd_data_s cn56xxp1;
-};
-
-union cvmx_npei_win_wr_addr {
-	uint64_t u64;
-	struct cvmx_npei_win_wr_addr_s {
-		uint64_t reserved_49_63:15;
-		uint64_t iobit:1;
-		uint64_t wr_addr:46;
-		uint64_t reserved_0_1:2;
-	} s;
-	struct cvmx_npei_win_wr_addr_s cn52xx;
-	struct cvmx_npei_win_wr_addr_s cn52xxp1;
-	struct cvmx_npei_win_wr_addr_s cn56xx;
-	struct cvmx_npei_win_wr_addr_s cn56xxp1;
-};
-
-union cvmx_npei_win_wr_data {
-	uint64_t u64;
-	struct cvmx_npei_win_wr_data_s {
-		uint64_t wr_data:64;
-	} s;
-	struct cvmx_npei_win_wr_data_s cn52xx;
-	struct cvmx_npei_win_wr_data_s cn52xxp1;
-	struct cvmx_npei_win_wr_data_s cn56xx;
-	struct cvmx_npei_win_wr_data_s cn56xxp1;
-};
-
-union cvmx_npei_win_wr_mask {
-	uint64_t u64;
-	struct cvmx_npei_win_wr_mask_s {
-		uint64_t reserved_8_63:56;
-		uint64_t wr_mask:8;
-	} s;
-	struct cvmx_npei_win_wr_mask_s cn52xx;
-	struct cvmx_npei_win_wr_mask_s cn52xxp1;
-	struct cvmx_npei_win_wr_mask_s cn56xx;
-	struct cvmx_npei_win_wr_mask_s cn56xxp1;
-};
-
-union cvmx_npei_window_ctl {
-	uint64_t u64;
-	struct cvmx_npei_window_ctl_s {
-		uint64_t reserved_32_63:32;
-		uint64_t time:32;
-	} s;
-	struct cvmx_npei_window_ctl_s cn52xx;
-	struct cvmx_npei_window_ctl_s cn52xxp1;
-	struct cvmx_npei_window_ctl_s cn56xx;
-	struct cvmx_npei_window_ctl_s cn56xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-npi-defs.h b/arch/mips/include/asm/octeon/cvmx-npi-defs.h
deleted file mode 100644
index 4e03cd8..0000000
--- a/arch/mips/include/asm/octeon/cvmx-npi-defs.h
+++ /dev/null
@@ -1,1735 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_NPI_DEFS_H__
-#define __CVMX_NPI_DEFS_H__
-
-#define CVMX_NPI_BASE_ADDR_INPUT0 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000070ull)
-#define CVMX_NPI_BASE_ADDR_INPUT1 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000080ull)
-#define CVMX_NPI_BASE_ADDR_INPUT2 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000090ull)
-#define CVMX_NPI_BASE_ADDR_INPUT3 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000A0ull)
-#define CVMX_NPI_BASE_ADDR_INPUTX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000000070ull + (((offset) & 3) * 16))
-#define CVMX_NPI_BASE_ADDR_OUTPUT0 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000B8ull)
-#define CVMX_NPI_BASE_ADDR_OUTPUT1 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000C0ull)
-#define CVMX_NPI_BASE_ADDR_OUTPUT2 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000C8ull)
-#define CVMX_NPI_BASE_ADDR_OUTPUT3 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000D0ull)
-#define CVMX_NPI_BASE_ADDR_OUTPUTX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F00000000B8ull + (((offset) & 3) * 8))
-#define CVMX_NPI_BIST_STATUS \
-	 CVMX_ADD_IO_SEG(0x00011F00000003F8ull)
-#define CVMX_NPI_BUFF_SIZE_OUTPUT0 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000E0ull)
-#define CVMX_NPI_BUFF_SIZE_OUTPUT1 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000E8ull)
-#define CVMX_NPI_BUFF_SIZE_OUTPUT2 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000F0ull)
-#define CVMX_NPI_BUFF_SIZE_OUTPUT3 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000F8ull)
-#define CVMX_NPI_BUFF_SIZE_OUTPUTX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F00000000E0ull + (((offset) & 3) * 8))
-#define CVMX_NPI_COMP_CTL \
-	 CVMX_ADD_IO_SEG(0x00011F0000000218ull)
-#define CVMX_NPI_CTL_STATUS \
-	 CVMX_ADD_IO_SEG(0x00011F0000000010ull)
-#define CVMX_NPI_DBG_SELECT \
-	 CVMX_ADD_IO_SEG(0x00011F0000000008ull)
-#define CVMX_NPI_DMA_CONTROL \
-	 CVMX_ADD_IO_SEG(0x00011F0000000128ull)
-#define CVMX_NPI_DMA_HIGHP_COUNTS \
-	 CVMX_ADD_IO_SEG(0x00011F0000000148ull)
-#define CVMX_NPI_DMA_HIGHP_NADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000158ull)
-#define CVMX_NPI_DMA_LOWP_COUNTS \
-	 CVMX_ADD_IO_SEG(0x00011F0000000140ull)
-#define CVMX_NPI_DMA_LOWP_NADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000150ull)
-#define CVMX_NPI_HIGHP_DBELL \
-	 CVMX_ADD_IO_SEG(0x00011F0000000120ull)
-#define CVMX_NPI_HIGHP_IBUFF_SADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000110ull)
-#define CVMX_NPI_INPUT_CONTROL \
-	 CVMX_ADD_IO_SEG(0x00011F0000000138ull)
-#define CVMX_NPI_INT_ENB \
-	 CVMX_ADD_IO_SEG(0x00011F0000000020ull)
-#define CVMX_NPI_INT_SUM \
-	 CVMX_ADD_IO_SEG(0x00011F0000000018ull)
-#define CVMX_NPI_LOWP_DBELL \
-	 CVMX_ADD_IO_SEG(0x00011F0000000118ull)
-#define CVMX_NPI_LOWP_IBUFF_SADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000108ull)
-#define CVMX_NPI_MEM_ACCESS_SUBID3 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000028ull)
-#define CVMX_NPI_MEM_ACCESS_SUBID4 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000030ull)
-#define CVMX_NPI_MEM_ACCESS_SUBID5 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000038ull)
-#define CVMX_NPI_MEM_ACCESS_SUBID6 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000040ull)
-#define CVMX_NPI_MEM_ACCESS_SUBIDX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000000028ull + (((offset) & 7) * 8) - 8 * 3)
-#define CVMX_NPI_MSI_RCV \
-	 (0x0000000000000190ull)
-#define CVMX_NPI_NPI_MSI_RCV \
-	 CVMX_ADD_IO_SEG(0x00011F0000001190ull)
-#define CVMX_NPI_NUM_DESC_OUTPUT0 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000050ull)
-#define CVMX_NPI_NUM_DESC_OUTPUT1 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000058ull)
-#define CVMX_NPI_NUM_DESC_OUTPUT2 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000060ull)
-#define CVMX_NPI_NUM_DESC_OUTPUT3 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000068ull)
-#define CVMX_NPI_NUM_DESC_OUTPUTX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000000050ull + (((offset) & 3) * 8))
-#define CVMX_NPI_OUTPUT_CONTROL \
-	 CVMX_ADD_IO_SEG(0x00011F0000000100ull)
-#define CVMX_NPI_P0_DBPAIR_ADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000180ull)
-#define CVMX_NPI_P0_INSTR_ADDR \
-	 CVMX_ADD_IO_SEG(0x00011F00000001C0ull)
-#define CVMX_NPI_P0_INSTR_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F00000001A0ull)
-#define CVMX_NPI_P0_PAIR_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F0000000160ull)
-#define CVMX_NPI_P1_DBPAIR_ADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000188ull)
-#define CVMX_NPI_P1_INSTR_ADDR \
-	 CVMX_ADD_IO_SEG(0x00011F00000001C8ull)
-#define CVMX_NPI_P1_INSTR_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F00000001A8ull)
-#define CVMX_NPI_P1_PAIR_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F0000000168ull)
-#define CVMX_NPI_P2_DBPAIR_ADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000190ull)
-#define CVMX_NPI_P2_INSTR_ADDR \
-	 CVMX_ADD_IO_SEG(0x00011F00000001D0ull)
-#define CVMX_NPI_P2_INSTR_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F00000001B0ull)
-#define CVMX_NPI_P2_PAIR_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F0000000170ull)
-#define CVMX_NPI_P3_DBPAIR_ADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000198ull)
-#define CVMX_NPI_P3_INSTR_ADDR \
-	 CVMX_ADD_IO_SEG(0x00011F00000001D8ull)
-#define CVMX_NPI_P3_INSTR_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F00000001B8ull)
-#define CVMX_NPI_P3_PAIR_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F0000000178ull)
-#define CVMX_NPI_PCI_BAR1_INDEXX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000001100ull + (((offset) & 31) * 4))
-#define CVMX_NPI_PCI_BIST_REG \
-	 CVMX_ADD_IO_SEG(0x00011F00000011C0ull)
-#define CVMX_NPI_PCI_BURST_SIZE \
-	 CVMX_ADD_IO_SEG(0x00011F00000000D8ull)
-#define CVMX_NPI_PCI_CFG00 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001800ull)
-#define CVMX_NPI_PCI_CFG01 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001804ull)
-#define CVMX_NPI_PCI_CFG02 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001808ull)
-#define CVMX_NPI_PCI_CFG03 \
-	 CVMX_ADD_IO_SEG(0x00011F000000180Cull)
-#define CVMX_NPI_PCI_CFG04 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001810ull)
-#define CVMX_NPI_PCI_CFG05 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001814ull)
-#define CVMX_NPI_PCI_CFG06 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001818ull)
-#define CVMX_NPI_PCI_CFG07 \
-	 CVMX_ADD_IO_SEG(0x00011F000000181Cull)
-#define CVMX_NPI_PCI_CFG08 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001820ull)
-#define CVMX_NPI_PCI_CFG09 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001824ull)
-#define CVMX_NPI_PCI_CFG10 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001828ull)
-#define CVMX_NPI_PCI_CFG11 \
-	 CVMX_ADD_IO_SEG(0x00011F000000182Cull)
-#define CVMX_NPI_PCI_CFG12 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001830ull)
-#define CVMX_NPI_PCI_CFG13 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001834ull)
-#define CVMX_NPI_PCI_CFG15 \
-	 CVMX_ADD_IO_SEG(0x00011F000000183Cull)
-#define CVMX_NPI_PCI_CFG16 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001840ull)
-#define CVMX_NPI_PCI_CFG17 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001844ull)
-#define CVMX_NPI_PCI_CFG18 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001848ull)
-#define CVMX_NPI_PCI_CFG19 \
-	 CVMX_ADD_IO_SEG(0x00011F000000184Cull)
-#define CVMX_NPI_PCI_CFG20 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001850ull)
-#define CVMX_NPI_PCI_CFG21 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001854ull)
-#define CVMX_NPI_PCI_CFG22 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001858ull)
-#define CVMX_NPI_PCI_CFG56 \
-	 CVMX_ADD_IO_SEG(0x00011F00000018E0ull)
-#define CVMX_NPI_PCI_CFG57 \
-	 CVMX_ADD_IO_SEG(0x00011F00000018E4ull)
-#define CVMX_NPI_PCI_CFG58 \
-	 CVMX_ADD_IO_SEG(0x00011F00000018E8ull)
-#define CVMX_NPI_PCI_CFG59 \
-	 CVMX_ADD_IO_SEG(0x00011F00000018ECull)
-#define CVMX_NPI_PCI_CFG60 \
-	 CVMX_ADD_IO_SEG(0x00011F00000018F0ull)
-#define CVMX_NPI_PCI_CFG61 \
-	 CVMX_ADD_IO_SEG(0x00011F00000018F4ull)
-#define CVMX_NPI_PCI_CFG62 \
-	 CVMX_ADD_IO_SEG(0x00011F00000018F8ull)
-#define CVMX_NPI_PCI_CFG63 \
-	 CVMX_ADD_IO_SEG(0x00011F00000018FCull)
-#define CVMX_NPI_PCI_CNT_REG \
-	 CVMX_ADD_IO_SEG(0x00011F00000011B8ull)
-#define CVMX_NPI_PCI_CTL_STATUS_2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000118Cull)
-#define CVMX_NPI_PCI_INT_ARB_CFG \
-	 CVMX_ADD_IO_SEG(0x00011F0000000130ull)
-#define CVMX_NPI_PCI_INT_ENB2 \
-	 CVMX_ADD_IO_SEG(0x00011F00000011A0ull)
-#define CVMX_NPI_PCI_INT_SUM2 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001198ull)
-#define CVMX_NPI_PCI_READ_CMD \
-	 CVMX_ADD_IO_SEG(0x00011F0000000048ull)
-#define CVMX_NPI_PCI_READ_CMD_6 \
-	 CVMX_ADD_IO_SEG(0x00011F0000001180ull)
-#define CVMX_NPI_PCI_READ_CMD_C \
-	 CVMX_ADD_IO_SEG(0x00011F0000001184ull)
-#define CVMX_NPI_PCI_READ_CMD_E \
-	 CVMX_ADD_IO_SEG(0x00011F0000001188ull)
-#define CVMX_NPI_PCI_SCM_REG \
-	 CVMX_ADD_IO_SEG(0x00011F00000011A8ull)
-#define CVMX_NPI_PCI_TSR_REG \
-	 CVMX_ADD_IO_SEG(0x00011F00000011B0ull)
-#define CVMX_NPI_PORT32_INSTR_HDR \
-	 CVMX_ADD_IO_SEG(0x00011F00000001F8ull)
-#define CVMX_NPI_PORT33_INSTR_HDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000200ull)
-#define CVMX_NPI_PORT34_INSTR_HDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000208ull)
-#define CVMX_NPI_PORT35_INSTR_HDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000000210ull)
-#define CVMX_NPI_PORT_BP_CONTROL \
-	 CVMX_ADD_IO_SEG(0x00011F00000001F0ull)
-#define CVMX_NPI_PX_DBPAIR_ADDR(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000000180ull + (((offset) & 3) * 8))
-#define CVMX_NPI_PX_INSTR_ADDR(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F00000001C0ull + (((offset) & 3) * 8))
-#define CVMX_NPI_PX_INSTR_CNTS(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F00000001A0ull + (((offset) & 3) * 8))
-#define CVMX_NPI_PX_PAIR_CNTS(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000000160ull + (((offset) & 3) * 8))
-#define CVMX_NPI_RSL_INT_BLOCKS \
-	 CVMX_ADD_IO_SEG(0x00011F0000000000ull)
-#define CVMX_NPI_SIZE_INPUT0 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000078ull)
-#define CVMX_NPI_SIZE_INPUT1 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000088ull)
-#define CVMX_NPI_SIZE_INPUT2 \
-	 CVMX_ADD_IO_SEG(0x00011F0000000098ull)
-#define CVMX_NPI_SIZE_INPUT3 \
-	 CVMX_ADD_IO_SEG(0x00011F00000000A8ull)
-#define CVMX_NPI_SIZE_INPUTX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000000078ull + (((offset) & 3) * 16))
-#define CVMX_NPI_WIN_READ_TO \
-	 CVMX_ADD_IO_SEG(0x00011F00000001E0ull)
-
-union cvmx_npi_base_addr_inputx {
-	uint64_t u64;
-	struct cvmx_npi_base_addr_inputx_s {
-		uint64_t baddr:61;
-		uint64_t reserved_0_2:3;
-	} s;
-	struct cvmx_npi_base_addr_inputx_s cn30xx;
-	struct cvmx_npi_base_addr_inputx_s cn31xx;
-	struct cvmx_npi_base_addr_inputx_s cn38xx;
-	struct cvmx_npi_base_addr_inputx_s cn38xxp2;
-	struct cvmx_npi_base_addr_inputx_s cn50xx;
-	struct cvmx_npi_base_addr_inputx_s cn58xx;
-	struct cvmx_npi_base_addr_inputx_s cn58xxp1;
-};
-
-union cvmx_npi_base_addr_outputx {
-	uint64_t u64;
-	struct cvmx_npi_base_addr_outputx_s {
-		uint64_t baddr:61;
-		uint64_t reserved_0_2:3;
-	} s;
-	struct cvmx_npi_base_addr_outputx_s cn30xx;
-	struct cvmx_npi_base_addr_outputx_s cn31xx;
-	struct cvmx_npi_base_addr_outputx_s cn38xx;
-	struct cvmx_npi_base_addr_outputx_s cn38xxp2;
-	struct cvmx_npi_base_addr_outputx_s cn50xx;
-	struct cvmx_npi_base_addr_outputx_s cn58xx;
-	struct cvmx_npi_base_addr_outputx_s cn58xxp1;
-};
-
-union cvmx_npi_bist_status {
-	uint64_t u64;
-	struct cvmx_npi_bist_status_s {
-		uint64_t reserved_20_63:44;
-		uint64_t csr_bs:1;
-		uint64_t dif_bs:1;
-		uint64_t rdp_bs:1;
-		uint64_t pcnc_bs:1;
-		uint64_t pcn_bs:1;
-		uint64_t rdn_bs:1;
-		uint64_t pcac_bs:1;
-		uint64_t pcad_bs:1;
-		uint64_t rdnl_bs:1;
-		uint64_t pgf_bs:1;
-		uint64_t pig_bs:1;
-		uint64_t pof0_bs:1;
-		uint64_t pof1_bs:1;
-		uint64_t pof2_bs:1;
-		uint64_t pof3_bs:1;
-		uint64_t pos_bs:1;
-		uint64_t nus_bs:1;
-		uint64_t dob_bs:1;
-		uint64_t pdf_bs:1;
-		uint64_t dpi_bs:1;
-	} s;
-	struct cvmx_npi_bist_status_cn30xx {
-		uint64_t reserved_20_63:44;
-		uint64_t csr_bs:1;
-		uint64_t dif_bs:1;
-		uint64_t rdp_bs:1;
-		uint64_t pcnc_bs:1;
-		uint64_t pcn_bs:1;
-		uint64_t rdn_bs:1;
-		uint64_t pcac_bs:1;
-		uint64_t pcad_bs:1;
-		uint64_t rdnl_bs:1;
-		uint64_t pgf_bs:1;
-		uint64_t pig_bs:1;
-		uint64_t pof0_bs:1;
-		uint64_t reserved_5_7:3;
-		uint64_t pos_bs:1;
-		uint64_t nus_bs:1;
-		uint64_t dob_bs:1;
-		uint64_t pdf_bs:1;
-		uint64_t dpi_bs:1;
-	} cn30xx;
-	struct cvmx_npi_bist_status_s cn31xx;
-	struct cvmx_npi_bist_status_s cn38xx;
-	struct cvmx_npi_bist_status_s cn38xxp2;
-	struct cvmx_npi_bist_status_cn50xx {
-		uint64_t reserved_20_63:44;
-		uint64_t csr_bs:1;
-		uint64_t dif_bs:1;
-		uint64_t rdp_bs:1;
-		uint64_t pcnc_bs:1;
-		uint64_t pcn_bs:1;
-		uint64_t rdn_bs:1;
-		uint64_t pcac_bs:1;
-		uint64_t pcad_bs:1;
-		uint64_t rdnl_bs:1;
-		uint64_t pgf_bs:1;
-		uint64_t pig_bs:1;
-		uint64_t pof0_bs:1;
-		uint64_t pof1_bs:1;
-		uint64_t reserved_5_6:2;
-		uint64_t pos_bs:1;
-		uint64_t nus_bs:1;
-		uint64_t dob_bs:1;
-		uint64_t pdf_bs:1;
-		uint64_t dpi_bs:1;
-	} cn50xx;
-	struct cvmx_npi_bist_status_s cn58xx;
-	struct cvmx_npi_bist_status_s cn58xxp1;
-};
-
-union cvmx_npi_buff_size_outputx {
-	uint64_t u64;
-	struct cvmx_npi_buff_size_outputx_s {
-		uint64_t reserved_23_63:41;
-		uint64_t isize:7;
-		uint64_t bsize:16;
-	} s;
-	struct cvmx_npi_buff_size_outputx_s cn30xx;
-	struct cvmx_npi_buff_size_outputx_s cn31xx;
-	struct cvmx_npi_buff_size_outputx_s cn38xx;
-	struct cvmx_npi_buff_size_outputx_s cn38xxp2;
-	struct cvmx_npi_buff_size_outputx_s cn50xx;
-	struct cvmx_npi_buff_size_outputx_s cn58xx;
-	struct cvmx_npi_buff_size_outputx_s cn58xxp1;
-};
-
-union cvmx_npi_comp_ctl {
-	uint64_t u64;
-	struct cvmx_npi_comp_ctl_s {
-		uint64_t reserved_10_63:54;
-		uint64_t pctl:5;
-		uint64_t nctl:5;
-	} s;
-	struct cvmx_npi_comp_ctl_s cn50xx;
-	struct cvmx_npi_comp_ctl_s cn58xx;
-	struct cvmx_npi_comp_ctl_s cn58xxp1;
-};
-
-union cvmx_npi_ctl_status {
-	uint64_t u64;
-	struct cvmx_npi_ctl_status_s {
-		uint64_t reserved_63_63:1;
-		uint64_t chip_rev:8;
-		uint64_t dis_pniw:1;
-		uint64_t out3_enb:1;
-		uint64_t out2_enb:1;
-		uint64_t out1_enb:1;
-		uint64_t out0_enb:1;
-		uint64_t ins3_enb:1;
-		uint64_t ins2_enb:1;
-		uint64_t ins1_enb:1;
-		uint64_t ins0_enb:1;
-		uint64_t ins3_64b:1;
-		uint64_t ins2_64b:1;
-		uint64_t ins1_64b:1;
-		uint64_t ins0_64b:1;
-		uint64_t pci_wdis:1;
-		uint64_t wait_com:1;
-		uint64_t reserved_37_39:3;
-		uint64_t max_word:5;
-		uint64_t reserved_10_31:22;
-		uint64_t timer:10;
-	} s;
-	struct cvmx_npi_ctl_status_cn30xx {
-		uint64_t reserved_63_63:1;
-		uint64_t chip_rev:8;
-		uint64_t dis_pniw:1;
-		uint64_t reserved_51_53:3;
-		uint64_t out0_enb:1;
-		uint64_t reserved_47_49:3;
-		uint64_t ins0_enb:1;
-		uint64_t reserved_43_45:3;
-		uint64_t ins0_64b:1;
-		uint64_t pci_wdis:1;
-		uint64_t wait_com:1;
-		uint64_t reserved_37_39:3;
-		uint64_t max_word:5;
-		uint64_t reserved_10_31:22;
-		uint64_t timer:10;
-	} cn30xx;
-	struct cvmx_npi_ctl_status_cn31xx {
-		uint64_t reserved_63_63:1;
-		uint64_t chip_rev:8;
-		uint64_t dis_pniw:1;
-		uint64_t reserved_52_53:2;
-		uint64_t out1_enb:1;
-		uint64_t out0_enb:1;
-		uint64_t reserved_48_49:2;
-		uint64_t ins1_enb:1;
-		uint64_t ins0_enb:1;
-		uint64_t reserved_44_45:2;
-		uint64_t ins1_64b:1;
-		uint64_t ins0_64b:1;
-		uint64_t pci_wdis:1;
-		uint64_t wait_com:1;
-		uint64_t reserved_37_39:3;
-		uint64_t max_word:5;
-		uint64_t reserved_10_31:22;
-		uint64_t timer:10;
-	} cn31xx;
-	struct cvmx_npi_ctl_status_s cn38xx;
-	struct cvmx_npi_ctl_status_s cn38xxp2;
-	struct cvmx_npi_ctl_status_cn31xx cn50xx;
-	struct cvmx_npi_ctl_status_s cn58xx;
-	struct cvmx_npi_ctl_status_s cn58xxp1;
-};
-
-union cvmx_npi_dbg_select {
-	uint64_t u64;
-	struct cvmx_npi_dbg_select_s {
-		uint64_t reserved_16_63:48;
-		uint64_t dbg_sel:16;
-	} s;
-	struct cvmx_npi_dbg_select_s cn30xx;
-	struct cvmx_npi_dbg_select_s cn31xx;
-	struct cvmx_npi_dbg_select_s cn38xx;
-	struct cvmx_npi_dbg_select_s cn38xxp2;
-	struct cvmx_npi_dbg_select_s cn50xx;
-	struct cvmx_npi_dbg_select_s cn58xx;
-	struct cvmx_npi_dbg_select_s cn58xxp1;
-};
-
-union cvmx_npi_dma_control {
-	uint64_t u64;
-	struct cvmx_npi_dma_control_s {
-		uint64_t reserved_36_63:28;
-		uint64_t b0_lend:1;
-		uint64_t dwb_denb:1;
-		uint64_t dwb_ichk:9;
-		uint64_t fpa_que:3;
-		uint64_t o_add1:1;
-		uint64_t o_ro:1;
-		uint64_t o_ns:1;
-		uint64_t o_es:2;
-		uint64_t o_mode:1;
-		uint64_t hp_enb:1;
-		uint64_t lp_enb:1;
-		uint64_t csize:14;
-	} s;
-	struct cvmx_npi_dma_control_s cn30xx;
-	struct cvmx_npi_dma_control_s cn31xx;
-	struct cvmx_npi_dma_control_s cn38xx;
-	struct cvmx_npi_dma_control_s cn38xxp2;
-	struct cvmx_npi_dma_control_s cn50xx;
-	struct cvmx_npi_dma_control_s cn58xx;
-	struct cvmx_npi_dma_control_s cn58xxp1;
-};
-
-union cvmx_npi_dma_highp_counts {
-	uint64_t u64;
-	struct cvmx_npi_dma_highp_counts_s {
-		uint64_t reserved_39_63:25;
-		uint64_t fcnt:7;
-		uint64_t dbell:32;
-	} s;
-	struct cvmx_npi_dma_highp_counts_s cn30xx;
-	struct cvmx_npi_dma_highp_counts_s cn31xx;
-	struct cvmx_npi_dma_highp_counts_s cn38xx;
-	struct cvmx_npi_dma_highp_counts_s cn38xxp2;
-	struct cvmx_npi_dma_highp_counts_s cn50xx;
-	struct cvmx_npi_dma_highp_counts_s cn58xx;
-	struct cvmx_npi_dma_highp_counts_s cn58xxp1;
-};
-
-union cvmx_npi_dma_highp_naddr {
-	uint64_t u64;
-	struct cvmx_npi_dma_highp_naddr_s {
-		uint64_t reserved_40_63:24;
-		uint64_t state:4;
-		uint64_t addr:36;
-	} s;
-	struct cvmx_npi_dma_highp_naddr_s cn30xx;
-	struct cvmx_npi_dma_highp_naddr_s cn31xx;
-	struct cvmx_npi_dma_highp_naddr_s cn38xx;
-	struct cvmx_npi_dma_highp_naddr_s cn38xxp2;
-	struct cvmx_npi_dma_highp_naddr_s cn50xx;
-	struct cvmx_npi_dma_highp_naddr_s cn58xx;
-	struct cvmx_npi_dma_highp_naddr_s cn58xxp1;
-};
-
-union cvmx_npi_dma_lowp_counts {
-	uint64_t u64;
-	struct cvmx_npi_dma_lowp_counts_s {
-		uint64_t reserved_39_63:25;
-		uint64_t fcnt:7;
-		uint64_t dbell:32;
-	} s;
-	struct cvmx_npi_dma_lowp_counts_s cn30xx;
-	struct cvmx_npi_dma_lowp_counts_s cn31xx;
-	struct cvmx_npi_dma_lowp_counts_s cn38xx;
-	struct cvmx_npi_dma_lowp_counts_s cn38xxp2;
-	struct cvmx_npi_dma_lowp_counts_s cn50xx;
-	struct cvmx_npi_dma_lowp_counts_s cn58xx;
-	struct cvmx_npi_dma_lowp_counts_s cn58xxp1;
-};
-
-union cvmx_npi_dma_lowp_naddr {
-	uint64_t u64;
-	struct cvmx_npi_dma_lowp_naddr_s {
-		uint64_t reserved_40_63:24;
-		uint64_t state:4;
-		uint64_t addr:36;
-	} s;
-	struct cvmx_npi_dma_lowp_naddr_s cn30xx;
-	struct cvmx_npi_dma_lowp_naddr_s cn31xx;
-	struct cvmx_npi_dma_lowp_naddr_s cn38xx;
-	struct cvmx_npi_dma_lowp_naddr_s cn38xxp2;
-	struct cvmx_npi_dma_lowp_naddr_s cn50xx;
-	struct cvmx_npi_dma_lowp_naddr_s cn58xx;
-	struct cvmx_npi_dma_lowp_naddr_s cn58xxp1;
-};
-
-union cvmx_npi_highp_dbell {
-	uint64_t u64;
-	struct cvmx_npi_highp_dbell_s {
-		uint64_t reserved_16_63:48;
-		uint64_t dbell:16;
-	} s;
-	struct cvmx_npi_highp_dbell_s cn30xx;
-	struct cvmx_npi_highp_dbell_s cn31xx;
-	struct cvmx_npi_highp_dbell_s cn38xx;
-	struct cvmx_npi_highp_dbell_s cn38xxp2;
-	struct cvmx_npi_highp_dbell_s cn50xx;
-	struct cvmx_npi_highp_dbell_s cn58xx;
-	struct cvmx_npi_highp_dbell_s cn58xxp1;
-};
-
-union cvmx_npi_highp_ibuff_saddr {
-	uint64_t u64;
-	struct cvmx_npi_highp_ibuff_saddr_s {
-		uint64_t reserved_36_63:28;
-		uint64_t saddr:36;
-	} s;
-	struct cvmx_npi_highp_ibuff_saddr_s cn30xx;
-	struct cvmx_npi_highp_ibuff_saddr_s cn31xx;
-	struct cvmx_npi_highp_ibuff_saddr_s cn38xx;
-	struct cvmx_npi_highp_ibuff_saddr_s cn38xxp2;
-	struct cvmx_npi_highp_ibuff_saddr_s cn50xx;
-	struct cvmx_npi_highp_ibuff_saddr_s cn58xx;
-	struct cvmx_npi_highp_ibuff_saddr_s cn58xxp1;
-};
-
-union cvmx_npi_input_control {
-	uint64_t u64;
-	struct cvmx_npi_input_control_s {
-		uint64_t reserved_23_63:41;
-		uint64_t pkt_rr:1;
-		uint64_t pbp_dhi:13;
-		uint64_t d_nsr:1;
-		uint64_t d_esr:2;
-		uint64_t d_ror:1;
-		uint64_t use_csr:1;
-		uint64_t nsr:1;
-		uint64_t esr:2;
-		uint64_t ror:1;
-	} s;
-	struct cvmx_npi_input_control_cn30xx {
-		uint64_t reserved_22_63:42;
-		uint64_t pbp_dhi:13;
-		uint64_t d_nsr:1;
-		uint64_t d_esr:2;
-		uint64_t d_ror:1;
-		uint64_t use_csr:1;
-		uint64_t nsr:1;
-		uint64_t esr:2;
-		uint64_t ror:1;
-	} cn30xx;
-	struct cvmx_npi_input_control_cn30xx cn31xx;
-	struct cvmx_npi_input_control_s cn38xx;
-	struct cvmx_npi_input_control_cn30xx cn38xxp2;
-	struct cvmx_npi_input_control_s cn50xx;
-	struct cvmx_npi_input_control_s cn58xx;
-	struct cvmx_npi_input_control_s cn58xxp1;
-};
-
-union cvmx_npi_int_enb {
-	uint64_t u64;
-	struct cvmx_npi_int_enb_s {
-		uint64_t reserved_62_63:2;
-		uint64_t q1_a_f:1;
-		uint64_t q1_s_e:1;
-		uint64_t pdf_p_f:1;
-		uint64_t pdf_p_e:1;
-		uint64_t pcf_p_f:1;
-		uint64_t pcf_p_e:1;
-		uint64_t rdx_s_e:1;
-		uint64_t rwx_s_e:1;
-		uint64_t pnc_a_f:1;
-		uint64_t pnc_s_e:1;
-		uint64_t com_a_f:1;
-		uint64_t com_s_e:1;
-		uint64_t q3_a_f:1;
-		uint64_t q3_s_e:1;
-		uint64_t q2_a_f:1;
-		uint64_t q2_s_e:1;
-		uint64_t pcr_a_f:1;
-		uint64_t pcr_s_e:1;
-		uint64_t fcr_a_f:1;
-		uint64_t fcr_s_e:1;
-		uint64_t iobdma:1;
-		uint64_t p_dperr:1;
-		uint64_t win_rto:1;
-		uint64_t i3_pperr:1;
-		uint64_t i2_pperr:1;
-		uint64_t i1_pperr:1;
-		uint64_t i0_pperr:1;
-		uint64_t p3_ptout:1;
-		uint64_t p2_ptout:1;
-		uint64_t p1_ptout:1;
-		uint64_t p0_ptout:1;
-		uint64_t p3_pperr:1;
-		uint64_t p2_pperr:1;
-		uint64_t p1_pperr:1;
-		uint64_t p0_pperr:1;
-		uint64_t g3_rtout:1;
-		uint64_t g2_rtout:1;
-		uint64_t g1_rtout:1;
-		uint64_t g0_rtout:1;
-		uint64_t p3_perr:1;
-		uint64_t p2_perr:1;
-		uint64_t p1_perr:1;
-		uint64_t p0_perr:1;
-		uint64_t p3_rtout:1;
-		uint64_t p2_rtout:1;
-		uint64_t p1_rtout:1;
-		uint64_t p0_rtout:1;
-		uint64_t i3_overf:1;
-		uint64_t i2_overf:1;
-		uint64_t i1_overf:1;
-		uint64_t i0_overf:1;
-		uint64_t i3_rtout:1;
-		uint64_t i2_rtout:1;
-		uint64_t i1_rtout:1;
-		uint64_t i0_rtout:1;
-		uint64_t po3_2sml:1;
-		uint64_t po2_2sml:1;
-		uint64_t po1_2sml:1;
-		uint64_t po0_2sml:1;
-		uint64_t pci_rsl:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} s;
-	struct cvmx_npi_int_enb_cn30xx {
-		uint64_t reserved_62_63:2;
-		uint64_t q1_a_f:1;
-		uint64_t q1_s_e:1;
-		uint64_t pdf_p_f:1;
-		uint64_t pdf_p_e:1;
-		uint64_t pcf_p_f:1;
-		uint64_t pcf_p_e:1;
-		uint64_t rdx_s_e:1;
-		uint64_t rwx_s_e:1;
-		uint64_t pnc_a_f:1;
-		uint64_t pnc_s_e:1;
-		uint64_t com_a_f:1;
-		uint64_t com_s_e:1;
-		uint64_t q3_a_f:1;
-		uint64_t q3_s_e:1;
-		uint64_t q2_a_f:1;
-		uint64_t q2_s_e:1;
-		uint64_t pcr_a_f:1;
-		uint64_t pcr_s_e:1;
-		uint64_t fcr_a_f:1;
-		uint64_t fcr_s_e:1;
-		uint64_t iobdma:1;
-		uint64_t p_dperr:1;
-		uint64_t win_rto:1;
-		uint64_t reserved_36_38:3;
-		uint64_t i0_pperr:1;
-		uint64_t reserved_32_34:3;
-		uint64_t p0_ptout:1;
-		uint64_t reserved_28_30:3;
-		uint64_t p0_pperr:1;
-		uint64_t reserved_24_26:3;
-		uint64_t g0_rtout:1;
-		uint64_t reserved_20_22:3;
-		uint64_t p0_perr:1;
-		uint64_t reserved_16_18:3;
-		uint64_t p0_rtout:1;
-		uint64_t reserved_12_14:3;
-		uint64_t i0_overf:1;
-		uint64_t reserved_8_10:3;
-		uint64_t i0_rtout:1;
-		uint64_t reserved_4_6:3;
-		uint64_t po0_2sml:1;
-		uint64_t pci_rsl:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn30xx;
-	struct cvmx_npi_int_enb_cn31xx {
-		uint64_t reserved_62_63:2;
-		uint64_t q1_a_f:1;
-		uint64_t q1_s_e:1;
-		uint64_t pdf_p_f:1;
-		uint64_t pdf_p_e:1;
-		uint64_t pcf_p_f:1;
-		uint64_t pcf_p_e:1;
-		uint64_t rdx_s_e:1;
-		uint64_t rwx_s_e:1;
-		uint64_t pnc_a_f:1;
-		uint64_t pnc_s_e:1;
-		uint64_t com_a_f:1;
-		uint64_t com_s_e:1;
-		uint64_t q3_a_f:1;
-		uint64_t q3_s_e:1;
-		uint64_t q2_a_f:1;
-		uint64_t q2_s_e:1;
-		uint64_t pcr_a_f:1;
-		uint64_t pcr_s_e:1;
-		uint64_t fcr_a_f:1;
-		uint64_t fcr_s_e:1;
-		uint64_t iobdma:1;
-		uint64_t p_dperr:1;
-		uint64_t win_rto:1;
-		uint64_t reserved_37_38:2;
-		uint64_t i1_pperr:1;
-		uint64_t i0_pperr:1;
-		uint64_t reserved_33_34:2;
-		uint64_t p1_ptout:1;
-		uint64_t p0_ptout:1;
-		uint64_t reserved_29_30:2;
-		uint64_t p1_pperr:1;
-		uint64_t p0_pperr:1;
-		uint64_t reserved_25_26:2;
-		uint64_t g1_rtout:1;
-		uint64_t g0_rtout:1;
-		uint64_t reserved_21_22:2;
-		uint64_t p1_perr:1;
-		uint64_t p0_perr:1;
-		uint64_t reserved_17_18:2;
-		uint64_t p1_rtout:1;
-		uint64_t p0_rtout:1;
-		uint64_t reserved_13_14:2;
-		uint64_t i1_overf:1;
-		uint64_t i0_overf:1;
-		uint64_t reserved_9_10:2;
-		uint64_t i1_rtout:1;
-		uint64_t i0_rtout:1;
-		uint64_t reserved_5_6:2;
-		uint64_t po1_2sml:1;
-		uint64_t po0_2sml:1;
-		uint64_t pci_rsl:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn31xx;
-	struct cvmx_npi_int_enb_s cn38xx;
-	struct cvmx_npi_int_enb_cn38xxp2 {
-		uint64_t reserved_42_63:22;
-		uint64_t iobdma:1;
-		uint64_t p_dperr:1;
-		uint64_t win_rto:1;
-		uint64_t i3_pperr:1;
-		uint64_t i2_pperr:1;
-		uint64_t i1_pperr:1;
-		uint64_t i0_pperr:1;
-		uint64_t p3_ptout:1;
-		uint64_t p2_ptout:1;
-		uint64_t p1_ptout:1;
-		uint64_t p0_ptout:1;
-		uint64_t p3_pperr:1;
-		uint64_t p2_pperr:1;
-		uint64_t p1_pperr:1;
-		uint64_t p0_pperr:1;
-		uint64_t g3_rtout:1;
-		uint64_t g2_rtout:1;
-		uint64_t g1_rtout:1;
-		uint64_t g0_rtout:1;
-		uint64_t p3_perr:1;
-		uint64_t p2_perr:1;
-		uint64_t p1_perr:1;
-		uint64_t p0_perr:1;
-		uint64_t p3_rtout:1;
-		uint64_t p2_rtout:1;
-		uint64_t p1_rtout:1;
-		uint64_t p0_rtout:1;
-		uint64_t i3_overf:1;
-		uint64_t i2_overf:1;
-		uint64_t i1_overf:1;
-		uint64_t i0_overf:1;
-		uint64_t i3_rtout:1;
-		uint64_t i2_rtout:1;
-		uint64_t i1_rtout:1;
-		uint64_t i0_rtout:1;
-		uint64_t po3_2sml:1;
-		uint64_t po2_2sml:1;
-		uint64_t po1_2sml:1;
-		uint64_t po0_2sml:1;
-		uint64_t pci_rsl:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn38xxp2;
-	struct cvmx_npi_int_enb_cn31xx cn50xx;
-	struct cvmx_npi_int_enb_s cn58xx;
-	struct cvmx_npi_int_enb_s cn58xxp1;
-};
-
-union cvmx_npi_int_sum {
-	uint64_t u64;
-	struct cvmx_npi_int_sum_s {
-		uint64_t reserved_62_63:2;
-		uint64_t q1_a_f:1;
-		uint64_t q1_s_e:1;
-		uint64_t pdf_p_f:1;
-		uint64_t pdf_p_e:1;
-		uint64_t pcf_p_f:1;
-		uint64_t pcf_p_e:1;
-		uint64_t rdx_s_e:1;
-		uint64_t rwx_s_e:1;
-		uint64_t pnc_a_f:1;
-		uint64_t pnc_s_e:1;
-		uint64_t com_a_f:1;
-		uint64_t com_s_e:1;
-		uint64_t q3_a_f:1;
-		uint64_t q3_s_e:1;
-		uint64_t q2_a_f:1;
-		uint64_t q2_s_e:1;
-		uint64_t pcr_a_f:1;
-		uint64_t pcr_s_e:1;
-		uint64_t fcr_a_f:1;
-		uint64_t fcr_s_e:1;
-		uint64_t iobdma:1;
-		uint64_t p_dperr:1;
-		uint64_t win_rto:1;
-		uint64_t i3_pperr:1;
-		uint64_t i2_pperr:1;
-		uint64_t i1_pperr:1;
-		uint64_t i0_pperr:1;
-		uint64_t p3_ptout:1;
-		uint64_t p2_ptout:1;
-		uint64_t p1_ptout:1;
-		uint64_t p0_ptout:1;
-		uint64_t p3_pperr:1;
-		uint64_t p2_pperr:1;
-		uint64_t p1_pperr:1;
-		uint64_t p0_pperr:1;
-		uint64_t g3_rtout:1;
-		uint64_t g2_rtout:1;
-		uint64_t g1_rtout:1;
-		uint64_t g0_rtout:1;
-		uint64_t p3_perr:1;
-		uint64_t p2_perr:1;
-		uint64_t p1_perr:1;
-		uint64_t p0_perr:1;
-		uint64_t p3_rtout:1;
-		uint64_t p2_rtout:1;
-		uint64_t p1_rtout:1;
-		uint64_t p0_rtout:1;
-		uint64_t i3_overf:1;
-		uint64_t i2_overf:1;
-		uint64_t i1_overf:1;
-		uint64_t i0_overf:1;
-		uint64_t i3_rtout:1;
-		uint64_t i2_rtout:1;
-		uint64_t i1_rtout:1;
-		uint64_t i0_rtout:1;
-		uint64_t po3_2sml:1;
-		uint64_t po2_2sml:1;
-		uint64_t po1_2sml:1;
-		uint64_t po0_2sml:1;
-		uint64_t pci_rsl:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} s;
-	struct cvmx_npi_int_sum_cn30xx {
-		uint64_t reserved_62_63:2;
-		uint64_t q1_a_f:1;
-		uint64_t q1_s_e:1;
-		uint64_t pdf_p_f:1;
-		uint64_t pdf_p_e:1;
-		uint64_t pcf_p_f:1;
-		uint64_t pcf_p_e:1;
-		uint64_t rdx_s_e:1;
-		uint64_t rwx_s_e:1;
-		uint64_t pnc_a_f:1;
-		uint64_t pnc_s_e:1;
-		uint64_t com_a_f:1;
-		uint64_t com_s_e:1;
-		uint64_t q3_a_f:1;
-		uint64_t q3_s_e:1;
-		uint64_t q2_a_f:1;
-		uint64_t q2_s_e:1;
-		uint64_t pcr_a_f:1;
-		uint64_t pcr_s_e:1;
-		uint64_t fcr_a_f:1;
-		uint64_t fcr_s_e:1;
-		uint64_t iobdma:1;
-		uint64_t p_dperr:1;
-		uint64_t win_rto:1;
-		uint64_t reserved_36_38:3;
-		uint64_t i0_pperr:1;
-		uint64_t reserved_32_34:3;
-		uint64_t p0_ptout:1;
-		uint64_t reserved_28_30:3;
-		uint64_t p0_pperr:1;
-		uint64_t reserved_24_26:3;
-		uint64_t g0_rtout:1;
-		uint64_t reserved_20_22:3;
-		uint64_t p0_perr:1;
-		uint64_t reserved_16_18:3;
-		uint64_t p0_rtout:1;
-		uint64_t reserved_12_14:3;
-		uint64_t i0_overf:1;
-		uint64_t reserved_8_10:3;
-		uint64_t i0_rtout:1;
-		uint64_t reserved_4_6:3;
-		uint64_t po0_2sml:1;
-		uint64_t pci_rsl:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn30xx;
-	struct cvmx_npi_int_sum_cn31xx {
-		uint64_t reserved_62_63:2;
-		uint64_t q1_a_f:1;
-		uint64_t q1_s_e:1;
-		uint64_t pdf_p_f:1;
-		uint64_t pdf_p_e:1;
-		uint64_t pcf_p_f:1;
-		uint64_t pcf_p_e:1;
-		uint64_t rdx_s_e:1;
-		uint64_t rwx_s_e:1;
-		uint64_t pnc_a_f:1;
-		uint64_t pnc_s_e:1;
-		uint64_t com_a_f:1;
-		uint64_t com_s_e:1;
-		uint64_t q3_a_f:1;
-		uint64_t q3_s_e:1;
-		uint64_t q2_a_f:1;
-		uint64_t q2_s_e:1;
-		uint64_t pcr_a_f:1;
-		uint64_t pcr_s_e:1;
-		uint64_t fcr_a_f:1;
-		uint64_t fcr_s_e:1;
-		uint64_t iobdma:1;
-		uint64_t p_dperr:1;
-		uint64_t win_rto:1;
-		uint64_t reserved_37_38:2;
-		uint64_t i1_pperr:1;
-		uint64_t i0_pperr:1;
-		uint64_t reserved_33_34:2;
-		uint64_t p1_ptout:1;
-		uint64_t p0_ptout:1;
-		uint64_t reserved_29_30:2;
-		uint64_t p1_pperr:1;
-		uint64_t p0_pperr:1;
-		uint64_t reserved_25_26:2;
-		uint64_t g1_rtout:1;
-		uint64_t g0_rtout:1;
-		uint64_t reserved_21_22:2;
-		uint64_t p1_perr:1;
-		uint64_t p0_perr:1;
-		uint64_t reserved_17_18:2;
-		uint64_t p1_rtout:1;
-		uint64_t p0_rtout:1;
-		uint64_t reserved_13_14:2;
-		uint64_t i1_overf:1;
-		uint64_t i0_overf:1;
-		uint64_t reserved_9_10:2;
-		uint64_t i1_rtout:1;
-		uint64_t i0_rtout:1;
-		uint64_t reserved_5_6:2;
-		uint64_t po1_2sml:1;
-		uint64_t po0_2sml:1;
-		uint64_t pci_rsl:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn31xx;
-	struct cvmx_npi_int_sum_s cn38xx;
-	struct cvmx_npi_int_sum_cn38xxp2 {
-		uint64_t reserved_42_63:22;
-		uint64_t iobdma:1;
-		uint64_t p_dperr:1;
-		uint64_t win_rto:1;
-		uint64_t i3_pperr:1;
-		uint64_t i2_pperr:1;
-		uint64_t i1_pperr:1;
-		uint64_t i0_pperr:1;
-		uint64_t p3_ptout:1;
-		uint64_t p2_ptout:1;
-		uint64_t p1_ptout:1;
-		uint64_t p0_ptout:1;
-		uint64_t p3_pperr:1;
-		uint64_t p2_pperr:1;
-		uint64_t p1_pperr:1;
-		uint64_t p0_pperr:1;
-		uint64_t g3_rtout:1;
-		uint64_t g2_rtout:1;
-		uint64_t g1_rtout:1;
-		uint64_t g0_rtout:1;
-		uint64_t p3_perr:1;
-		uint64_t p2_perr:1;
-		uint64_t p1_perr:1;
-		uint64_t p0_perr:1;
-		uint64_t p3_rtout:1;
-		uint64_t p2_rtout:1;
-		uint64_t p1_rtout:1;
-		uint64_t p0_rtout:1;
-		uint64_t i3_overf:1;
-		uint64_t i2_overf:1;
-		uint64_t i1_overf:1;
-		uint64_t i0_overf:1;
-		uint64_t i3_rtout:1;
-		uint64_t i2_rtout:1;
-		uint64_t i1_rtout:1;
-		uint64_t i0_rtout:1;
-		uint64_t po3_2sml:1;
-		uint64_t po2_2sml:1;
-		uint64_t po1_2sml:1;
-		uint64_t po0_2sml:1;
-		uint64_t pci_rsl:1;
-		uint64_t rml_wto:1;
-		uint64_t rml_rto:1;
-	} cn38xxp2;
-	struct cvmx_npi_int_sum_cn31xx cn50xx;
-	struct cvmx_npi_int_sum_s cn58xx;
-	struct cvmx_npi_int_sum_s cn58xxp1;
-};
-
-union cvmx_npi_lowp_dbell {
-	uint64_t u64;
-	struct cvmx_npi_lowp_dbell_s {
-		uint64_t reserved_16_63:48;
-		uint64_t dbell:16;
-	} s;
-	struct cvmx_npi_lowp_dbell_s cn30xx;
-	struct cvmx_npi_lowp_dbell_s cn31xx;
-	struct cvmx_npi_lowp_dbell_s cn38xx;
-	struct cvmx_npi_lowp_dbell_s cn38xxp2;
-	struct cvmx_npi_lowp_dbell_s cn50xx;
-	struct cvmx_npi_lowp_dbell_s cn58xx;
-	struct cvmx_npi_lowp_dbell_s cn58xxp1;
-};
-
-union cvmx_npi_lowp_ibuff_saddr {
-	uint64_t u64;
-	struct cvmx_npi_lowp_ibuff_saddr_s {
-		uint64_t reserved_36_63:28;
-		uint64_t saddr:36;
-	} s;
-	struct cvmx_npi_lowp_ibuff_saddr_s cn30xx;
-	struct cvmx_npi_lowp_ibuff_saddr_s cn31xx;
-	struct cvmx_npi_lowp_ibuff_saddr_s cn38xx;
-	struct cvmx_npi_lowp_ibuff_saddr_s cn38xxp2;
-	struct cvmx_npi_lowp_ibuff_saddr_s cn50xx;
-	struct cvmx_npi_lowp_ibuff_saddr_s cn58xx;
-	struct cvmx_npi_lowp_ibuff_saddr_s cn58xxp1;
-};
-
-union cvmx_npi_mem_access_subidx {
-	uint64_t u64;
-	struct cvmx_npi_mem_access_subidx_s {
-		uint64_t reserved_38_63:26;
-		uint64_t shortl:1;
-		uint64_t nmerge:1;
-		uint64_t esr:2;
-		uint64_t esw:2;
-		uint64_t nsr:1;
-		uint64_t nsw:1;
-		uint64_t ror:1;
-		uint64_t row:1;
-		uint64_t ba:28;
-	} s;
-	struct cvmx_npi_mem_access_subidx_s cn30xx;
-	struct cvmx_npi_mem_access_subidx_cn31xx {
-		uint64_t reserved_36_63:28;
-		uint64_t esr:2;
-		uint64_t esw:2;
-		uint64_t nsr:1;
-		uint64_t nsw:1;
-		uint64_t ror:1;
-		uint64_t row:1;
-		uint64_t ba:28;
-	} cn31xx;
-	struct cvmx_npi_mem_access_subidx_s cn38xx;
-	struct cvmx_npi_mem_access_subidx_cn31xx cn38xxp2;
-	struct cvmx_npi_mem_access_subidx_s cn50xx;
-	struct cvmx_npi_mem_access_subidx_s cn58xx;
-	struct cvmx_npi_mem_access_subidx_s cn58xxp1;
-};
-
-union cvmx_npi_msi_rcv {
-	uint64_t u64;
-	struct cvmx_npi_msi_rcv_s {
-		uint64_t int_vec:64;
-	} s;
-	struct cvmx_npi_msi_rcv_s cn30xx;
-	struct cvmx_npi_msi_rcv_s cn31xx;
-	struct cvmx_npi_msi_rcv_s cn38xx;
-	struct cvmx_npi_msi_rcv_s cn38xxp2;
-	struct cvmx_npi_msi_rcv_s cn50xx;
-	struct cvmx_npi_msi_rcv_s cn58xx;
-	struct cvmx_npi_msi_rcv_s cn58xxp1;
-};
-
-union cvmx_npi_num_desc_outputx {
-	uint64_t u64;
-	struct cvmx_npi_num_desc_outputx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t size:32;
-	} s;
-	struct cvmx_npi_num_desc_outputx_s cn30xx;
-	struct cvmx_npi_num_desc_outputx_s cn31xx;
-	struct cvmx_npi_num_desc_outputx_s cn38xx;
-	struct cvmx_npi_num_desc_outputx_s cn38xxp2;
-	struct cvmx_npi_num_desc_outputx_s cn50xx;
-	struct cvmx_npi_num_desc_outputx_s cn58xx;
-	struct cvmx_npi_num_desc_outputx_s cn58xxp1;
-};
-
-union cvmx_npi_output_control {
-	uint64_t u64;
-	struct cvmx_npi_output_control_s {
-		uint64_t reserved_49_63:15;
-		uint64_t pkt_rr:1;
-		uint64_t p3_bmode:1;
-		uint64_t p2_bmode:1;
-		uint64_t p1_bmode:1;
-		uint64_t p0_bmode:1;
-		uint64_t o3_es:2;
-		uint64_t o3_ns:1;
-		uint64_t o3_ro:1;
-		uint64_t o2_es:2;
-		uint64_t o2_ns:1;
-		uint64_t o2_ro:1;
-		uint64_t o1_es:2;
-		uint64_t o1_ns:1;
-		uint64_t o1_ro:1;
-		uint64_t o0_es:2;
-		uint64_t o0_ns:1;
-		uint64_t o0_ro:1;
-		uint64_t o3_csrm:1;
-		uint64_t o2_csrm:1;
-		uint64_t o1_csrm:1;
-		uint64_t o0_csrm:1;
-		uint64_t reserved_20_23:4;
-		uint64_t iptr_o3:1;
-		uint64_t iptr_o2:1;
-		uint64_t iptr_o1:1;
-		uint64_t iptr_o0:1;
-		uint64_t esr_sl3:2;
-		uint64_t nsr_sl3:1;
-		uint64_t ror_sl3:1;
-		uint64_t esr_sl2:2;
-		uint64_t nsr_sl2:1;
-		uint64_t ror_sl2:1;
-		uint64_t esr_sl1:2;
-		uint64_t nsr_sl1:1;
-		uint64_t ror_sl1:1;
-		uint64_t esr_sl0:2;
-		uint64_t nsr_sl0:1;
-		uint64_t ror_sl0:1;
-	} s;
-	struct cvmx_npi_output_control_cn30xx {
-		uint64_t reserved_45_63:19;
-		uint64_t p0_bmode:1;
-		uint64_t reserved_32_43:12;
-		uint64_t o0_es:2;
-		uint64_t o0_ns:1;
-		uint64_t o0_ro:1;
-		uint64_t reserved_25_27:3;
-		uint64_t o0_csrm:1;
-		uint64_t reserved_17_23:7;
-		uint64_t iptr_o0:1;
-		uint64_t reserved_4_15:12;
-		uint64_t esr_sl0:2;
-		uint64_t nsr_sl0:1;
-		uint64_t ror_sl0:1;
-	} cn30xx;
-	struct cvmx_npi_output_control_cn31xx {
-		uint64_t reserved_46_63:18;
-		uint64_t p1_bmode:1;
-		uint64_t p0_bmode:1;
-		uint64_t reserved_36_43:8;
-		uint64_t o1_es:2;
-		uint64_t o1_ns:1;
-		uint64_t o1_ro:1;
-		uint64_t o0_es:2;
-		uint64_t o0_ns:1;
-		uint64_t o0_ro:1;
-		uint64_t reserved_26_27:2;
-		uint64_t o1_csrm:1;
-		uint64_t o0_csrm:1;
-		uint64_t reserved_18_23:6;
-		uint64_t iptr_o1:1;
-		uint64_t iptr_o0:1;
-		uint64_t reserved_8_15:8;
-		uint64_t esr_sl1:2;
-		uint64_t nsr_sl1:1;
-		uint64_t ror_sl1:1;
-		uint64_t esr_sl0:2;
-		uint64_t nsr_sl0:1;
-		uint64_t ror_sl0:1;
-	} cn31xx;
-	struct cvmx_npi_output_control_s cn38xx;
-	struct cvmx_npi_output_control_cn38xxp2 {
-		uint64_t reserved_48_63:16;
-		uint64_t p3_bmode:1;
-		uint64_t p2_bmode:1;
-		uint64_t p1_bmode:1;
-		uint64_t p0_bmode:1;
-		uint64_t o3_es:2;
-		uint64_t o3_ns:1;
-		uint64_t o3_ro:1;
-		uint64_t o2_es:2;
-		uint64_t o2_ns:1;
-		uint64_t o2_ro:1;
-		uint64_t o1_es:2;
-		uint64_t o1_ns:1;
-		uint64_t o1_ro:1;
-		uint64_t o0_es:2;
-		uint64_t o0_ns:1;
-		uint64_t o0_ro:1;
-		uint64_t o3_csrm:1;
-		uint64_t o2_csrm:1;
-		uint64_t o1_csrm:1;
-		uint64_t o0_csrm:1;
-		uint64_t reserved_20_23:4;
-		uint64_t iptr_o3:1;
-		uint64_t iptr_o2:1;
-		uint64_t iptr_o1:1;
-		uint64_t iptr_o0:1;
-		uint64_t esr_sl3:2;
-		uint64_t nsr_sl3:1;
-		uint64_t ror_sl3:1;
-		uint64_t esr_sl2:2;
-		uint64_t nsr_sl2:1;
-		uint64_t ror_sl2:1;
-		uint64_t esr_sl1:2;
-		uint64_t nsr_sl1:1;
-		uint64_t ror_sl1:1;
-		uint64_t esr_sl0:2;
-		uint64_t nsr_sl0:1;
-		uint64_t ror_sl0:1;
-	} cn38xxp2;
-	struct cvmx_npi_output_control_cn50xx {
-		uint64_t reserved_49_63:15;
-		uint64_t pkt_rr:1;
-		uint64_t reserved_46_47:2;
-		uint64_t p1_bmode:1;
-		uint64_t p0_bmode:1;
-		uint64_t reserved_36_43:8;
-		uint64_t o1_es:2;
-		uint64_t o1_ns:1;
-		uint64_t o1_ro:1;
-		uint64_t o0_es:2;
-		uint64_t o0_ns:1;
-		uint64_t o0_ro:1;
-		uint64_t reserved_26_27:2;
-		uint64_t o1_csrm:1;
-		uint64_t o0_csrm:1;
-		uint64_t reserved_18_23:6;
-		uint64_t iptr_o1:1;
-		uint64_t iptr_o0:1;
-		uint64_t reserved_8_15:8;
-		uint64_t esr_sl1:2;
-		uint64_t nsr_sl1:1;
-		uint64_t ror_sl1:1;
-		uint64_t esr_sl0:2;
-		uint64_t nsr_sl0:1;
-		uint64_t ror_sl0:1;
-	} cn50xx;
-	struct cvmx_npi_output_control_s cn58xx;
-	struct cvmx_npi_output_control_s cn58xxp1;
-};
-
-union cvmx_npi_px_dbpair_addr {
-	uint64_t u64;
-	struct cvmx_npi_px_dbpair_addr_s {
-		uint64_t reserved_63_63:1;
-		uint64_t state:2;
-		uint64_t naddr:61;
-	} s;
-	struct cvmx_npi_px_dbpair_addr_s cn30xx;
-	struct cvmx_npi_px_dbpair_addr_s cn31xx;
-	struct cvmx_npi_px_dbpair_addr_s cn38xx;
-	struct cvmx_npi_px_dbpair_addr_s cn38xxp2;
-	struct cvmx_npi_px_dbpair_addr_s cn50xx;
-	struct cvmx_npi_px_dbpair_addr_s cn58xx;
-	struct cvmx_npi_px_dbpair_addr_s cn58xxp1;
-};
-
-union cvmx_npi_px_instr_addr {
-	uint64_t u64;
-	struct cvmx_npi_px_instr_addr_s {
-		uint64_t state:3;
-		uint64_t naddr:61;
-	} s;
-	struct cvmx_npi_px_instr_addr_s cn30xx;
-	struct cvmx_npi_px_instr_addr_s cn31xx;
-	struct cvmx_npi_px_instr_addr_s cn38xx;
-	struct cvmx_npi_px_instr_addr_s cn38xxp2;
-	struct cvmx_npi_px_instr_addr_s cn50xx;
-	struct cvmx_npi_px_instr_addr_s cn58xx;
-	struct cvmx_npi_px_instr_addr_s cn58xxp1;
-};
-
-union cvmx_npi_px_instr_cnts {
-	uint64_t u64;
-	struct cvmx_npi_px_instr_cnts_s {
-		uint64_t reserved_38_63:26;
-		uint64_t fcnt:6;
-		uint64_t avail:32;
-	} s;
-	struct cvmx_npi_px_instr_cnts_s cn30xx;
-	struct cvmx_npi_px_instr_cnts_s cn31xx;
-	struct cvmx_npi_px_instr_cnts_s cn38xx;
-	struct cvmx_npi_px_instr_cnts_s cn38xxp2;
-	struct cvmx_npi_px_instr_cnts_s cn50xx;
-	struct cvmx_npi_px_instr_cnts_s cn58xx;
-	struct cvmx_npi_px_instr_cnts_s cn58xxp1;
-};
-
-union cvmx_npi_px_pair_cnts {
-	uint64_t u64;
-	struct cvmx_npi_px_pair_cnts_s {
-		uint64_t reserved_37_63:27;
-		uint64_t fcnt:5;
-		uint64_t avail:32;
-	} s;
-	struct cvmx_npi_px_pair_cnts_s cn30xx;
-	struct cvmx_npi_px_pair_cnts_s cn31xx;
-	struct cvmx_npi_px_pair_cnts_s cn38xx;
-	struct cvmx_npi_px_pair_cnts_s cn38xxp2;
-	struct cvmx_npi_px_pair_cnts_s cn50xx;
-	struct cvmx_npi_px_pair_cnts_s cn58xx;
-	struct cvmx_npi_px_pair_cnts_s cn58xxp1;
-};
-
-union cvmx_npi_pci_burst_size {
-	uint64_t u64;
-	struct cvmx_npi_pci_burst_size_s {
-		uint64_t reserved_14_63:50;
-		uint64_t wr_brst:7;
-		uint64_t rd_brst:7;
-	} s;
-	struct cvmx_npi_pci_burst_size_s cn30xx;
-	struct cvmx_npi_pci_burst_size_s cn31xx;
-	struct cvmx_npi_pci_burst_size_s cn38xx;
-	struct cvmx_npi_pci_burst_size_s cn38xxp2;
-	struct cvmx_npi_pci_burst_size_s cn50xx;
-	struct cvmx_npi_pci_burst_size_s cn58xx;
-	struct cvmx_npi_pci_burst_size_s cn58xxp1;
-};
-
-union cvmx_npi_pci_int_arb_cfg {
-	uint64_t u64;
-	struct cvmx_npi_pci_int_arb_cfg_s {
-		uint64_t reserved_13_63:51;
-		uint64_t hostmode:1;
-		uint64_t pci_ovr:4;
-		uint64_t reserved_5_7:3;
-		uint64_t en:1;
-		uint64_t park_mod:1;
-		uint64_t park_dev:3;
-	} s;
-	struct cvmx_npi_pci_int_arb_cfg_cn30xx {
-		uint64_t reserved_5_63:59;
-		uint64_t en:1;
-		uint64_t park_mod:1;
-		uint64_t park_dev:3;
-	} cn30xx;
-	struct cvmx_npi_pci_int_arb_cfg_cn30xx cn31xx;
-	struct cvmx_npi_pci_int_arb_cfg_cn30xx cn38xx;
-	struct cvmx_npi_pci_int_arb_cfg_cn30xx cn38xxp2;
-	struct cvmx_npi_pci_int_arb_cfg_s cn50xx;
-	struct cvmx_npi_pci_int_arb_cfg_s cn58xx;
-	struct cvmx_npi_pci_int_arb_cfg_s cn58xxp1;
-};
-
-union cvmx_npi_pci_read_cmd {
-	uint64_t u64;
-	struct cvmx_npi_pci_read_cmd_s {
-		uint64_t reserved_11_63:53;
-		uint64_t cmd_size:11;
-	} s;
-	struct cvmx_npi_pci_read_cmd_s cn30xx;
-	struct cvmx_npi_pci_read_cmd_s cn31xx;
-	struct cvmx_npi_pci_read_cmd_s cn38xx;
-	struct cvmx_npi_pci_read_cmd_s cn38xxp2;
-	struct cvmx_npi_pci_read_cmd_s cn50xx;
-	struct cvmx_npi_pci_read_cmd_s cn58xx;
-	struct cvmx_npi_pci_read_cmd_s cn58xxp1;
-};
-
-union cvmx_npi_port32_instr_hdr {
-	uint64_t u64;
-	struct cvmx_npi_port32_instr_hdr_s {
-		uint64_t reserved_44_63:20;
-		uint64_t pbp:1;
-		uint64_t rsv_f:5;
-		uint64_t rparmode:2;
-		uint64_t rsv_e:1;
-		uint64_t rskp_len:7;
-		uint64_t rsv_d:6;
-		uint64_t use_ihdr:1;
-		uint64_t rsv_c:5;
-		uint64_t par_mode:2;
-		uint64_t rsv_b:1;
-		uint64_t skp_len:7;
-		uint64_t rsv_a:6;
-	} s;
-	struct cvmx_npi_port32_instr_hdr_s cn30xx;
-	struct cvmx_npi_port32_instr_hdr_s cn31xx;
-	struct cvmx_npi_port32_instr_hdr_s cn38xx;
-	struct cvmx_npi_port32_instr_hdr_s cn38xxp2;
-	struct cvmx_npi_port32_instr_hdr_s cn50xx;
-	struct cvmx_npi_port32_instr_hdr_s cn58xx;
-	struct cvmx_npi_port32_instr_hdr_s cn58xxp1;
-};
-
-union cvmx_npi_port33_instr_hdr {
-	uint64_t u64;
-	struct cvmx_npi_port33_instr_hdr_s {
-		uint64_t reserved_44_63:20;
-		uint64_t pbp:1;
-		uint64_t rsv_f:5;
-		uint64_t rparmode:2;
-		uint64_t rsv_e:1;
-		uint64_t rskp_len:7;
-		uint64_t rsv_d:6;
-		uint64_t use_ihdr:1;
-		uint64_t rsv_c:5;
-		uint64_t par_mode:2;
-		uint64_t rsv_b:1;
-		uint64_t skp_len:7;
-		uint64_t rsv_a:6;
-	} s;
-	struct cvmx_npi_port33_instr_hdr_s cn31xx;
-	struct cvmx_npi_port33_instr_hdr_s cn38xx;
-	struct cvmx_npi_port33_instr_hdr_s cn38xxp2;
-	struct cvmx_npi_port33_instr_hdr_s cn50xx;
-	struct cvmx_npi_port33_instr_hdr_s cn58xx;
-	struct cvmx_npi_port33_instr_hdr_s cn58xxp1;
-};
-
-union cvmx_npi_port34_instr_hdr {
-	uint64_t u64;
-	struct cvmx_npi_port34_instr_hdr_s {
-		uint64_t reserved_44_63:20;
-		uint64_t pbp:1;
-		uint64_t rsv_f:5;
-		uint64_t rparmode:2;
-		uint64_t rsv_e:1;
-		uint64_t rskp_len:7;
-		uint64_t rsv_d:6;
-		uint64_t use_ihdr:1;
-		uint64_t rsv_c:5;
-		uint64_t par_mode:2;
-		uint64_t rsv_b:1;
-		uint64_t skp_len:7;
-		uint64_t rsv_a:6;
-	} s;
-	struct cvmx_npi_port34_instr_hdr_s cn38xx;
-	struct cvmx_npi_port34_instr_hdr_s cn38xxp2;
-	struct cvmx_npi_port34_instr_hdr_s cn58xx;
-	struct cvmx_npi_port34_instr_hdr_s cn58xxp1;
-};
-
-union cvmx_npi_port35_instr_hdr {
-	uint64_t u64;
-	struct cvmx_npi_port35_instr_hdr_s {
-		uint64_t reserved_44_63:20;
-		uint64_t pbp:1;
-		uint64_t rsv_f:5;
-		uint64_t rparmode:2;
-		uint64_t rsv_e:1;
-		uint64_t rskp_len:7;
-		uint64_t rsv_d:6;
-		uint64_t use_ihdr:1;
-		uint64_t rsv_c:5;
-		uint64_t par_mode:2;
-		uint64_t rsv_b:1;
-		uint64_t skp_len:7;
-		uint64_t rsv_a:6;
-	} s;
-	struct cvmx_npi_port35_instr_hdr_s cn38xx;
-	struct cvmx_npi_port35_instr_hdr_s cn38xxp2;
-	struct cvmx_npi_port35_instr_hdr_s cn58xx;
-	struct cvmx_npi_port35_instr_hdr_s cn58xxp1;
-};
-
-union cvmx_npi_port_bp_control {
-	uint64_t u64;
-	struct cvmx_npi_port_bp_control_s {
-		uint64_t reserved_8_63:56;
-		uint64_t bp_on:4;
-		uint64_t enb:4;
-	} s;
-	struct cvmx_npi_port_bp_control_s cn30xx;
-	struct cvmx_npi_port_bp_control_s cn31xx;
-	struct cvmx_npi_port_bp_control_s cn38xx;
-	struct cvmx_npi_port_bp_control_s cn38xxp2;
-	struct cvmx_npi_port_bp_control_s cn50xx;
-	struct cvmx_npi_port_bp_control_s cn58xx;
-	struct cvmx_npi_port_bp_control_s cn58xxp1;
-};
-
-union cvmx_npi_rsl_int_blocks {
-	uint64_t u64;
-	struct cvmx_npi_rsl_int_blocks_s {
-		uint64_t reserved_32_63:32;
-		uint64_t rint_31:1;
-		uint64_t iob:1;
-		uint64_t reserved_28_29:2;
-		uint64_t rint_27:1;
-		uint64_t rint_26:1;
-		uint64_t rint_25:1;
-		uint64_t rint_24:1;
-		uint64_t asx1:1;
-		uint64_t asx0:1;
-		uint64_t rint_21:1;
-		uint64_t pip:1;
-		uint64_t spx1:1;
-		uint64_t spx0:1;
-		uint64_t lmc:1;
-		uint64_t l2c:1;
-		uint64_t rint_15:1;
-		uint64_t reserved_13_14:2;
-		uint64_t pow:1;
-		uint64_t tim:1;
-		uint64_t pko:1;
-		uint64_t ipd:1;
-		uint64_t rint_8:1;
-		uint64_t zip:1;
-		uint64_t dfa:1;
-		uint64_t fpa:1;
-		uint64_t key:1;
-		uint64_t npi:1;
-		uint64_t gmx1:1;
-		uint64_t gmx0:1;
-		uint64_t mio:1;
-	} s;
-	struct cvmx_npi_rsl_int_blocks_cn30xx {
-		uint64_t reserved_32_63:32;
-		uint64_t rint_31:1;
-		uint64_t iob:1;
-		uint64_t rint_29:1;
-		uint64_t rint_28:1;
-		uint64_t rint_27:1;
-		uint64_t rint_26:1;
-		uint64_t rint_25:1;
-		uint64_t rint_24:1;
-		uint64_t asx1:1;
-		uint64_t asx0:1;
-		uint64_t rint_21:1;
-		uint64_t pip:1;
-		uint64_t spx1:1;
-		uint64_t spx0:1;
-		uint64_t lmc:1;
-		uint64_t l2c:1;
-		uint64_t rint_15:1;
-		uint64_t rint_14:1;
-		uint64_t usb:1;
-		uint64_t pow:1;
-		uint64_t tim:1;
-		uint64_t pko:1;
-		uint64_t ipd:1;
-		uint64_t rint_8:1;
-		uint64_t zip:1;
-		uint64_t dfa:1;
-		uint64_t fpa:1;
-		uint64_t key:1;
-		uint64_t npi:1;
-		uint64_t gmx1:1;
-		uint64_t gmx0:1;
-		uint64_t mio:1;
-	} cn30xx;
-	struct cvmx_npi_rsl_int_blocks_cn30xx cn31xx;
-	struct cvmx_npi_rsl_int_blocks_cn38xx {
-		uint64_t reserved_32_63:32;
-		uint64_t rint_31:1;
-		uint64_t iob:1;
-		uint64_t rint_29:1;
-		uint64_t rint_28:1;
-		uint64_t rint_27:1;
-		uint64_t rint_26:1;
-		uint64_t rint_25:1;
-		uint64_t rint_24:1;
-		uint64_t asx1:1;
-		uint64_t asx0:1;
-		uint64_t rint_21:1;
-		uint64_t pip:1;
-		uint64_t spx1:1;
-		uint64_t spx0:1;
-		uint64_t lmc:1;
-		uint64_t l2c:1;
-		uint64_t rint_15:1;
-		uint64_t rint_14:1;
-		uint64_t rint_13:1;
-		uint64_t pow:1;
-		uint64_t tim:1;
-		uint64_t pko:1;
-		uint64_t ipd:1;
-		uint64_t rint_8:1;
-		uint64_t zip:1;
-		uint64_t dfa:1;
-		uint64_t fpa:1;
-		uint64_t key:1;
-		uint64_t npi:1;
-		uint64_t gmx1:1;
-		uint64_t gmx0:1;
-		uint64_t mio:1;
-	} cn38xx;
-	struct cvmx_npi_rsl_int_blocks_cn38xx cn38xxp2;
-	struct cvmx_npi_rsl_int_blocks_cn50xx {
-		uint64_t reserved_31_63:33;
-		uint64_t iob:1;
-		uint64_t lmc1:1;
-		uint64_t agl:1;
-		uint64_t reserved_24_27:4;
-		uint64_t asx1:1;
-		uint64_t asx0:1;
-		uint64_t reserved_21_21:1;
-		uint64_t pip:1;
-		uint64_t spx1:1;
-		uint64_t spx0:1;
-		uint64_t lmc:1;
-		uint64_t l2c:1;
-		uint64_t reserved_15_15:1;
-		uint64_t rad:1;
-		uint64_t usb:1;
-		uint64_t pow:1;
-		uint64_t tim:1;
-		uint64_t pko:1;
-		uint64_t ipd:1;
-		uint64_t reserved_8_8:1;
-		uint64_t zip:1;
-		uint64_t dfa:1;
-		uint64_t fpa:1;
-		uint64_t key:1;
-		uint64_t npi:1;
-		uint64_t gmx1:1;
-		uint64_t gmx0:1;
-		uint64_t mio:1;
-	} cn50xx;
-	struct cvmx_npi_rsl_int_blocks_cn38xx cn58xx;
-	struct cvmx_npi_rsl_int_blocks_cn38xx cn58xxp1;
-};
-
-union cvmx_npi_size_inputx {
-	uint64_t u64;
-	struct cvmx_npi_size_inputx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t size:32;
-	} s;
-	struct cvmx_npi_size_inputx_s cn30xx;
-	struct cvmx_npi_size_inputx_s cn31xx;
-	struct cvmx_npi_size_inputx_s cn38xx;
-	struct cvmx_npi_size_inputx_s cn38xxp2;
-	struct cvmx_npi_size_inputx_s cn50xx;
-	struct cvmx_npi_size_inputx_s cn58xx;
-	struct cvmx_npi_size_inputx_s cn58xxp1;
-};
-
-union cvmx_npi_win_read_to {
-	uint64_t u64;
-	struct cvmx_npi_win_read_to_s {
-		uint64_t reserved_32_63:32;
-		uint64_t time:32;
-	} s;
-	struct cvmx_npi_win_read_to_s cn30xx;
-	struct cvmx_npi_win_read_to_s cn31xx;
-	struct cvmx_npi_win_read_to_s cn38xx;
-	struct cvmx_npi_win_read_to_s cn38xxp2;
-	struct cvmx_npi_win_read_to_s cn50xx;
-	struct cvmx_npi_win_read_to_s cn58xx;
-	struct cvmx_npi_win_read_to_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-packet.h b/arch/mips/include/asm/octeon/cvmx-packet.h
deleted file mode 100644
index 38aefa1..0000000
--- a/arch/mips/include/asm/octeon/cvmx-packet.h
+++ /dev/null
@@ -1,61 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- * Packet buffer defines.
- */
-
-#ifndef __CVMX_PACKET_H__
-#define __CVMX_PACKET_H__
-
-/**
- * This structure defines a buffer pointer on Octeon
- */
-union cvmx_buf_ptr {
-	void *ptr;
-	uint64_t u64;
-	struct {
-		/* if set, invert the "free" pick of the overall
-		 * packet. HW always sets this bit to 0 on inbound
-		 * packet */
-		uint64_t i:1;
-
-		/* Indicates the amount to back up to get to the
-		 * buffer start in cache lines. In most cases this is
-		 * less than one complete cache line, so the value is
-		 * zero */
-		uint64_t back:4;
-		/* The pool that the buffer came from / goes to */
-		uint64_t pool:3;
-		/* The size of the segment pointed to by addr (in bytes) */
-		uint64_t size:16;
-		/* Pointer to the first byte of the data, NOT buffer */
-		uint64_t addr:40;
-	} s;
-};
-
-#endif /*  __CVMX_PACKET_H__ */
diff --git a/arch/mips/include/asm/octeon/cvmx-pci-defs.h b/arch/mips/include/asm/octeon/cvmx-pci-defs.h
deleted file mode 100644
index 90f8d65..0000000
--- a/arch/mips/include/asm/octeon/cvmx-pci-defs.h
+++ /dev/null
@@ -1,1645 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_PCI_DEFS_H__
-#define __CVMX_PCI_DEFS_H__
-
-#define CVMX_PCI_BAR1_INDEXX(offset) \
-	 (0x0000000000000100ull + (((offset) & 31) * 4))
-#define CVMX_PCI_BIST_REG \
-	 (0x00000000000001C0ull)
-#define CVMX_PCI_CFG00 \
-	 (0x0000000000000000ull)
-#define CVMX_PCI_CFG01 \
-	 (0x0000000000000004ull)
-#define CVMX_PCI_CFG02 \
-	 (0x0000000000000008ull)
-#define CVMX_PCI_CFG03 \
-	 (0x000000000000000Cull)
-#define CVMX_PCI_CFG04 \
-	 (0x0000000000000010ull)
-#define CVMX_PCI_CFG05 \
-	 (0x0000000000000014ull)
-#define CVMX_PCI_CFG06 \
-	 (0x0000000000000018ull)
-#define CVMX_PCI_CFG07 \
-	 (0x000000000000001Cull)
-#define CVMX_PCI_CFG08 \
-	 (0x0000000000000020ull)
-#define CVMX_PCI_CFG09 \
-	 (0x0000000000000024ull)
-#define CVMX_PCI_CFG10 \
-	 (0x0000000000000028ull)
-#define CVMX_PCI_CFG11 \
-	 (0x000000000000002Cull)
-#define CVMX_PCI_CFG12 \
-	 (0x0000000000000030ull)
-#define CVMX_PCI_CFG13 \
-	 (0x0000000000000034ull)
-#define CVMX_PCI_CFG15 \
-	 (0x000000000000003Cull)
-#define CVMX_PCI_CFG16 \
-	 (0x0000000000000040ull)
-#define CVMX_PCI_CFG17 \
-	 (0x0000000000000044ull)
-#define CVMX_PCI_CFG18 \
-	 (0x0000000000000048ull)
-#define CVMX_PCI_CFG19 \
-	 (0x000000000000004Cull)
-#define CVMX_PCI_CFG20 \
-	 (0x0000000000000050ull)
-#define CVMX_PCI_CFG21 \
-	 (0x0000000000000054ull)
-#define CVMX_PCI_CFG22 \
-	 (0x0000000000000058ull)
-#define CVMX_PCI_CFG56 \
-	 (0x00000000000000E0ull)
-#define CVMX_PCI_CFG57 \
-	 (0x00000000000000E4ull)
-#define CVMX_PCI_CFG58 \
-	 (0x00000000000000E8ull)
-#define CVMX_PCI_CFG59 \
-	 (0x00000000000000ECull)
-#define CVMX_PCI_CFG60 \
-	 (0x00000000000000F0ull)
-#define CVMX_PCI_CFG61 \
-	 (0x00000000000000F4ull)
-#define CVMX_PCI_CFG62 \
-	 (0x00000000000000F8ull)
-#define CVMX_PCI_CFG63 \
-	 (0x00000000000000FCull)
-#define CVMX_PCI_CNT_REG \
-	 (0x00000000000001B8ull)
-#define CVMX_PCI_CTL_STATUS_2 \
-	 (0x000000000000018Cull)
-#define CVMX_PCI_DBELL_0 \
-	 (0x0000000000000080ull)
-#define CVMX_PCI_DBELL_1 \
-	 (0x0000000000000088ull)
-#define CVMX_PCI_DBELL_2 \
-	 (0x0000000000000090ull)
-#define CVMX_PCI_DBELL_3 \
-	 (0x0000000000000098ull)
-#define CVMX_PCI_DBELL_X(offset) \
-	 (0x0000000000000080ull + (((offset) & 3) * 8))
-#define CVMX_PCI_DMA_CNT0 \
-	 (0x00000000000000A0ull)
-#define CVMX_PCI_DMA_CNT1 \
-	 (0x00000000000000A8ull)
-#define CVMX_PCI_DMA_CNTX(offset) \
-	 (0x00000000000000A0ull + (((offset) & 1) * 8))
-#define CVMX_PCI_DMA_INT_LEV0 \
-	 (0x00000000000000A4ull)
-#define CVMX_PCI_DMA_INT_LEV1 \
-	 (0x00000000000000ACull)
-#define CVMX_PCI_DMA_INT_LEVX(offset) \
-	 (0x00000000000000A4ull + (((offset) & 1) * 8))
-#define CVMX_PCI_DMA_TIME0 \
-	 (0x00000000000000B0ull)
-#define CVMX_PCI_DMA_TIME1 \
-	 (0x00000000000000B4ull)
-#define CVMX_PCI_DMA_TIMEX(offset) \
-	 (0x00000000000000B0ull + (((offset) & 1) * 4))
-#define CVMX_PCI_INSTR_COUNT0 \
-	 (0x0000000000000084ull)
-#define CVMX_PCI_INSTR_COUNT1 \
-	 (0x000000000000008Cull)
-#define CVMX_PCI_INSTR_COUNT2 \
-	 (0x0000000000000094ull)
-#define CVMX_PCI_INSTR_COUNT3 \
-	 (0x000000000000009Cull)
-#define CVMX_PCI_INSTR_COUNTX(offset) \
-	 (0x0000000000000084ull + (((offset) & 3) * 8))
-#define CVMX_PCI_INT_ENB \
-	 (0x0000000000000038ull)
-#define CVMX_PCI_INT_ENB2 \
-	 (0x00000000000001A0ull)
-#define CVMX_PCI_INT_SUM \
-	 (0x0000000000000030ull)
-#define CVMX_PCI_INT_SUM2 \
-	 (0x0000000000000198ull)
-#define CVMX_PCI_MSI_RCV \
-	 (0x00000000000000F0ull)
-#define CVMX_PCI_PKTS_SENT0 \
-	 (0x0000000000000040ull)
-#define CVMX_PCI_PKTS_SENT1 \
-	 (0x0000000000000050ull)
-#define CVMX_PCI_PKTS_SENT2 \
-	 (0x0000000000000060ull)
-#define CVMX_PCI_PKTS_SENT3 \
-	 (0x0000000000000070ull)
-#define CVMX_PCI_PKTS_SENTX(offset) \
-	 (0x0000000000000040ull + (((offset) & 3) * 16))
-#define CVMX_PCI_PKTS_SENT_INT_LEV0 \
-	 (0x0000000000000048ull)
-#define CVMX_PCI_PKTS_SENT_INT_LEV1 \
-	 (0x0000000000000058ull)
-#define CVMX_PCI_PKTS_SENT_INT_LEV2 \
-	 (0x0000000000000068ull)
-#define CVMX_PCI_PKTS_SENT_INT_LEV3 \
-	 (0x0000000000000078ull)
-#define CVMX_PCI_PKTS_SENT_INT_LEVX(offset) \
-	 (0x0000000000000048ull + (((offset) & 3) * 16))
-#define CVMX_PCI_PKTS_SENT_TIME0 \
-	 (0x000000000000004Cull)
-#define CVMX_PCI_PKTS_SENT_TIME1 \
-	 (0x000000000000005Cull)
-#define CVMX_PCI_PKTS_SENT_TIME2 \
-	 (0x000000000000006Cull)
-#define CVMX_PCI_PKTS_SENT_TIME3 \
-	 (0x000000000000007Cull)
-#define CVMX_PCI_PKTS_SENT_TIMEX(offset) \
-	 (0x000000000000004Cull + (((offset) & 3) * 16))
-#define CVMX_PCI_PKT_CREDITS0 \
-	 (0x0000000000000044ull)
-#define CVMX_PCI_PKT_CREDITS1 \
-	 (0x0000000000000054ull)
-#define CVMX_PCI_PKT_CREDITS2 \
-	 (0x0000000000000064ull)
-#define CVMX_PCI_PKT_CREDITS3 \
-	 (0x0000000000000074ull)
-#define CVMX_PCI_PKT_CREDITSX(offset) \
-	 (0x0000000000000044ull + (((offset) & 3) * 16))
-#define CVMX_PCI_READ_CMD_6 \
-	 (0x0000000000000180ull)
-#define CVMX_PCI_READ_CMD_C \
-	 (0x0000000000000184ull)
-#define CVMX_PCI_READ_CMD_E \
-	 (0x0000000000000188ull)
-#define CVMX_PCI_READ_TIMEOUT \
-	 CVMX_ADD_IO_SEG(0x00011F00000000B0ull)
-#define CVMX_PCI_SCM_REG \
-	 (0x00000000000001A8ull)
-#define CVMX_PCI_TSR_REG \
-	 (0x00000000000001B0ull)
-#define CVMX_PCI_WIN_RD_ADDR \
-	 (0x0000000000000008ull)
-#define CVMX_PCI_WIN_RD_DATA \
-	 (0x0000000000000020ull)
-#define CVMX_PCI_WIN_WR_ADDR \
-	 (0x0000000000000000ull)
-#define CVMX_PCI_WIN_WR_DATA \
-	 (0x0000000000000010ull)
-#define CVMX_PCI_WIN_WR_MASK \
-	 (0x0000000000000018ull)
-
-union cvmx_pci_bar1_indexx {
-	uint32_t u32;
-	struct cvmx_pci_bar1_indexx_s {
-		uint32_t reserved_18_31:14;
-		uint32_t addr_idx:14;
-		uint32_t ca:1;
-		uint32_t end_swp:2;
-		uint32_t addr_v:1;
-	} s;
-	struct cvmx_pci_bar1_indexx_s cn30xx;
-	struct cvmx_pci_bar1_indexx_s cn31xx;
-	struct cvmx_pci_bar1_indexx_s cn38xx;
-	struct cvmx_pci_bar1_indexx_s cn38xxp2;
-	struct cvmx_pci_bar1_indexx_s cn50xx;
-	struct cvmx_pci_bar1_indexx_s cn58xx;
-	struct cvmx_pci_bar1_indexx_s cn58xxp1;
-};
-
-union cvmx_pci_bist_reg {
-	uint64_t u64;
-	struct cvmx_pci_bist_reg_s {
-		uint64_t reserved_10_63:54;
-		uint64_t rsp_bs:1;
-		uint64_t dma0_bs:1;
-		uint64_t cmd0_bs:1;
-		uint64_t cmd_bs:1;
-		uint64_t csr2p_bs:1;
-		uint64_t csrr_bs:1;
-		uint64_t rsp2p_bs:1;
-		uint64_t csr2n_bs:1;
-		uint64_t dat2n_bs:1;
-		uint64_t dbg2n_bs:1;
-	} s;
-	struct cvmx_pci_bist_reg_s cn50xx;
-};
-
-union cvmx_pci_cfg00 {
-	uint32_t u32;
-	struct cvmx_pci_cfg00_s {
-		uint32_t devid:16;
-		uint32_t vendid:16;
-	} s;
-	struct cvmx_pci_cfg00_s cn30xx;
-	struct cvmx_pci_cfg00_s cn31xx;
-	struct cvmx_pci_cfg00_s cn38xx;
-	struct cvmx_pci_cfg00_s cn38xxp2;
-	struct cvmx_pci_cfg00_s cn50xx;
-	struct cvmx_pci_cfg00_s cn58xx;
-	struct cvmx_pci_cfg00_s cn58xxp1;
-};
-
-union cvmx_pci_cfg01 {
-	uint32_t u32;
-	struct cvmx_pci_cfg01_s {
-		uint32_t dpe:1;
-		uint32_t sse:1;
-		uint32_t rma:1;
-		uint32_t rta:1;
-		uint32_t sta:1;
-		uint32_t devt:2;
-		uint32_t mdpe:1;
-		uint32_t fbb:1;
-		uint32_t reserved_22_22:1;
-		uint32_t m66:1;
-		uint32_t cle:1;
-		uint32_t i_stat:1;
-		uint32_t reserved_11_18:8;
-		uint32_t i_dis:1;
-		uint32_t fbbe:1;
-		uint32_t see:1;
-		uint32_t ads:1;
-		uint32_t pee:1;
-		uint32_t vps:1;
-		uint32_t mwice:1;
-		uint32_t scse:1;
-		uint32_t me:1;
-		uint32_t msae:1;
-		uint32_t isae:1;
-	} s;
-	struct cvmx_pci_cfg01_s cn30xx;
-	struct cvmx_pci_cfg01_s cn31xx;
-	struct cvmx_pci_cfg01_s cn38xx;
-	struct cvmx_pci_cfg01_s cn38xxp2;
-	struct cvmx_pci_cfg01_s cn50xx;
-	struct cvmx_pci_cfg01_s cn58xx;
-	struct cvmx_pci_cfg01_s cn58xxp1;
-};
-
-union cvmx_pci_cfg02 {
-	uint32_t u32;
-	struct cvmx_pci_cfg02_s {
-		uint32_t cc:24;
-		uint32_t rid:8;
-	} s;
-	struct cvmx_pci_cfg02_s cn30xx;
-	struct cvmx_pci_cfg02_s cn31xx;
-	struct cvmx_pci_cfg02_s cn38xx;
-	struct cvmx_pci_cfg02_s cn38xxp2;
-	struct cvmx_pci_cfg02_s cn50xx;
-	struct cvmx_pci_cfg02_s cn58xx;
-	struct cvmx_pci_cfg02_s cn58xxp1;
-};
-
-union cvmx_pci_cfg03 {
-	uint32_t u32;
-	struct cvmx_pci_cfg03_s {
-		uint32_t bcap:1;
-		uint32_t brb:1;
-		uint32_t reserved_28_29:2;
-		uint32_t bcod:4;
-		uint32_t ht:8;
-		uint32_t lt:8;
-		uint32_t cls:8;
-	} s;
-	struct cvmx_pci_cfg03_s cn30xx;
-	struct cvmx_pci_cfg03_s cn31xx;
-	struct cvmx_pci_cfg03_s cn38xx;
-	struct cvmx_pci_cfg03_s cn38xxp2;
-	struct cvmx_pci_cfg03_s cn50xx;
-	struct cvmx_pci_cfg03_s cn58xx;
-	struct cvmx_pci_cfg03_s cn58xxp1;
-};
-
-union cvmx_pci_cfg04 {
-	uint32_t u32;
-	struct cvmx_pci_cfg04_s {
-		uint32_t lbase:20;
-		uint32_t lbasez:8;
-		uint32_t pf:1;
-		uint32_t typ:2;
-		uint32_t mspc:1;
-	} s;
-	struct cvmx_pci_cfg04_s cn30xx;
-	struct cvmx_pci_cfg04_s cn31xx;
-	struct cvmx_pci_cfg04_s cn38xx;
-	struct cvmx_pci_cfg04_s cn38xxp2;
-	struct cvmx_pci_cfg04_s cn50xx;
-	struct cvmx_pci_cfg04_s cn58xx;
-	struct cvmx_pci_cfg04_s cn58xxp1;
-};
-
-union cvmx_pci_cfg05 {
-	uint32_t u32;
-	struct cvmx_pci_cfg05_s {
-		uint32_t hbase:32;
-	} s;
-	struct cvmx_pci_cfg05_s cn30xx;
-	struct cvmx_pci_cfg05_s cn31xx;
-	struct cvmx_pci_cfg05_s cn38xx;
-	struct cvmx_pci_cfg05_s cn38xxp2;
-	struct cvmx_pci_cfg05_s cn50xx;
-	struct cvmx_pci_cfg05_s cn58xx;
-	struct cvmx_pci_cfg05_s cn58xxp1;
-};
-
-union cvmx_pci_cfg06 {
-	uint32_t u32;
-	struct cvmx_pci_cfg06_s {
-		uint32_t lbase:5;
-		uint32_t lbasez:23;
-		uint32_t pf:1;
-		uint32_t typ:2;
-		uint32_t mspc:1;
-	} s;
-	struct cvmx_pci_cfg06_s cn30xx;
-	struct cvmx_pci_cfg06_s cn31xx;
-	struct cvmx_pci_cfg06_s cn38xx;
-	struct cvmx_pci_cfg06_s cn38xxp2;
-	struct cvmx_pci_cfg06_s cn50xx;
-	struct cvmx_pci_cfg06_s cn58xx;
-	struct cvmx_pci_cfg06_s cn58xxp1;
-};
-
-union cvmx_pci_cfg07 {
-	uint32_t u32;
-	struct cvmx_pci_cfg07_s {
-		uint32_t hbase:32;
-	} s;
-	struct cvmx_pci_cfg07_s cn30xx;
-	struct cvmx_pci_cfg07_s cn31xx;
-	struct cvmx_pci_cfg07_s cn38xx;
-	struct cvmx_pci_cfg07_s cn38xxp2;
-	struct cvmx_pci_cfg07_s cn50xx;
-	struct cvmx_pci_cfg07_s cn58xx;
-	struct cvmx_pci_cfg07_s cn58xxp1;
-};
-
-union cvmx_pci_cfg08 {
-	uint32_t u32;
-	struct cvmx_pci_cfg08_s {
-		uint32_t lbasez:28;
-		uint32_t pf:1;
-		uint32_t typ:2;
-		uint32_t mspc:1;
-	} s;
-	struct cvmx_pci_cfg08_s cn30xx;
-	struct cvmx_pci_cfg08_s cn31xx;
-	struct cvmx_pci_cfg08_s cn38xx;
-	struct cvmx_pci_cfg08_s cn38xxp2;
-	struct cvmx_pci_cfg08_s cn50xx;
-	struct cvmx_pci_cfg08_s cn58xx;
-	struct cvmx_pci_cfg08_s cn58xxp1;
-};
-
-union cvmx_pci_cfg09 {
-	uint32_t u32;
-	struct cvmx_pci_cfg09_s {
-		uint32_t hbase:25;
-		uint32_t hbasez:7;
-	} s;
-	struct cvmx_pci_cfg09_s cn30xx;
-	struct cvmx_pci_cfg09_s cn31xx;
-	struct cvmx_pci_cfg09_s cn38xx;
-	struct cvmx_pci_cfg09_s cn38xxp2;
-	struct cvmx_pci_cfg09_s cn50xx;
-	struct cvmx_pci_cfg09_s cn58xx;
-	struct cvmx_pci_cfg09_s cn58xxp1;
-};
-
-union cvmx_pci_cfg10 {
-	uint32_t u32;
-	struct cvmx_pci_cfg10_s {
-		uint32_t cisp:32;
-	} s;
-	struct cvmx_pci_cfg10_s cn30xx;
-	struct cvmx_pci_cfg10_s cn31xx;
-	struct cvmx_pci_cfg10_s cn38xx;
-	struct cvmx_pci_cfg10_s cn38xxp2;
-	struct cvmx_pci_cfg10_s cn50xx;
-	struct cvmx_pci_cfg10_s cn58xx;
-	struct cvmx_pci_cfg10_s cn58xxp1;
-};
-
-union cvmx_pci_cfg11 {
-	uint32_t u32;
-	struct cvmx_pci_cfg11_s {
-		uint32_t ssid:16;
-		uint32_t ssvid:16;
-	} s;
-	struct cvmx_pci_cfg11_s cn30xx;
-	struct cvmx_pci_cfg11_s cn31xx;
-	struct cvmx_pci_cfg11_s cn38xx;
-	struct cvmx_pci_cfg11_s cn38xxp2;
-	struct cvmx_pci_cfg11_s cn50xx;
-	struct cvmx_pci_cfg11_s cn58xx;
-	struct cvmx_pci_cfg11_s cn58xxp1;
-};
-
-union cvmx_pci_cfg12 {
-	uint32_t u32;
-	struct cvmx_pci_cfg12_s {
-		uint32_t erbar:16;
-		uint32_t erbarz:5;
-		uint32_t reserved_1_10:10;
-		uint32_t erbar_en:1;
-	} s;
-	struct cvmx_pci_cfg12_s cn30xx;
-	struct cvmx_pci_cfg12_s cn31xx;
-	struct cvmx_pci_cfg12_s cn38xx;
-	struct cvmx_pci_cfg12_s cn38xxp2;
-	struct cvmx_pci_cfg12_s cn50xx;
-	struct cvmx_pci_cfg12_s cn58xx;
-	struct cvmx_pci_cfg12_s cn58xxp1;
-};
-
-union cvmx_pci_cfg13 {
-	uint32_t u32;
-	struct cvmx_pci_cfg13_s {
-		uint32_t reserved_8_31:24;
-		uint32_t cp:8;
-	} s;
-	struct cvmx_pci_cfg13_s cn30xx;
-	struct cvmx_pci_cfg13_s cn31xx;
-	struct cvmx_pci_cfg13_s cn38xx;
-	struct cvmx_pci_cfg13_s cn38xxp2;
-	struct cvmx_pci_cfg13_s cn50xx;
-	struct cvmx_pci_cfg13_s cn58xx;
-	struct cvmx_pci_cfg13_s cn58xxp1;
-};
-
-union cvmx_pci_cfg15 {
-	uint32_t u32;
-	struct cvmx_pci_cfg15_s {
-		uint32_t ml:8;
-		uint32_t mg:8;
-		uint32_t inta:8;
-		uint32_t il:8;
-	} s;
-	struct cvmx_pci_cfg15_s cn30xx;
-	struct cvmx_pci_cfg15_s cn31xx;
-	struct cvmx_pci_cfg15_s cn38xx;
-	struct cvmx_pci_cfg15_s cn38xxp2;
-	struct cvmx_pci_cfg15_s cn50xx;
-	struct cvmx_pci_cfg15_s cn58xx;
-	struct cvmx_pci_cfg15_s cn58xxp1;
-};
-
-union cvmx_pci_cfg16 {
-	uint32_t u32;
-	struct cvmx_pci_cfg16_s {
-		uint32_t trdnpr:1;
-		uint32_t trdard:1;
-		uint32_t rdsati:1;
-		uint32_t trdrs:1;
-		uint32_t trtae:1;
-		uint32_t twsei:1;
-		uint32_t twsen:1;
-		uint32_t twtae:1;
-		uint32_t tmae:1;
-		uint32_t tslte:3;
-		uint32_t tilt:4;
-		uint32_t pbe:12;
-		uint32_t dppmr:1;
-		uint32_t reserved_2_2:1;
-		uint32_t tswc:1;
-		uint32_t mltd:1;
-	} s;
-	struct cvmx_pci_cfg16_s cn30xx;
-	struct cvmx_pci_cfg16_s cn31xx;
-	struct cvmx_pci_cfg16_s cn38xx;
-	struct cvmx_pci_cfg16_s cn38xxp2;
-	struct cvmx_pci_cfg16_s cn50xx;
-	struct cvmx_pci_cfg16_s cn58xx;
-	struct cvmx_pci_cfg16_s cn58xxp1;
-};
-
-union cvmx_pci_cfg17 {
-	uint32_t u32;
-	struct cvmx_pci_cfg17_s {
-		uint32_t tscme:32;
-	} s;
-	struct cvmx_pci_cfg17_s cn30xx;
-	struct cvmx_pci_cfg17_s cn31xx;
-	struct cvmx_pci_cfg17_s cn38xx;
-	struct cvmx_pci_cfg17_s cn38xxp2;
-	struct cvmx_pci_cfg17_s cn50xx;
-	struct cvmx_pci_cfg17_s cn58xx;
-	struct cvmx_pci_cfg17_s cn58xxp1;
-};
-
-union cvmx_pci_cfg18 {
-	uint32_t u32;
-	struct cvmx_pci_cfg18_s {
-		uint32_t tdsrps:32;
-	} s;
-	struct cvmx_pci_cfg18_s cn30xx;
-	struct cvmx_pci_cfg18_s cn31xx;
-	struct cvmx_pci_cfg18_s cn38xx;
-	struct cvmx_pci_cfg18_s cn38xxp2;
-	struct cvmx_pci_cfg18_s cn50xx;
-	struct cvmx_pci_cfg18_s cn58xx;
-	struct cvmx_pci_cfg18_s cn58xxp1;
-};
-
-union cvmx_pci_cfg19 {
-	uint32_t u32;
-	struct cvmx_pci_cfg19_s {
-		uint32_t mrbcm:1;
-		uint32_t mrbci:1;
-		uint32_t mdwe:1;
-		uint32_t mdre:1;
-		uint32_t mdrimc:1;
-		uint32_t mdrrmc:3;
-		uint32_t tmes:8;
-		uint32_t teci:1;
-		uint32_t tmei:1;
-		uint32_t tmse:1;
-		uint32_t tmdpes:1;
-		uint32_t tmapes:1;
-		uint32_t reserved_9_10:2;
-		uint32_t tibcd:1;
-		uint32_t tibde:1;
-		uint32_t reserved_6_6:1;
-		uint32_t tidomc:1;
-		uint32_t tdomc:5;
-	} s;
-	struct cvmx_pci_cfg19_s cn30xx;
-	struct cvmx_pci_cfg19_s cn31xx;
-	struct cvmx_pci_cfg19_s cn38xx;
-	struct cvmx_pci_cfg19_s cn38xxp2;
-	struct cvmx_pci_cfg19_s cn50xx;
-	struct cvmx_pci_cfg19_s cn58xx;
-	struct cvmx_pci_cfg19_s cn58xxp1;
-};
-
-union cvmx_pci_cfg20 {
-	uint32_t u32;
-	struct cvmx_pci_cfg20_s {
-		uint32_t mdsp:32;
-	} s;
-	struct cvmx_pci_cfg20_s cn30xx;
-	struct cvmx_pci_cfg20_s cn31xx;
-	struct cvmx_pci_cfg20_s cn38xx;
-	struct cvmx_pci_cfg20_s cn38xxp2;
-	struct cvmx_pci_cfg20_s cn50xx;
-	struct cvmx_pci_cfg20_s cn58xx;
-	struct cvmx_pci_cfg20_s cn58xxp1;
-};
-
-union cvmx_pci_cfg21 {
-	uint32_t u32;
-	struct cvmx_pci_cfg21_s {
-		uint32_t scmre:32;
-	} s;
-	struct cvmx_pci_cfg21_s cn30xx;
-	struct cvmx_pci_cfg21_s cn31xx;
-	struct cvmx_pci_cfg21_s cn38xx;
-	struct cvmx_pci_cfg21_s cn38xxp2;
-	struct cvmx_pci_cfg21_s cn50xx;
-	struct cvmx_pci_cfg21_s cn58xx;
-	struct cvmx_pci_cfg21_s cn58xxp1;
-};
-
-union cvmx_pci_cfg22 {
-	uint32_t u32;
-	struct cvmx_pci_cfg22_s {
-		uint32_t mac:7;
-		uint32_t reserved_19_24:6;
-		uint32_t flush:1;
-		uint32_t mra:1;
-		uint32_t mtta:1;
-		uint32_t mrv:8;
-		uint32_t mttv:8;
-	} s;
-	struct cvmx_pci_cfg22_s cn30xx;
-	struct cvmx_pci_cfg22_s cn31xx;
-	struct cvmx_pci_cfg22_s cn38xx;
-	struct cvmx_pci_cfg22_s cn38xxp2;
-	struct cvmx_pci_cfg22_s cn50xx;
-	struct cvmx_pci_cfg22_s cn58xx;
-	struct cvmx_pci_cfg22_s cn58xxp1;
-};
-
-union cvmx_pci_cfg56 {
-	uint32_t u32;
-	struct cvmx_pci_cfg56_s {
-		uint32_t reserved_23_31:9;
-		uint32_t most:3;
-		uint32_t mmbc:2;
-		uint32_t roe:1;
-		uint32_t dpere:1;
-		uint32_t ncp:8;
-		uint32_t pxcid:8;
-	} s;
-	struct cvmx_pci_cfg56_s cn30xx;
-	struct cvmx_pci_cfg56_s cn31xx;
-	struct cvmx_pci_cfg56_s cn38xx;
-	struct cvmx_pci_cfg56_s cn38xxp2;
-	struct cvmx_pci_cfg56_s cn50xx;
-	struct cvmx_pci_cfg56_s cn58xx;
-	struct cvmx_pci_cfg56_s cn58xxp1;
-};
-
-union cvmx_pci_cfg57 {
-	uint32_t u32;
-	struct cvmx_pci_cfg57_s {
-		uint32_t reserved_30_31:2;
-		uint32_t scemr:1;
-		uint32_t mcrsd:3;
-		uint32_t mostd:3;
-		uint32_t mmrbcd:2;
-		uint32_t dc:1;
-		uint32_t usc:1;
-		uint32_t scd:1;
-		uint32_t m133:1;
-		uint32_t w64:1;
-		uint32_t bn:8;
-		uint32_t dn:5;
-		uint32_t fn:3;
-	} s;
-	struct cvmx_pci_cfg57_s cn30xx;
-	struct cvmx_pci_cfg57_s cn31xx;
-	struct cvmx_pci_cfg57_s cn38xx;
-	struct cvmx_pci_cfg57_s cn38xxp2;
-	struct cvmx_pci_cfg57_s cn50xx;
-	struct cvmx_pci_cfg57_s cn58xx;
-	struct cvmx_pci_cfg57_s cn58xxp1;
-};
-
-union cvmx_pci_cfg58 {
-	uint32_t u32;
-	struct cvmx_pci_cfg58_s {
-		uint32_t pmes:5;
-		uint32_t d2s:1;
-		uint32_t d1s:1;
-		uint32_t auxc:3;
-		uint32_t dsi:1;
-		uint32_t reserved_20_20:1;
-		uint32_t pmec:1;
-		uint32_t pcimiv:3;
-		uint32_t ncp:8;
-		uint32_t pmcid:8;
-	} s;
-	struct cvmx_pci_cfg58_s cn30xx;
-	struct cvmx_pci_cfg58_s cn31xx;
-	struct cvmx_pci_cfg58_s cn38xx;
-	struct cvmx_pci_cfg58_s cn38xxp2;
-	struct cvmx_pci_cfg58_s cn50xx;
-	struct cvmx_pci_cfg58_s cn58xx;
-	struct cvmx_pci_cfg58_s cn58xxp1;
-};
-
-union cvmx_pci_cfg59 {
-	uint32_t u32;
-	struct cvmx_pci_cfg59_s {
-		uint32_t pmdia:8;
-		uint32_t bpccen:1;
-		uint32_t bd3h:1;
-		uint32_t reserved_16_21:6;
-		uint32_t pmess:1;
-		uint32_t pmedsia:2;
-		uint32_t pmds:4;
-		uint32_t pmeens:1;
-		uint32_t reserved_2_7:6;
-		uint32_t ps:2;
-	} s;
-	struct cvmx_pci_cfg59_s cn30xx;
-	struct cvmx_pci_cfg59_s cn31xx;
-	struct cvmx_pci_cfg59_s cn38xx;
-	struct cvmx_pci_cfg59_s cn38xxp2;
-	struct cvmx_pci_cfg59_s cn50xx;
-	struct cvmx_pci_cfg59_s cn58xx;
-	struct cvmx_pci_cfg59_s cn58xxp1;
-};
-
-union cvmx_pci_cfg60 {
-	uint32_t u32;
-	struct cvmx_pci_cfg60_s {
-		uint32_t reserved_24_31:8;
-		uint32_t m64:1;
-		uint32_t mme:3;
-		uint32_t mmc:3;
-		uint32_t msien:1;
-		uint32_t ncp:8;
-		uint32_t msicid:8;
-	} s;
-	struct cvmx_pci_cfg60_s cn30xx;
-	struct cvmx_pci_cfg60_s cn31xx;
-	struct cvmx_pci_cfg60_s cn38xx;
-	struct cvmx_pci_cfg60_s cn38xxp2;
-	struct cvmx_pci_cfg60_s cn50xx;
-	struct cvmx_pci_cfg60_s cn58xx;
-	struct cvmx_pci_cfg60_s cn58xxp1;
-};
-
-union cvmx_pci_cfg61 {
-	uint32_t u32;
-	struct cvmx_pci_cfg61_s {
-		uint32_t msi31t2:30;
-		uint32_t reserved_0_1:2;
-	} s;
-	struct cvmx_pci_cfg61_s cn30xx;
-	struct cvmx_pci_cfg61_s cn31xx;
-	struct cvmx_pci_cfg61_s cn38xx;
-	struct cvmx_pci_cfg61_s cn38xxp2;
-	struct cvmx_pci_cfg61_s cn50xx;
-	struct cvmx_pci_cfg61_s cn58xx;
-	struct cvmx_pci_cfg61_s cn58xxp1;
-};
-
-union cvmx_pci_cfg62 {
-	uint32_t u32;
-	struct cvmx_pci_cfg62_s {
-		uint32_t msi:32;
-	} s;
-	struct cvmx_pci_cfg62_s cn30xx;
-	struct cvmx_pci_cfg62_s cn31xx;
-	struct cvmx_pci_cfg62_s cn38xx;
-	struct cvmx_pci_cfg62_s cn38xxp2;
-	struct cvmx_pci_cfg62_s cn50xx;
-	struct cvmx_pci_cfg62_s cn58xx;
-	struct cvmx_pci_cfg62_s cn58xxp1;
-};
-
-union cvmx_pci_cfg63 {
-	uint32_t u32;
-	struct cvmx_pci_cfg63_s {
-		uint32_t reserved_16_31:16;
-		uint32_t msimd:16;
-	} s;
-	struct cvmx_pci_cfg63_s cn30xx;
-	struct cvmx_pci_cfg63_s cn31xx;
-	struct cvmx_pci_cfg63_s cn38xx;
-	struct cvmx_pci_cfg63_s cn38xxp2;
-	struct cvmx_pci_cfg63_s cn50xx;
-	struct cvmx_pci_cfg63_s cn58xx;
-	struct cvmx_pci_cfg63_s cn58xxp1;
-};
-
-union cvmx_pci_cnt_reg {
-	uint64_t u64;
-	struct cvmx_pci_cnt_reg_s {
-		uint64_t reserved_38_63:26;
-		uint64_t hm_pcix:1;
-		uint64_t hm_speed:2;
-		uint64_t ap_pcix:1;
-		uint64_t ap_speed:2;
-		uint64_t pcicnt:32;
-	} s;
-	struct cvmx_pci_cnt_reg_s cn50xx;
-	struct cvmx_pci_cnt_reg_s cn58xx;
-	struct cvmx_pci_cnt_reg_s cn58xxp1;
-};
-
-union cvmx_pci_ctl_status_2 {
-	uint32_t u32;
-	struct cvmx_pci_ctl_status_2_s {
-		uint32_t reserved_29_31:3;
-		uint32_t bb1_hole:3;
-		uint32_t bb1_siz:1;
-		uint32_t bb_ca:1;
-		uint32_t bb_es:2;
-		uint32_t bb1:1;
-		uint32_t bb0:1;
-		uint32_t erst_n:1;
-		uint32_t bar2pres:1;
-		uint32_t scmtyp:1;
-		uint32_t scm:1;
-		uint32_t en_wfilt:1;
-		uint32_t reserved_14_14:1;
-		uint32_t ap_pcix:1;
-		uint32_t ap_64ad:1;
-		uint32_t b12_bist:1;
-		uint32_t pmo_amod:1;
-		uint32_t pmo_fpc:3;
-		uint32_t tsr_hwm:3;
-		uint32_t bar2_enb:1;
-		uint32_t bar2_esx:2;
-		uint32_t bar2_cax:1;
-	} s;
-	struct cvmx_pci_ctl_status_2_s cn30xx;
-	struct cvmx_pci_ctl_status_2_cn31xx {
-		uint32_t reserved_20_31:12;
-		uint32_t erst_n:1;
-		uint32_t bar2pres:1;
-		uint32_t scmtyp:1;
-		uint32_t scm:1;
-		uint32_t en_wfilt:1;
-		uint32_t reserved_14_14:1;
-		uint32_t ap_pcix:1;
-		uint32_t ap_64ad:1;
-		uint32_t b12_bist:1;
-		uint32_t pmo_amod:1;
-		uint32_t pmo_fpc:3;
-		uint32_t tsr_hwm:3;
-		uint32_t bar2_enb:1;
-		uint32_t bar2_esx:2;
-		uint32_t bar2_cax:1;
-	} cn31xx;
-	struct cvmx_pci_ctl_status_2_s cn38xx;
-	struct cvmx_pci_ctl_status_2_cn31xx cn38xxp2;
-	struct cvmx_pci_ctl_status_2_s cn50xx;
-	struct cvmx_pci_ctl_status_2_s cn58xx;
-	struct cvmx_pci_ctl_status_2_s cn58xxp1;
-};
-
-union cvmx_pci_dbellx {
-	uint32_t u32;
-	struct cvmx_pci_dbellx_s {
-		uint32_t reserved_16_31:16;
-		uint32_t inc_val:16;
-	} s;
-	struct cvmx_pci_dbellx_s cn30xx;
-	struct cvmx_pci_dbellx_s cn31xx;
-	struct cvmx_pci_dbellx_s cn38xx;
-	struct cvmx_pci_dbellx_s cn38xxp2;
-	struct cvmx_pci_dbellx_s cn50xx;
-	struct cvmx_pci_dbellx_s cn58xx;
-	struct cvmx_pci_dbellx_s cn58xxp1;
-};
-
-union cvmx_pci_dma_cntx {
-	uint32_t u32;
-	struct cvmx_pci_dma_cntx_s {
-		uint32_t dma_cnt:32;
-	} s;
-	struct cvmx_pci_dma_cntx_s cn30xx;
-	struct cvmx_pci_dma_cntx_s cn31xx;
-	struct cvmx_pci_dma_cntx_s cn38xx;
-	struct cvmx_pci_dma_cntx_s cn38xxp2;
-	struct cvmx_pci_dma_cntx_s cn50xx;
-	struct cvmx_pci_dma_cntx_s cn58xx;
-	struct cvmx_pci_dma_cntx_s cn58xxp1;
-};
-
-union cvmx_pci_dma_int_levx {
-	uint32_t u32;
-	struct cvmx_pci_dma_int_levx_s {
-		uint32_t pkt_cnt:32;
-	} s;
-	struct cvmx_pci_dma_int_levx_s cn30xx;
-	struct cvmx_pci_dma_int_levx_s cn31xx;
-	struct cvmx_pci_dma_int_levx_s cn38xx;
-	struct cvmx_pci_dma_int_levx_s cn38xxp2;
-	struct cvmx_pci_dma_int_levx_s cn50xx;
-	struct cvmx_pci_dma_int_levx_s cn58xx;
-	struct cvmx_pci_dma_int_levx_s cn58xxp1;
-};
-
-union cvmx_pci_dma_timex {
-	uint32_t u32;
-	struct cvmx_pci_dma_timex_s {
-		uint32_t dma_time:32;
-	} s;
-	struct cvmx_pci_dma_timex_s cn30xx;
-	struct cvmx_pci_dma_timex_s cn31xx;
-	struct cvmx_pci_dma_timex_s cn38xx;
-	struct cvmx_pci_dma_timex_s cn38xxp2;
-	struct cvmx_pci_dma_timex_s cn50xx;
-	struct cvmx_pci_dma_timex_s cn58xx;
-	struct cvmx_pci_dma_timex_s cn58xxp1;
-};
-
-union cvmx_pci_instr_countx {
-	uint32_t u32;
-	struct cvmx_pci_instr_countx_s {
-		uint32_t icnt:32;
-	} s;
-	struct cvmx_pci_instr_countx_s cn30xx;
-	struct cvmx_pci_instr_countx_s cn31xx;
-	struct cvmx_pci_instr_countx_s cn38xx;
-	struct cvmx_pci_instr_countx_s cn38xxp2;
-	struct cvmx_pci_instr_countx_s cn50xx;
-	struct cvmx_pci_instr_countx_s cn58xx;
-	struct cvmx_pci_instr_countx_s cn58xxp1;
-};
-
-union cvmx_pci_int_enb {
-	uint64_t u64;
-	struct cvmx_pci_int_enb_s {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t idtime1:1;
-		uint64_t idtime0:1;
-		uint64_t idcnt1:1;
-		uint64_t idcnt0:1;
-		uint64_t iptime3:1;
-		uint64_t iptime2:1;
-		uint64_t iptime1:1;
-		uint64_t iptime0:1;
-		uint64_t ipcnt3:1;
-		uint64_t ipcnt2:1;
-		uint64_t ipcnt1:1;
-		uint64_t ipcnt0:1;
-		uint64_t irsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t idperr:1;
-		uint64_t iaperr:1;
-		uint64_t iserr:1;
-		uint64_t itsr_abt:1;
-		uint64_t imsc_msg:1;
-		uint64_t imsi_mabt:1;
-		uint64_t imsi_tabt:1;
-		uint64_t imsi_per:1;
-		uint64_t imr_tto:1;
-		uint64_t imr_abt:1;
-		uint64_t itr_abt:1;
-		uint64_t imr_wtto:1;
-		uint64_t imr_wabt:1;
-		uint64_t itr_wabt:1;
-	} s;
-	struct cvmx_pci_int_enb_cn30xx {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t idtime1:1;
-		uint64_t idtime0:1;
-		uint64_t idcnt1:1;
-		uint64_t idcnt0:1;
-		uint64_t reserved_22_24:3;
-		uint64_t iptime0:1;
-		uint64_t reserved_18_20:3;
-		uint64_t ipcnt0:1;
-		uint64_t irsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t idperr:1;
-		uint64_t iaperr:1;
-		uint64_t iserr:1;
-		uint64_t itsr_abt:1;
-		uint64_t imsc_msg:1;
-		uint64_t imsi_mabt:1;
-		uint64_t imsi_tabt:1;
-		uint64_t imsi_per:1;
-		uint64_t imr_tto:1;
-		uint64_t imr_abt:1;
-		uint64_t itr_abt:1;
-		uint64_t imr_wtto:1;
-		uint64_t imr_wabt:1;
-		uint64_t itr_wabt:1;
-	} cn30xx;
-	struct cvmx_pci_int_enb_cn31xx {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t idtime1:1;
-		uint64_t idtime0:1;
-		uint64_t idcnt1:1;
-		uint64_t idcnt0:1;
-		uint64_t reserved_23_24:2;
-		uint64_t iptime1:1;
-		uint64_t iptime0:1;
-		uint64_t reserved_19_20:2;
-		uint64_t ipcnt1:1;
-		uint64_t ipcnt0:1;
-		uint64_t irsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t idperr:1;
-		uint64_t iaperr:1;
-		uint64_t iserr:1;
-		uint64_t itsr_abt:1;
-		uint64_t imsc_msg:1;
-		uint64_t imsi_mabt:1;
-		uint64_t imsi_tabt:1;
-		uint64_t imsi_per:1;
-		uint64_t imr_tto:1;
-		uint64_t imr_abt:1;
-		uint64_t itr_abt:1;
-		uint64_t imr_wtto:1;
-		uint64_t imr_wabt:1;
-		uint64_t itr_wabt:1;
-	} cn31xx;
-	struct cvmx_pci_int_enb_s cn38xx;
-	struct cvmx_pci_int_enb_s cn38xxp2;
-	struct cvmx_pci_int_enb_cn31xx cn50xx;
-	struct cvmx_pci_int_enb_s cn58xx;
-	struct cvmx_pci_int_enb_s cn58xxp1;
-};
-
-union cvmx_pci_int_enb2 {
-	uint64_t u64;
-	struct cvmx_pci_int_enb2_s {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t rdtime1:1;
-		uint64_t rdtime0:1;
-		uint64_t rdcnt1:1;
-		uint64_t rdcnt0:1;
-		uint64_t rptime3:1;
-		uint64_t rptime2:1;
-		uint64_t rptime1:1;
-		uint64_t rptime0:1;
-		uint64_t rpcnt3:1;
-		uint64_t rpcnt2:1;
-		uint64_t rpcnt1:1;
-		uint64_t rpcnt0:1;
-		uint64_t rrsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t rdperr:1;
-		uint64_t raperr:1;
-		uint64_t rserr:1;
-		uint64_t rtsr_abt:1;
-		uint64_t rmsc_msg:1;
-		uint64_t rmsi_mabt:1;
-		uint64_t rmsi_tabt:1;
-		uint64_t rmsi_per:1;
-		uint64_t rmr_tto:1;
-		uint64_t rmr_abt:1;
-		uint64_t rtr_abt:1;
-		uint64_t rmr_wtto:1;
-		uint64_t rmr_wabt:1;
-		uint64_t rtr_wabt:1;
-	} s;
-	struct cvmx_pci_int_enb2_cn30xx {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t rdtime1:1;
-		uint64_t rdtime0:1;
-		uint64_t rdcnt1:1;
-		uint64_t rdcnt0:1;
-		uint64_t reserved_22_24:3;
-		uint64_t rptime0:1;
-		uint64_t reserved_18_20:3;
-		uint64_t rpcnt0:1;
-		uint64_t rrsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t rdperr:1;
-		uint64_t raperr:1;
-		uint64_t rserr:1;
-		uint64_t rtsr_abt:1;
-		uint64_t rmsc_msg:1;
-		uint64_t rmsi_mabt:1;
-		uint64_t rmsi_tabt:1;
-		uint64_t rmsi_per:1;
-		uint64_t rmr_tto:1;
-		uint64_t rmr_abt:1;
-		uint64_t rtr_abt:1;
-		uint64_t rmr_wtto:1;
-		uint64_t rmr_wabt:1;
-		uint64_t rtr_wabt:1;
-	} cn30xx;
-	struct cvmx_pci_int_enb2_cn31xx {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t rdtime1:1;
-		uint64_t rdtime0:1;
-		uint64_t rdcnt1:1;
-		uint64_t rdcnt0:1;
-		uint64_t reserved_23_24:2;
-		uint64_t rptime1:1;
-		uint64_t rptime0:1;
-		uint64_t reserved_19_20:2;
-		uint64_t rpcnt1:1;
-		uint64_t rpcnt0:1;
-		uint64_t rrsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t rdperr:1;
-		uint64_t raperr:1;
-		uint64_t rserr:1;
-		uint64_t rtsr_abt:1;
-		uint64_t rmsc_msg:1;
-		uint64_t rmsi_mabt:1;
-		uint64_t rmsi_tabt:1;
-		uint64_t rmsi_per:1;
-		uint64_t rmr_tto:1;
-		uint64_t rmr_abt:1;
-		uint64_t rtr_abt:1;
-		uint64_t rmr_wtto:1;
-		uint64_t rmr_wabt:1;
-		uint64_t rtr_wabt:1;
-	} cn31xx;
-	struct cvmx_pci_int_enb2_s cn38xx;
-	struct cvmx_pci_int_enb2_s cn38xxp2;
-	struct cvmx_pci_int_enb2_cn31xx cn50xx;
-	struct cvmx_pci_int_enb2_s cn58xx;
-	struct cvmx_pci_int_enb2_s cn58xxp1;
-};
-
-union cvmx_pci_int_sum {
-	uint64_t u64;
-	struct cvmx_pci_int_sum_s {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t ptime3:1;
-		uint64_t ptime2:1;
-		uint64_t ptime1:1;
-		uint64_t ptime0:1;
-		uint64_t pcnt3:1;
-		uint64_t pcnt2:1;
-		uint64_t pcnt1:1;
-		uint64_t pcnt0:1;
-		uint64_t rsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t dperr:1;
-		uint64_t aperr:1;
-		uint64_t serr:1;
-		uint64_t tsr_abt:1;
-		uint64_t msc_msg:1;
-		uint64_t msi_mabt:1;
-		uint64_t msi_tabt:1;
-		uint64_t msi_per:1;
-		uint64_t mr_tto:1;
-		uint64_t mr_abt:1;
-		uint64_t tr_abt:1;
-		uint64_t mr_wtto:1;
-		uint64_t mr_wabt:1;
-		uint64_t tr_wabt:1;
-	} s;
-	struct cvmx_pci_int_sum_cn30xx {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t reserved_22_24:3;
-		uint64_t ptime0:1;
-		uint64_t reserved_18_20:3;
-		uint64_t pcnt0:1;
-		uint64_t rsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t dperr:1;
-		uint64_t aperr:1;
-		uint64_t serr:1;
-		uint64_t tsr_abt:1;
-		uint64_t msc_msg:1;
-		uint64_t msi_mabt:1;
-		uint64_t msi_tabt:1;
-		uint64_t msi_per:1;
-		uint64_t mr_tto:1;
-		uint64_t mr_abt:1;
-		uint64_t tr_abt:1;
-		uint64_t mr_wtto:1;
-		uint64_t mr_wabt:1;
-		uint64_t tr_wabt:1;
-	} cn30xx;
-	struct cvmx_pci_int_sum_cn31xx {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t reserved_23_24:2;
-		uint64_t ptime1:1;
-		uint64_t ptime0:1;
-		uint64_t reserved_19_20:2;
-		uint64_t pcnt1:1;
-		uint64_t pcnt0:1;
-		uint64_t rsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t dperr:1;
-		uint64_t aperr:1;
-		uint64_t serr:1;
-		uint64_t tsr_abt:1;
-		uint64_t msc_msg:1;
-		uint64_t msi_mabt:1;
-		uint64_t msi_tabt:1;
-		uint64_t msi_per:1;
-		uint64_t mr_tto:1;
-		uint64_t mr_abt:1;
-		uint64_t tr_abt:1;
-		uint64_t mr_wtto:1;
-		uint64_t mr_wabt:1;
-		uint64_t tr_wabt:1;
-	} cn31xx;
-	struct cvmx_pci_int_sum_s cn38xx;
-	struct cvmx_pci_int_sum_s cn38xxp2;
-	struct cvmx_pci_int_sum_cn31xx cn50xx;
-	struct cvmx_pci_int_sum_s cn58xx;
-	struct cvmx_pci_int_sum_s cn58xxp1;
-};
-
-union cvmx_pci_int_sum2 {
-	uint64_t u64;
-	struct cvmx_pci_int_sum2_s {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t ptime3:1;
-		uint64_t ptime2:1;
-		uint64_t ptime1:1;
-		uint64_t ptime0:1;
-		uint64_t pcnt3:1;
-		uint64_t pcnt2:1;
-		uint64_t pcnt1:1;
-		uint64_t pcnt0:1;
-		uint64_t rsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t dperr:1;
-		uint64_t aperr:1;
-		uint64_t serr:1;
-		uint64_t tsr_abt:1;
-		uint64_t msc_msg:1;
-		uint64_t msi_mabt:1;
-		uint64_t msi_tabt:1;
-		uint64_t msi_per:1;
-		uint64_t mr_tto:1;
-		uint64_t mr_abt:1;
-		uint64_t tr_abt:1;
-		uint64_t mr_wtto:1;
-		uint64_t mr_wabt:1;
-		uint64_t tr_wabt:1;
-	} s;
-	struct cvmx_pci_int_sum2_cn30xx {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t reserved_22_24:3;
-		uint64_t ptime0:1;
-		uint64_t reserved_18_20:3;
-		uint64_t pcnt0:1;
-		uint64_t rsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t dperr:1;
-		uint64_t aperr:1;
-		uint64_t serr:1;
-		uint64_t tsr_abt:1;
-		uint64_t msc_msg:1;
-		uint64_t msi_mabt:1;
-		uint64_t msi_tabt:1;
-		uint64_t msi_per:1;
-		uint64_t mr_tto:1;
-		uint64_t mr_abt:1;
-		uint64_t tr_abt:1;
-		uint64_t mr_wtto:1;
-		uint64_t mr_wabt:1;
-		uint64_t tr_wabt:1;
-	} cn30xx;
-	struct cvmx_pci_int_sum2_cn31xx {
-		uint64_t reserved_34_63:30;
-		uint64_t ill_rd:1;
-		uint64_t ill_wr:1;
-		uint64_t win_wr:1;
-		uint64_t dma1_fi:1;
-		uint64_t dma0_fi:1;
-		uint64_t dtime1:1;
-		uint64_t dtime0:1;
-		uint64_t dcnt1:1;
-		uint64_t dcnt0:1;
-		uint64_t reserved_23_24:2;
-		uint64_t ptime1:1;
-		uint64_t ptime0:1;
-		uint64_t reserved_19_20:2;
-		uint64_t pcnt1:1;
-		uint64_t pcnt0:1;
-		uint64_t rsl_int:1;
-		uint64_t ill_rrd:1;
-		uint64_t ill_rwr:1;
-		uint64_t dperr:1;
-		uint64_t aperr:1;
-		uint64_t serr:1;
-		uint64_t tsr_abt:1;
-		uint64_t msc_msg:1;
-		uint64_t msi_mabt:1;
-		uint64_t msi_tabt:1;
-		uint64_t msi_per:1;
-		uint64_t mr_tto:1;
-		uint64_t mr_abt:1;
-		uint64_t tr_abt:1;
-		uint64_t mr_wtto:1;
-		uint64_t mr_wabt:1;
-		uint64_t tr_wabt:1;
-	} cn31xx;
-	struct cvmx_pci_int_sum2_s cn38xx;
-	struct cvmx_pci_int_sum2_s cn38xxp2;
-	struct cvmx_pci_int_sum2_cn31xx cn50xx;
-	struct cvmx_pci_int_sum2_s cn58xx;
-	struct cvmx_pci_int_sum2_s cn58xxp1;
-};
-
-union cvmx_pci_msi_rcv {
-	uint32_t u32;
-	struct cvmx_pci_msi_rcv_s {
-		uint32_t reserved_6_31:26;
-		uint32_t intr:6;
-	} s;
-	struct cvmx_pci_msi_rcv_s cn30xx;
-	struct cvmx_pci_msi_rcv_s cn31xx;
-	struct cvmx_pci_msi_rcv_s cn38xx;
-	struct cvmx_pci_msi_rcv_s cn38xxp2;
-	struct cvmx_pci_msi_rcv_s cn50xx;
-	struct cvmx_pci_msi_rcv_s cn58xx;
-	struct cvmx_pci_msi_rcv_s cn58xxp1;
-};
-
-union cvmx_pci_pkt_creditsx {
-	uint32_t u32;
-	struct cvmx_pci_pkt_creditsx_s {
-		uint32_t pkt_cnt:16;
-		uint32_t ptr_cnt:16;
-	} s;
-	struct cvmx_pci_pkt_creditsx_s cn30xx;
-	struct cvmx_pci_pkt_creditsx_s cn31xx;
-	struct cvmx_pci_pkt_creditsx_s cn38xx;
-	struct cvmx_pci_pkt_creditsx_s cn38xxp2;
-	struct cvmx_pci_pkt_creditsx_s cn50xx;
-	struct cvmx_pci_pkt_creditsx_s cn58xx;
-	struct cvmx_pci_pkt_creditsx_s cn58xxp1;
-};
-
-union cvmx_pci_pkts_sentx {
-	uint32_t u32;
-	struct cvmx_pci_pkts_sentx_s {
-		uint32_t pkt_cnt:32;
-	} s;
-	struct cvmx_pci_pkts_sentx_s cn30xx;
-	struct cvmx_pci_pkts_sentx_s cn31xx;
-	struct cvmx_pci_pkts_sentx_s cn38xx;
-	struct cvmx_pci_pkts_sentx_s cn38xxp2;
-	struct cvmx_pci_pkts_sentx_s cn50xx;
-	struct cvmx_pci_pkts_sentx_s cn58xx;
-	struct cvmx_pci_pkts_sentx_s cn58xxp1;
-};
-
-union cvmx_pci_pkts_sent_int_levx {
-	uint32_t u32;
-	struct cvmx_pci_pkts_sent_int_levx_s {
-		uint32_t pkt_cnt:32;
-	} s;
-	struct cvmx_pci_pkts_sent_int_levx_s cn30xx;
-	struct cvmx_pci_pkts_sent_int_levx_s cn31xx;
-	struct cvmx_pci_pkts_sent_int_levx_s cn38xx;
-	struct cvmx_pci_pkts_sent_int_levx_s cn38xxp2;
-	struct cvmx_pci_pkts_sent_int_levx_s cn50xx;
-	struct cvmx_pci_pkts_sent_int_levx_s cn58xx;
-	struct cvmx_pci_pkts_sent_int_levx_s cn58xxp1;
-};
-
-union cvmx_pci_pkts_sent_timex {
-	uint32_t u32;
-	struct cvmx_pci_pkts_sent_timex_s {
-		uint32_t pkt_time:32;
-	} s;
-	struct cvmx_pci_pkts_sent_timex_s cn30xx;
-	struct cvmx_pci_pkts_sent_timex_s cn31xx;
-	struct cvmx_pci_pkts_sent_timex_s cn38xx;
-	struct cvmx_pci_pkts_sent_timex_s cn38xxp2;
-	struct cvmx_pci_pkts_sent_timex_s cn50xx;
-	struct cvmx_pci_pkts_sent_timex_s cn58xx;
-	struct cvmx_pci_pkts_sent_timex_s cn58xxp1;
-};
-
-union cvmx_pci_read_cmd_6 {
-	uint32_t u32;
-	struct cvmx_pci_read_cmd_6_s {
-		uint32_t reserved_9_31:23;
-		uint32_t min_data:6;
-		uint32_t prefetch:3;
-	} s;
-	struct cvmx_pci_read_cmd_6_s cn30xx;
-	struct cvmx_pci_read_cmd_6_s cn31xx;
-	struct cvmx_pci_read_cmd_6_s cn38xx;
-	struct cvmx_pci_read_cmd_6_s cn38xxp2;
-	struct cvmx_pci_read_cmd_6_s cn50xx;
-	struct cvmx_pci_read_cmd_6_s cn58xx;
-	struct cvmx_pci_read_cmd_6_s cn58xxp1;
-};
-
-union cvmx_pci_read_cmd_c {
-	uint32_t u32;
-	struct cvmx_pci_read_cmd_c_s {
-		uint32_t reserved_9_31:23;
-		uint32_t min_data:6;
-		uint32_t prefetch:3;
-	} s;
-	struct cvmx_pci_read_cmd_c_s cn30xx;
-	struct cvmx_pci_read_cmd_c_s cn31xx;
-	struct cvmx_pci_read_cmd_c_s cn38xx;
-	struct cvmx_pci_read_cmd_c_s cn38xxp2;
-	struct cvmx_pci_read_cmd_c_s cn50xx;
-	struct cvmx_pci_read_cmd_c_s cn58xx;
-	struct cvmx_pci_read_cmd_c_s cn58xxp1;
-};
-
-union cvmx_pci_read_cmd_e {
-	uint32_t u32;
-	struct cvmx_pci_read_cmd_e_s {
-		uint32_t reserved_9_31:23;
-		uint32_t min_data:6;
-		uint32_t prefetch:3;
-	} s;
-	struct cvmx_pci_read_cmd_e_s cn30xx;
-	struct cvmx_pci_read_cmd_e_s cn31xx;
-	struct cvmx_pci_read_cmd_e_s cn38xx;
-	struct cvmx_pci_read_cmd_e_s cn38xxp2;
-	struct cvmx_pci_read_cmd_e_s cn50xx;
-	struct cvmx_pci_read_cmd_e_s cn58xx;
-	struct cvmx_pci_read_cmd_e_s cn58xxp1;
-};
-
-union cvmx_pci_read_timeout {
-	uint64_t u64;
-	struct cvmx_pci_read_timeout_s {
-		uint64_t reserved_32_63:32;
-		uint64_t enb:1;
-		uint64_t cnt:31;
-	} s;
-	struct cvmx_pci_read_timeout_s cn30xx;
-	struct cvmx_pci_read_timeout_s cn31xx;
-	struct cvmx_pci_read_timeout_s cn38xx;
-	struct cvmx_pci_read_timeout_s cn38xxp2;
-	struct cvmx_pci_read_timeout_s cn50xx;
-	struct cvmx_pci_read_timeout_s cn58xx;
-	struct cvmx_pci_read_timeout_s cn58xxp1;
-};
-
-union cvmx_pci_scm_reg {
-	uint64_t u64;
-	struct cvmx_pci_scm_reg_s {
-		uint64_t reserved_32_63:32;
-		uint64_t scm:32;
-	} s;
-	struct cvmx_pci_scm_reg_s cn30xx;
-	struct cvmx_pci_scm_reg_s cn31xx;
-	struct cvmx_pci_scm_reg_s cn38xx;
-	struct cvmx_pci_scm_reg_s cn38xxp2;
-	struct cvmx_pci_scm_reg_s cn50xx;
-	struct cvmx_pci_scm_reg_s cn58xx;
-	struct cvmx_pci_scm_reg_s cn58xxp1;
-};
-
-union cvmx_pci_tsr_reg {
-	uint64_t u64;
-	struct cvmx_pci_tsr_reg_s {
-		uint64_t reserved_36_63:28;
-		uint64_t tsr:36;
-	} s;
-	struct cvmx_pci_tsr_reg_s cn30xx;
-	struct cvmx_pci_tsr_reg_s cn31xx;
-	struct cvmx_pci_tsr_reg_s cn38xx;
-	struct cvmx_pci_tsr_reg_s cn38xxp2;
-	struct cvmx_pci_tsr_reg_s cn50xx;
-	struct cvmx_pci_tsr_reg_s cn58xx;
-	struct cvmx_pci_tsr_reg_s cn58xxp1;
-};
-
-union cvmx_pci_win_rd_addr {
-	uint64_t u64;
-	struct cvmx_pci_win_rd_addr_s {
-		uint64_t reserved_49_63:15;
-		uint64_t iobit:1;
-		uint64_t reserved_0_47:48;
-	} s;
-	struct cvmx_pci_win_rd_addr_cn30xx {
-		uint64_t reserved_49_63:15;
-		uint64_t iobit:1;
-		uint64_t rd_addr:46;
-		uint64_t reserved_0_1:2;
-	} cn30xx;
-	struct cvmx_pci_win_rd_addr_cn30xx cn31xx;
-	struct cvmx_pci_win_rd_addr_cn38xx {
-		uint64_t reserved_49_63:15;
-		uint64_t iobit:1;
-		uint64_t rd_addr:45;
-		uint64_t reserved_0_2:3;
-	} cn38xx;
-	struct cvmx_pci_win_rd_addr_cn38xx cn38xxp2;
-	struct cvmx_pci_win_rd_addr_cn30xx cn50xx;
-	struct cvmx_pci_win_rd_addr_cn38xx cn58xx;
-	struct cvmx_pci_win_rd_addr_cn38xx cn58xxp1;
-};
-
-union cvmx_pci_win_rd_data {
-	uint64_t u64;
-	struct cvmx_pci_win_rd_data_s {
-		uint64_t rd_data:64;
-	} s;
-	struct cvmx_pci_win_rd_data_s cn30xx;
-	struct cvmx_pci_win_rd_data_s cn31xx;
-	struct cvmx_pci_win_rd_data_s cn38xx;
-	struct cvmx_pci_win_rd_data_s cn38xxp2;
-	struct cvmx_pci_win_rd_data_s cn50xx;
-	struct cvmx_pci_win_rd_data_s cn58xx;
-	struct cvmx_pci_win_rd_data_s cn58xxp1;
-};
-
-union cvmx_pci_win_wr_addr {
-	uint64_t u64;
-	struct cvmx_pci_win_wr_addr_s {
-		uint64_t reserved_49_63:15;
-		uint64_t iobit:1;
-		uint64_t wr_addr:45;
-		uint64_t reserved_0_2:3;
-	} s;
-	struct cvmx_pci_win_wr_addr_s cn30xx;
-	struct cvmx_pci_win_wr_addr_s cn31xx;
-	struct cvmx_pci_win_wr_addr_s cn38xx;
-	struct cvmx_pci_win_wr_addr_s cn38xxp2;
-	struct cvmx_pci_win_wr_addr_s cn50xx;
-	struct cvmx_pci_win_wr_addr_s cn58xx;
-	struct cvmx_pci_win_wr_addr_s cn58xxp1;
-};
-
-union cvmx_pci_win_wr_data {
-	uint64_t u64;
-	struct cvmx_pci_win_wr_data_s {
-		uint64_t wr_data:64;
-	} s;
-	struct cvmx_pci_win_wr_data_s cn30xx;
-	struct cvmx_pci_win_wr_data_s cn31xx;
-	struct cvmx_pci_win_wr_data_s cn38xx;
-	struct cvmx_pci_win_wr_data_s cn38xxp2;
-	struct cvmx_pci_win_wr_data_s cn50xx;
-	struct cvmx_pci_win_wr_data_s cn58xx;
-	struct cvmx_pci_win_wr_data_s cn58xxp1;
-};
-
-union cvmx_pci_win_wr_mask {
-	uint64_t u64;
-	struct cvmx_pci_win_wr_mask_s {
-		uint64_t reserved_8_63:56;
-		uint64_t wr_mask:8;
-	} s;
-	struct cvmx_pci_win_wr_mask_s cn30xx;
-	struct cvmx_pci_win_wr_mask_s cn31xx;
-	struct cvmx_pci_win_wr_mask_s cn38xx;
-	struct cvmx_pci_win_wr_mask_s cn38xxp2;
-	struct cvmx_pci_win_wr_mask_s cn50xx;
-	struct cvmx_pci_win_wr_mask_s cn58xx;
-	struct cvmx_pci_win_wr_mask_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-pcieep-defs.h b/arch/mips/include/asm/octeon/cvmx-pcieep-defs.h
deleted file mode 100644
index d553f8e..0000000
--- a/arch/mips/include/asm/octeon/cvmx-pcieep-defs.h
+++ /dev/null
@@ -1,1365 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_PCIEEP_DEFS_H__
-#define __CVMX_PCIEEP_DEFS_H__
-
-#define CVMX_PCIEEP_CFG000 \
-	 (0x0000000000000000ull)
-#define CVMX_PCIEEP_CFG001 \
-	 (0x0000000000000004ull)
-#define CVMX_PCIEEP_CFG002 \
-	 (0x0000000000000008ull)
-#define CVMX_PCIEEP_CFG003 \
-	 (0x000000000000000Cull)
-#define CVMX_PCIEEP_CFG004 \
-	 (0x0000000000000010ull)
-#define CVMX_PCIEEP_CFG004_MASK \
-	 (0x0000000080000010ull)
-#define CVMX_PCIEEP_CFG005 \
-	 (0x0000000000000014ull)
-#define CVMX_PCIEEP_CFG005_MASK \
-	 (0x0000000080000014ull)
-#define CVMX_PCIEEP_CFG006 \
-	 (0x0000000000000018ull)
-#define CVMX_PCIEEP_CFG006_MASK \
-	 (0x0000000080000018ull)
-#define CVMX_PCIEEP_CFG007 \
-	 (0x000000000000001Cull)
-#define CVMX_PCIEEP_CFG007_MASK \
-	 (0x000000008000001Cull)
-#define CVMX_PCIEEP_CFG008 \
-	 (0x0000000000000020ull)
-#define CVMX_PCIEEP_CFG008_MASK \
-	 (0x0000000080000020ull)
-#define CVMX_PCIEEP_CFG009 \
-	 (0x0000000000000024ull)
-#define CVMX_PCIEEP_CFG009_MASK \
-	 (0x0000000080000024ull)
-#define CVMX_PCIEEP_CFG010 \
-	 (0x0000000000000028ull)
-#define CVMX_PCIEEP_CFG011 \
-	 (0x000000000000002Cull)
-#define CVMX_PCIEEP_CFG012 \
-	 (0x0000000000000030ull)
-#define CVMX_PCIEEP_CFG012_MASK \
-	 (0x0000000080000030ull)
-#define CVMX_PCIEEP_CFG013 \
-	 (0x0000000000000034ull)
-#define CVMX_PCIEEP_CFG015 \
-	 (0x000000000000003Cull)
-#define CVMX_PCIEEP_CFG016 \
-	 (0x0000000000000040ull)
-#define CVMX_PCIEEP_CFG017 \
-	 (0x0000000000000044ull)
-#define CVMX_PCIEEP_CFG020 \
-	 (0x0000000000000050ull)
-#define CVMX_PCIEEP_CFG021 \
-	 (0x0000000000000054ull)
-#define CVMX_PCIEEP_CFG022 \
-	 (0x0000000000000058ull)
-#define CVMX_PCIEEP_CFG023 \
-	 (0x000000000000005Cull)
-#define CVMX_PCIEEP_CFG028 \
-	 (0x0000000000000070ull)
-#define CVMX_PCIEEP_CFG029 \
-	 (0x0000000000000074ull)
-#define CVMX_PCIEEP_CFG030 \
-	 (0x0000000000000078ull)
-#define CVMX_PCIEEP_CFG031 \
-	 (0x000000000000007Cull)
-#define CVMX_PCIEEP_CFG032 \
-	 (0x0000000000000080ull)
-#define CVMX_PCIEEP_CFG033 \
-	 (0x0000000000000084ull)
-#define CVMX_PCIEEP_CFG034 \
-	 (0x0000000000000088ull)
-#define CVMX_PCIEEP_CFG037 \
-	 (0x0000000000000094ull)
-#define CVMX_PCIEEP_CFG038 \
-	 (0x0000000000000098ull)
-#define CVMX_PCIEEP_CFG039 \
-	 (0x000000000000009Cull)
-#define CVMX_PCIEEP_CFG040 \
-	 (0x00000000000000A0ull)
-#define CVMX_PCIEEP_CFG041 \
-	 (0x00000000000000A4ull)
-#define CVMX_PCIEEP_CFG042 \
-	 (0x00000000000000A8ull)
-#define CVMX_PCIEEP_CFG064 \
-	 (0x0000000000000100ull)
-#define CVMX_PCIEEP_CFG065 \
-	 (0x0000000000000104ull)
-#define CVMX_PCIEEP_CFG066 \
-	 (0x0000000000000108ull)
-#define CVMX_PCIEEP_CFG067 \
-	 (0x000000000000010Cull)
-#define CVMX_PCIEEP_CFG068 \
-	 (0x0000000000000110ull)
-#define CVMX_PCIEEP_CFG069 \
-	 (0x0000000000000114ull)
-#define CVMX_PCIEEP_CFG070 \
-	 (0x0000000000000118ull)
-#define CVMX_PCIEEP_CFG071 \
-	 (0x000000000000011Cull)
-#define CVMX_PCIEEP_CFG072 \
-	 (0x0000000000000120ull)
-#define CVMX_PCIEEP_CFG073 \
-	 (0x0000000000000124ull)
-#define CVMX_PCIEEP_CFG074 \
-	 (0x0000000000000128ull)
-#define CVMX_PCIEEP_CFG448 \
-	 (0x0000000000000700ull)
-#define CVMX_PCIEEP_CFG449 \
-	 (0x0000000000000704ull)
-#define CVMX_PCIEEP_CFG450 \
-	 (0x0000000000000708ull)
-#define CVMX_PCIEEP_CFG451 \
-	 (0x000000000000070Cull)
-#define CVMX_PCIEEP_CFG452 \
-	 (0x0000000000000710ull)
-#define CVMX_PCIEEP_CFG453 \
-	 (0x0000000000000714ull)
-#define CVMX_PCIEEP_CFG454 \
-	 (0x0000000000000718ull)
-#define CVMX_PCIEEP_CFG455 \
-	 (0x000000000000071Cull)
-#define CVMX_PCIEEP_CFG456 \
-	 (0x0000000000000720ull)
-#define CVMX_PCIEEP_CFG458 \
-	 (0x0000000000000728ull)
-#define CVMX_PCIEEP_CFG459 \
-	 (0x000000000000072Cull)
-#define CVMX_PCIEEP_CFG460 \
-	 (0x0000000000000730ull)
-#define CVMX_PCIEEP_CFG461 \
-	 (0x0000000000000734ull)
-#define CVMX_PCIEEP_CFG462 \
-	 (0x0000000000000738ull)
-#define CVMX_PCIEEP_CFG463 \
-	 (0x000000000000073Cull)
-#define CVMX_PCIEEP_CFG464 \
-	 (0x0000000000000740ull)
-#define CVMX_PCIEEP_CFG465 \
-	 (0x0000000000000744ull)
-#define CVMX_PCIEEP_CFG466 \
-	 (0x0000000000000748ull)
-#define CVMX_PCIEEP_CFG467 \
-	 (0x000000000000074Cull)
-#define CVMX_PCIEEP_CFG468 \
-	 (0x0000000000000750ull)
-#define CVMX_PCIEEP_CFG490 \
-	 (0x00000000000007A8ull)
-#define CVMX_PCIEEP_CFG491 \
-	 (0x00000000000007ACull)
-#define CVMX_PCIEEP_CFG492 \
-	 (0x00000000000007B0ull)
-#define CVMX_PCIEEP_CFG516 \
-	 (0x0000000000000810ull)
-#define CVMX_PCIEEP_CFG517 \
-	 (0x0000000000000814ull)
-
-union cvmx_pcieep_cfg000 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg000_s {
-		uint32_t devid:16;
-		uint32_t vendid:16;
-	} s;
-	struct cvmx_pcieep_cfg000_s cn52xx;
-	struct cvmx_pcieep_cfg000_s cn52xxp1;
-	struct cvmx_pcieep_cfg000_s cn56xx;
-	struct cvmx_pcieep_cfg000_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg001 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg001_s {
-		uint32_t dpe:1;
-		uint32_t sse:1;
-		uint32_t rma:1;
-		uint32_t rta:1;
-		uint32_t sta:1;
-		uint32_t devt:2;
-		uint32_t mdpe:1;
-		uint32_t fbb:1;
-		uint32_t reserved_22_22:1;
-		uint32_t m66:1;
-		uint32_t cl:1;
-		uint32_t i_stat:1;
-		uint32_t reserved_11_18:8;
-		uint32_t i_dis:1;
-		uint32_t fbbe:1;
-		uint32_t see:1;
-		uint32_t ids_wcc:1;
-		uint32_t per:1;
-		uint32_t vps:1;
-		uint32_t mwice:1;
-		uint32_t scse:1;
-		uint32_t me:1;
-		uint32_t msae:1;
-		uint32_t isae:1;
-	} s;
-	struct cvmx_pcieep_cfg001_s cn52xx;
-	struct cvmx_pcieep_cfg001_s cn52xxp1;
-	struct cvmx_pcieep_cfg001_s cn56xx;
-	struct cvmx_pcieep_cfg001_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg002 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg002_s {
-		uint32_t bcc:8;
-		uint32_t sc:8;
-		uint32_t pi:8;
-		uint32_t rid:8;
-	} s;
-	struct cvmx_pcieep_cfg002_s cn52xx;
-	struct cvmx_pcieep_cfg002_s cn52xxp1;
-	struct cvmx_pcieep_cfg002_s cn56xx;
-	struct cvmx_pcieep_cfg002_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg003 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg003_s {
-		uint32_t bist:8;
-		uint32_t mfd:1;
-		uint32_t chf:7;
-		uint32_t lt:8;
-		uint32_t cls:8;
-	} s;
-	struct cvmx_pcieep_cfg003_s cn52xx;
-	struct cvmx_pcieep_cfg003_s cn52xxp1;
-	struct cvmx_pcieep_cfg003_s cn56xx;
-	struct cvmx_pcieep_cfg003_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg004 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg004_s {
-		uint32_t lbab:18;
-		uint32_t reserved_4_13:10;
-		uint32_t pf:1;
-		uint32_t typ:2;
-		uint32_t mspc:1;
-	} s;
-	struct cvmx_pcieep_cfg004_s cn52xx;
-	struct cvmx_pcieep_cfg004_s cn52xxp1;
-	struct cvmx_pcieep_cfg004_s cn56xx;
-	struct cvmx_pcieep_cfg004_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg004_mask {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg004_mask_s {
-		uint32_t lmask:31;
-		uint32_t enb:1;
-	} s;
-	struct cvmx_pcieep_cfg004_mask_s cn52xx;
-	struct cvmx_pcieep_cfg004_mask_s cn52xxp1;
-	struct cvmx_pcieep_cfg004_mask_s cn56xx;
-	struct cvmx_pcieep_cfg004_mask_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg005 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg005_s {
-		uint32_t ubab:32;
-	} s;
-	struct cvmx_pcieep_cfg005_s cn52xx;
-	struct cvmx_pcieep_cfg005_s cn52xxp1;
-	struct cvmx_pcieep_cfg005_s cn56xx;
-	struct cvmx_pcieep_cfg005_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg005_mask {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg005_mask_s {
-		uint32_t umask:32;
-	} s;
-	struct cvmx_pcieep_cfg005_mask_s cn52xx;
-	struct cvmx_pcieep_cfg005_mask_s cn52xxp1;
-	struct cvmx_pcieep_cfg005_mask_s cn56xx;
-	struct cvmx_pcieep_cfg005_mask_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg006 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg006_s {
-		uint32_t lbab:6;
-		uint32_t reserved_4_25:22;
-		uint32_t pf:1;
-		uint32_t typ:2;
-		uint32_t mspc:1;
-	} s;
-	struct cvmx_pcieep_cfg006_s cn52xx;
-	struct cvmx_pcieep_cfg006_s cn52xxp1;
-	struct cvmx_pcieep_cfg006_s cn56xx;
-	struct cvmx_pcieep_cfg006_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg006_mask {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg006_mask_s {
-		uint32_t lmask:31;
-		uint32_t enb:1;
-	} s;
-	struct cvmx_pcieep_cfg006_mask_s cn52xx;
-	struct cvmx_pcieep_cfg006_mask_s cn52xxp1;
-	struct cvmx_pcieep_cfg006_mask_s cn56xx;
-	struct cvmx_pcieep_cfg006_mask_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg007 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg007_s {
-		uint32_t ubab:32;
-	} s;
-	struct cvmx_pcieep_cfg007_s cn52xx;
-	struct cvmx_pcieep_cfg007_s cn52xxp1;
-	struct cvmx_pcieep_cfg007_s cn56xx;
-	struct cvmx_pcieep_cfg007_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg007_mask {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg007_mask_s {
-		uint32_t umask:32;
-	} s;
-	struct cvmx_pcieep_cfg007_mask_s cn52xx;
-	struct cvmx_pcieep_cfg007_mask_s cn52xxp1;
-	struct cvmx_pcieep_cfg007_mask_s cn56xx;
-	struct cvmx_pcieep_cfg007_mask_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg008 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg008_s {
-		uint32_t reserved_4_31:28;
-		uint32_t pf:1;
-		uint32_t typ:2;
-		uint32_t mspc:1;
-	} s;
-	struct cvmx_pcieep_cfg008_s cn52xx;
-	struct cvmx_pcieep_cfg008_s cn52xxp1;
-	struct cvmx_pcieep_cfg008_s cn56xx;
-	struct cvmx_pcieep_cfg008_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg008_mask {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg008_mask_s {
-		uint32_t lmask:31;
-		uint32_t enb:1;
-	} s;
-	struct cvmx_pcieep_cfg008_mask_s cn52xx;
-	struct cvmx_pcieep_cfg008_mask_s cn52xxp1;
-	struct cvmx_pcieep_cfg008_mask_s cn56xx;
-	struct cvmx_pcieep_cfg008_mask_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg009 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg009_s {
-		uint32_t ubab:25;
-		uint32_t reserved_0_6:7;
-	} s;
-	struct cvmx_pcieep_cfg009_s cn52xx;
-	struct cvmx_pcieep_cfg009_s cn52xxp1;
-	struct cvmx_pcieep_cfg009_s cn56xx;
-	struct cvmx_pcieep_cfg009_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg009_mask {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg009_mask_s {
-		uint32_t umask:32;
-	} s;
-	struct cvmx_pcieep_cfg009_mask_s cn52xx;
-	struct cvmx_pcieep_cfg009_mask_s cn52xxp1;
-	struct cvmx_pcieep_cfg009_mask_s cn56xx;
-	struct cvmx_pcieep_cfg009_mask_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg010 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg010_s {
-		uint32_t cisp:32;
-	} s;
-	struct cvmx_pcieep_cfg010_s cn52xx;
-	struct cvmx_pcieep_cfg010_s cn52xxp1;
-	struct cvmx_pcieep_cfg010_s cn56xx;
-	struct cvmx_pcieep_cfg010_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg011 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg011_s {
-		uint32_t ssid:16;
-		uint32_t ssvid:16;
-	} s;
-	struct cvmx_pcieep_cfg011_s cn52xx;
-	struct cvmx_pcieep_cfg011_s cn52xxp1;
-	struct cvmx_pcieep_cfg011_s cn56xx;
-	struct cvmx_pcieep_cfg011_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg012 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg012_s {
-		uint32_t eraddr:16;
-		uint32_t reserved_1_15:15;
-		uint32_t er_en:1;
-	} s;
-	struct cvmx_pcieep_cfg012_s cn52xx;
-	struct cvmx_pcieep_cfg012_s cn52xxp1;
-	struct cvmx_pcieep_cfg012_s cn56xx;
-	struct cvmx_pcieep_cfg012_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg012_mask {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg012_mask_s {
-		uint32_t mask:31;
-		uint32_t enb:1;
-	} s;
-	struct cvmx_pcieep_cfg012_mask_s cn52xx;
-	struct cvmx_pcieep_cfg012_mask_s cn52xxp1;
-	struct cvmx_pcieep_cfg012_mask_s cn56xx;
-	struct cvmx_pcieep_cfg012_mask_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg013 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg013_s {
-		uint32_t reserved_8_31:24;
-		uint32_t cp:8;
-	} s;
-	struct cvmx_pcieep_cfg013_s cn52xx;
-	struct cvmx_pcieep_cfg013_s cn52xxp1;
-	struct cvmx_pcieep_cfg013_s cn56xx;
-	struct cvmx_pcieep_cfg013_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg015 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg015_s {
-		uint32_t ml:8;
-		uint32_t mg:8;
-		uint32_t inta:8;
-		uint32_t il:8;
-	} s;
-	struct cvmx_pcieep_cfg015_s cn52xx;
-	struct cvmx_pcieep_cfg015_s cn52xxp1;
-	struct cvmx_pcieep_cfg015_s cn56xx;
-	struct cvmx_pcieep_cfg015_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg016 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg016_s {
-		uint32_t pmes:5;
-		uint32_t d2s:1;
-		uint32_t d1s:1;
-		uint32_t auxc:3;
-		uint32_t dsi:1;
-		uint32_t reserved_20_20:1;
-		uint32_t pme_clock:1;
-		uint32_t pmsv:3;
-		uint32_t ncp:8;
-		uint32_t pmcid:8;
-	} s;
-	struct cvmx_pcieep_cfg016_s cn52xx;
-	struct cvmx_pcieep_cfg016_s cn52xxp1;
-	struct cvmx_pcieep_cfg016_s cn56xx;
-	struct cvmx_pcieep_cfg016_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg017 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg017_s {
-		uint32_t pmdia:8;
-		uint32_t bpccee:1;
-		uint32_t bd3h:1;
-		uint32_t reserved_16_21:6;
-		uint32_t pmess:1;
-		uint32_t pmedsia:2;
-		uint32_t pmds:4;
-		uint32_t pmeens:1;
-		uint32_t reserved_4_7:4;
-		uint32_t nsr:1;
-		uint32_t reserved_2_2:1;
-		uint32_t ps:2;
-	} s;
-	struct cvmx_pcieep_cfg017_s cn52xx;
-	struct cvmx_pcieep_cfg017_s cn52xxp1;
-	struct cvmx_pcieep_cfg017_s cn56xx;
-	struct cvmx_pcieep_cfg017_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg020 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg020_s {
-		uint32_t reserved_24_31:8;
-		uint32_t m64:1;
-		uint32_t mme:3;
-		uint32_t mmc:3;
-		uint32_t msien:1;
-		uint32_t ncp:8;
-		uint32_t msicid:8;
-	} s;
-	struct cvmx_pcieep_cfg020_s cn52xx;
-	struct cvmx_pcieep_cfg020_s cn52xxp1;
-	struct cvmx_pcieep_cfg020_s cn56xx;
-	struct cvmx_pcieep_cfg020_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg021 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg021_s {
-		uint32_t lmsi:30;
-		uint32_t reserved_0_1:2;
-	} s;
-	struct cvmx_pcieep_cfg021_s cn52xx;
-	struct cvmx_pcieep_cfg021_s cn52xxp1;
-	struct cvmx_pcieep_cfg021_s cn56xx;
-	struct cvmx_pcieep_cfg021_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg022 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg022_s {
-		uint32_t umsi:32;
-	} s;
-	struct cvmx_pcieep_cfg022_s cn52xx;
-	struct cvmx_pcieep_cfg022_s cn52xxp1;
-	struct cvmx_pcieep_cfg022_s cn56xx;
-	struct cvmx_pcieep_cfg022_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg023 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg023_s {
-		uint32_t reserved_16_31:16;
-		uint32_t msimd:16;
-	} s;
-	struct cvmx_pcieep_cfg023_s cn52xx;
-	struct cvmx_pcieep_cfg023_s cn52xxp1;
-	struct cvmx_pcieep_cfg023_s cn56xx;
-	struct cvmx_pcieep_cfg023_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg028 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg028_s {
-		uint32_t reserved_30_31:2;
-		uint32_t imn:5;
-		uint32_t si:1;
-		uint32_t dpt:4;
-		uint32_t pciecv:4;
-		uint32_t ncp:8;
-		uint32_t pcieid:8;
-	} s;
-	struct cvmx_pcieep_cfg028_s cn52xx;
-	struct cvmx_pcieep_cfg028_s cn52xxp1;
-	struct cvmx_pcieep_cfg028_s cn56xx;
-	struct cvmx_pcieep_cfg028_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg029 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg029_s {
-		uint32_t reserved_28_31:4;
-		uint32_t cspls:2;
-		uint32_t csplv:8;
-		uint32_t reserved_16_17:2;
-		uint32_t rber:1;
-		uint32_t reserved_12_14:3;
-		uint32_t el1al:3;
-		uint32_t el0al:3;
-		uint32_t etfs:1;
-		uint32_t pfs:2;
-		uint32_t mpss:3;
-	} s;
-	struct cvmx_pcieep_cfg029_s cn52xx;
-	struct cvmx_pcieep_cfg029_s cn52xxp1;
-	struct cvmx_pcieep_cfg029_s cn56xx;
-	struct cvmx_pcieep_cfg029_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg030 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg030_s {
-		uint32_t reserved_22_31:10;
-		uint32_t tp:1;
-		uint32_t ap_d:1;
-		uint32_t ur_d:1;
-		uint32_t fe_d:1;
-		uint32_t nfe_d:1;
-		uint32_t ce_d:1;
-		uint32_t reserved_15_15:1;
-		uint32_t mrrs:3;
-		uint32_t ns_en:1;
-		uint32_t ap_en:1;
-		uint32_t pf_en:1;
-		uint32_t etf_en:1;
-		uint32_t mps:3;
-		uint32_t ro_en:1;
-		uint32_t ur_en:1;
-		uint32_t fe_en:1;
-		uint32_t nfe_en:1;
-		uint32_t ce_en:1;
-	} s;
-	struct cvmx_pcieep_cfg030_s cn52xx;
-	struct cvmx_pcieep_cfg030_s cn52xxp1;
-	struct cvmx_pcieep_cfg030_s cn56xx;
-	struct cvmx_pcieep_cfg030_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg031 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg031_s {
-		uint32_t pnum:8;
-		uint32_t reserved_22_23:2;
-		uint32_t lbnc:1;
-		uint32_t dllarc:1;
-		uint32_t sderc:1;
-		uint32_t cpm:1;
-		uint32_t l1el:3;
-		uint32_t l0el:3;
-		uint32_t aslpms:2;
-		uint32_t mlw:6;
-		uint32_t mls:4;
-	} s;
-	struct cvmx_pcieep_cfg031_s cn52xx;
-	struct cvmx_pcieep_cfg031_s cn52xxp1;
-	struct cvmx_pcieep_cfg031_s cn56xx;
-	struct cvmx_pcieep_cfg031_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg032 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg032_s {
-		uint32_t reserved_30_31:2;
-		uint32_t dlla:1;
-		uint32_t scc:1;
-		uint32_t lt:1;
-		uint32_t reserved_26_26:1;
-		uint32_t nlw:6;
-		uint32_t ls:4;
-		uint32_t reserved_10_15:6;
-		uint32_t hawd:1;
-		uint32_t ecpm:1;
-		uint32_t es:1;
-		uint32_t ccc:1;
-		uint32_t rl:1;
-		uint32_t ld:1;
-		uint32_t rcb:1;
-		uint32_t reserved_2_2:1;
-		uint32_t aslpc:2;
-	} s;
-	struct cvmx_pcieep_cfg032_s cn52xx;
-	struct cvmx_pcieep_cfg032_s cn52xxp1;
-	struct cvmx_pcieep_cfg032_s cn56xx;
-	struct cvmx_pcieep_cfg032_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg033 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg033_s {
-		uint32_t ps_num:13;
-		uint32_t nccs:1;
-		uint32_t emip:1;
-		uint32_t sp_ls:2;
-		uint32_t sp_lv:8;
-		uint32_t hp_c:1;
-		uint32_t hp_s:1;
-		uint32_t pip:1;
-		uint32_t aip:1;
-		uint32_t mrlsp:1;
-		uint32_t pcp:1;
-		uint32_t abp:1;
-	} s;
-	struct cvmx_pcieep_cfg033_s cn52xx;
-	struct cvmx_pcieep_cfg033_s cn52xxp1;
-	struct cvmx_pcieep_cfg033_s cn56xx;
-	struct cvmx_pcieep_cfg033_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg034 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg034_s {
-		uint32_t reserved_25_31:7;
-		uint32_t dlls_c:1;
-		uint32_t emis:1;
-		uint32_t pds:1;
-		uint32_t mrlss:1;
-		uint32_t ccint_d:1;
-		uint32_t pd_c:1;
-		uint32_t mrls_c:1;
-		uint32_t pf_d:1;
-		uint32_t abp_d:1;
-		uint32_t reserved_13_15:3;
-		uint32_t dlls_en:1;
-		uint32_t emic:1;
-		uint32_t pcc:1;
-		uint32_t pic:2;
-		uint32_t aic:2;
-		uint32_t hpint_en:1;
-		uint32_t ccint_en:1;
-		uint32_t pd_en:1;
-		uint32_t mrls_en:1;
-		uint32_t pf_en:1;
-		uint32_t abp_en:1;
-	} s;
-	struct cvmx_pcieep_cfg034_s cn52xx;
-	struct cvmx_pcieep_cfg034_s cn52xxp1;
-	struct cvmx_pcieep_cfg034_s cn56xx;
-	struct cvmx_pcieep_cfg034_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg037 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg037_s {
-		uint32_t reserved_5_31:27;
-		uint32_t ctds:1;
-		uint32_t ctrs:4;
-	} s;
-	struct cvmx_pcieep_cfg037_s cn52xx;
-	struct cvmx_pcieep_cfg037_s cn52xxp1;
-	struct cvmx_pcieep_cfg037_s cn56xx;
-	struct cvmx_pcieep_cfg037_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg038 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg038_s {
-		uint32_t reserved_5_31:27;
-		uint32_t ctd:1;
-		uint32_t ctv:4;
-	} s;
-	struct cvmx_pcieep_cfg038_s cn52xx;
-	struct cvmx_pcieep_cfg038_s cn52xxp1;
-	struct cvmx_pcieep_cfg038_s cn56xx;
-	struct cvmx_pcieep_cfg038_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg039 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg039_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pcieep_cfg039_s cn52xx;
-	struct cvmx_pcieep_cfg039_s cn52xxp1;
-	struct cvmx_pcieep_cfg039_s cn56xx;
-	struct cvmx_pcieep_cfg039_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg040 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg040_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pcieep_cfg040_s cn52xx;
-	struct cvmx_pcieep_cfg040_s cn52xxp1;
-	struct cvmx_pcieep_cfg040_s cn56xx;
-	struct cvmx_pcieep_cfg040_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg041 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg041_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pcieep_cfg041_s cn52xx;
-	struct cvmx_pcieep_cfg041_s cn52xxp1;
-	struct cvmx_pcieep_cfg041_s cn56xx;
-	struct cvmx_pcieep_cfg041_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg042 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg042_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pcieep_cfg042_s cn52xx;
-	struct cvmx_pcieep_cfg042_s cn52xxp1;
-	struct cvmx_pcieep_cfg042_s cn56xx;
-	struct cvmx_pcieep_cfg042_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg064 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg064_s {
-		uint32_t nco:12;
-		uint32_t cv:4;
-		uint32_t pcieec:16;
-	} s;
-	struct cvmx_pcieep_cfg064_s cn52xx;
-	struct cvmx_pcieep_cfg064_s cn52xxp1;
-	struct cvmx_pcieep_cfg064_s cn56xx;
-	struct cvmx_pcieep_cfg064_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg065 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg065_s {
-		uint32_t reserved_21_31:11;
-		uint32_t ures:1;
-		uint32_t ecrces:1;
-		uint32_t mtlps:1;
-		uint32_t ros:1;
-		uint32_t ucs:1;
-		uint32_t cas:1;
-		uint32_t cts:1;
-		uint32_t fcpes:1;
-		uint32_t ptlps:1;
-		uint32_t reserved_6_11:6;
-		uint32_t sdes:1;
-		uint32_t dlpes:1;
-		uint32_t reserved_0_3:4;
-	} s;
-	struct cvmx_pcieep_cfg065_s cn52xx;
-	struct cvmx_pcieep_cfg065_s cn52xxp1;
-	struct cvmx_pcieep_cfg065_s cn56xx;
-	struct cvmx_pcieep_cfg065_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg066 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg066_s {
-		uint32_t reserved_21_31:11;
-		uint32_t urem:1;
-		uint32_t ecrcem:1;
-		uint32_t mtlpm:1;
-		uint32_t rom:1;
-		uint32_t ucm:1;
-		uint32_t cam:1;
-		uint32_t ctm:1;
-		uint32_t fcpem:1;
-		uint32_t ptlpm:1;
-		uint32_t reserved_6_11:6;
-		uint32_t sdem:1;
-		uint32_t dlpem:1;
-		uint32_t reserved_0_3:4;
-	} s;
-	struct cvmx_pcieep_cfg066_s cn52xx;
-	struct cvmx_pcieep_cfg066_s cn52xxp1;
-	struct cvmx_pcieep_cfg066_s cn56xx;
-	struct cvmx_pcieep_cfg066_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg067 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg067_s {
-		uint32_t reserved_21_31:11;
-		uint32_t ures:1;
-		uint32_t ecrces:1;
-		uint32_t mtlps:1;
-		uint32_t ros:1;
-		uint32_t ucs:1;
-		uint32_t cas:1;
-		uint32_t cts:1;
-		uint32_t fcpes:1;
-		uint32_t ptlps:1;
-		uint32_t reserved_6_11:6;
-		uint32_t sdes:1;
-		uint32_t dlpes:1;
-		uint32_t reserved_0_3:4;
-	} s;
-	struct cvmx_pcieep_cfg067_s cn52xx;
-	struct cvmx_pcieep_cfg067_s cn52xxp1;
-	struct cvmx_pcieep_cfg067_s cn56xx;
-	struct cvmx_pcieep_cfg067_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg068 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg068_s {
-		uint32_t reserved_14_31:18;
-		uint32_t anfes:1;
-		uint32_t rtts:1;
-		uint32_t reserved_9_11:3;
-		uint32_t rnrs:1;
-		uint32_t bdllps:1;
-		uint32_t btlps:1;
-		uint32_t reserved_1_5:5;
-		uint32_t res:1;
-	} s;
-	struct cvmx_pcieep_cfg068_s cn52xx;
-	struct cvmx_pcieep_cfg068_s cn52xxp1;
-	struct cvmx_pcieep_cfg068_s cn56xx;
-	struct cvmx_pcieep_cfg068_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg069 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg069_s {
-		uint32_t reserved_14_31:18;
-		uint32_t anfem:1;
-		uint32_t rttm:1;
-		uint32_t reserved_9_11:3;
-		uint32_t rnrm:1;
-		uint32_t bdllpm:1;
-		uint32_t btlpm:1;
-		uint32_t reserved_1_5:5;
-		uint32_t rem:1;
-	} s;
-	struct cvmx_pcieep_cfg069_s cn52xx;
-	struct cvmx_pcieep_cfg069_s cn52xxp1;
-	struct cvmx_pcieep_cfg069_s cn56xx;
-	struct cvmx_pcieep_cfg069_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg070 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg070_s {
-		uint32_t reserved_9_31:23;
-		uint32_t ce:1;
-		uint32_t cc:1;
-		uint32_t ge:1;
-		uint32_t gc:1;
-		uint32_t fep:5;
-	} s;
-	struct cvmx_pcieep_cfg070_s cn52xx;
-	struct cvmx_pcieep_cfg070_s cn52xxp1;
-	struct cvmx_pcieep_cfg070_s cn56xx;
-	struct cvmx_pcieep_cfg070_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg071 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg071_s {
-		uint32_t dword1:32;
-	} s;
-	struct cvmx_pcieep_cfg071_s cn52xx;
-	struct cvmx_pcieep_cfg071_s cn52xxp1;
-	struct cvmx_pcieep_cfg071_s cn56xx;
-	struct cvmx_pcieep_cfg071_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg072 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg072_s {
-		uint32_t dword2:32;
-	} s;
-	struct cvmx_pcieep_cfg072_s cn52xx;
-	struct cvmx_pcieep_cfg072_s cn52xxp1;
-	struct cvmx_pcieep_cfg072_s cn56xx;
-	struct cvmx_pcieep_cfg072_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg073 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg073_s {
-		uint32_t dword3:32;
-	} s;
-	struct cvmx_pcieep_cfg073_s cn52xx;
-	struct cvmx_pcieep_cfg073_s cn52xxp1;
-	struct cvmx_pcieep_cfg073_s cn56xx;
-	struct cvmx_pcieep_cfg073_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg074 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg074_s {
-		uint32_t dword4:32;
-	} s;
-	struct cvmx_pcieep_cfg074_s cn52xx;
-	struct cvmx_pcieep_cfg074_s cn52xxp1;
-	struct cvmx_pcieep_cfg074_s cn56xx;
-	struct cvmx_pcieep_cfg074_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg448 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg448_s {
-		uint32_t rtl:16;
-		uint32_t rtltl:16;
-	} s;
-	struct cvmx_pcieep_cfg448_s cn52xx;
-	struct cvmx_pcieep_cfg448_s cn52xxp1;
-	struct cvmx_pcieep_cfg448_s cn56xx;
-	struct cvmx_pcieep_cfg448_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg449 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg449_s {
-		uint32_t omr:32;
-	} s;
-	struct cvmx_pcieep_cfg449_s cn52xx;
-	struct cvmx_pcieep_cfg449_s cn52xxp1;
-	struct cvmx_pcieep_cfg449_s cn56xx;
-	struct cvmx_pcieep_cfg449_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg450 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg450_s {
-		uint32_t lpec:8;
-		uint32_t reserved_22_23:2;
-		uint32_t link_state:6;
-		uint32_t force_link:1;
-		uint32_t reserved_8_14:7;
-		uint32_t link_num:8;
-	} s;
-	struct cvmx_pcieep_cfg450_s cn52xx;
-	struct cvmx_pcieep_cfg450_s cn52xxp1;
-	struct cvmx_pcieep_cfg450_s cn56xx;
-	struct cvmx_pcieep_cfg450_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg451 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg451_s {
-		uint32_t reserved_30_31:2;
-		uint32_t l1el:3;
-		uint32_t l0el:3;
-		uint32_t n_fts_cc:8;
-		uint32_t n_fts:8;
-		uint32_t ack_freq:8;
-	} s;
-	struct cvmx_pcieep_cfg451_s cn52xx;
-	struct cvmx_pcieep_cfg451_s cn52xxp1;
-	struct cvmx_pcieep_cfg451_s cn56xx;
-	struct cvmx_pcieep_cfg451_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg452 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg452_s {
-		uint32_t reserved_26_31:6;
-		uint32_t eccrc:1;
-		uint32_t reserved_22_24:3;
-		uint32_t lme:6;
-		uint32_t reserved_8_15:8;
-		uint32_t flm:1;
-		uint32_t reserved_6_6:1;
-		uint32_t dllle:1;
-		uint32_t reserved_4_4:1;
-		uint32_t ra:1;
-		uint32_t le:1;
-		uint32_t sd:1;
-		uint32_t omr:1;
-	} s;
-	struct cvmx_pcieep_cfg452_s cn52xx;
-	struct cvmx_pcieep_cfg452_s cn52xxp1;
-	struct cvmx_pcieep_cfg452_s cn56xx;
-	struct cvmx_pcieep_cfg452_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg453 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg453_s {
-		uint32_t dlld:1;
-		uint32_t reserved_26_30:5;
-		uint32_t ack_nak:1;
-		uint32_t fcd:1;
-		uint32_t ilst:24;
-	} s;
-	struct cvmx_pcieep_cfg453_s cn52xx;
-	struct cvmx_pcieep_cfg453_s cn52xxp1;
-	struct cvmx_pcieep_cfg453_s cn56xx;
-	struct cvmx_pcieep_cfg453_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg454 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg454_s {
-		uint32_t reserved_29_31:3;
-		uint32_t tmfcwt:5;
-		uint32_t tmanlt:5;
-		uint32_t tmrt:5;
-		uint32_t reserved_11_13:3;
-		uint32_t nskps:3;
-		uint32_t reserved_4_7:4;
-		uint32_t ntss:4;
-	} s;
-	struct cvmx_pcieep_cfg454_s cn52xx;
-	struct cvmx_pcieep_cfg454_s cn52xxp1;
-	struct cvmx_pcieep_cfg454_s cn56xx;
-	struct cvmx_pcieep_cfg454_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg455 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg455_s {
-		uint32_t m_cfg0_filt:1;
-		uint32_t m_io_filt:1;
-		uint32_t msg_ctrl:1;
-		uint32_t m_cpl_ecrc_filt:1;
-		uint32_t m_ecrc_filt:1;
-		uint32_t m_cpl_len_err:1;
-		uint32_t m_cpl_attr_err:1;
-		uint32_t m_cpl_tc_err:1;
-		uint32_t m_cpl_fun_err:1;
-		uint32_t m_cpl_rid_err:1;
-		uint32_t m_cpl_tag_err:1;
-		uint32_t m_lk_filt:1;
-		uint32_t m_cfg1_filt:1;
-		uint32_t m_bar_match:1;
-		uint32_t m_pois_filt:1;
-		uint32_t m_fun:1;
-		uint32_t dfcwt:1;
-		uint32_t reserved_11_14:4;
-		uint32_t skpiv:11;
-	} s;
-	struct cvmx_pcieep_cfg455_s cn52xx;
-	struct cvmx_pcieep_cfg455_s cn52xxp1;
-	struct cvmx_pcieep_cfg455_s cn56xx;
-	struct cvmx_pcieep_cfg455_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg456 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg456_s {
-		uint32_t reserved_2_31:30;
-		uint32_t m_vend1_drp:1;
-		uint32_t m_vend0_drp:1;
-	} s;
-	struct cvmx_pcieep_cfg456_s cn52xx;
-	struct cvmx_pcieep_cfg456_s cn52xxp1;
-	struct cvmx_pcieep_cfg456_s cn56xx;
-	struct cvmx_pcieep_cfg456_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg458 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg458_s {
-		uint32_t dbg_info_l32:32;
-	} s;
-	struct cvmx_pcieep_cfg458_s cn52xx;
-	struct cvmx_pcieep_cfg458_s cn52xxp1;
-	struct cvmx_pcieep_cfg458_s cn56xx;
-	struct cvmx_pcieep_cfg458_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg459 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg459_s {
-		uint32_t dbg_info_u32:32;
-	} s;
-	struct cvmx_pcieep_cfg459_s cn52xx;
-	struct cvmx_pcieep_cfg459_s cn52xxp1;
-	struct cvmx_pcieep_cfg459_s cn56xx;
-	struct cvmx_pcieep_cfg459_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg460 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg460_s {
-		uint32_t reserved_20_31:12;
-		uint32_t tphfcc:8;
-		uint32_t tpdfcc:12;
-	} s;
-	struct cvmx_pcieep_cfg460_s cn52xx;
-	struct cvmx_pcieep_cfg460_s cn52xxp1;
-	struct cvmx_pcieep_cfg460_s cn56xx;
-	struct cvmx_pcieep_cfg460_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg461 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg461_s {
-		uint32_t reserved_20_31:12;
-		uint32_t tchfcc:8;
-		uint32_t tcdfcc:12;
-	} s;
-	struct cvmx_pcieep_cfg461_s cn52xx;
-	struct cvmx_pcieep_cfg461_s cn52xxp1;
-	struct cvmx_pcieep_cfg461_s cn56xx;
-	struct cvmx_pcieep_cfg461_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg462 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg462_s {
-		uint32_t reserved_20_31:12;
-		uint32_t tchfcc:8;
-		uint32_t tcdfcc:12;
-	} s;
-	struct cvmx_pcieep_cfg462_s cn52xx;
-	struct cvmx_pcieep_cfg462_s cn52xxp1;
-	struct cvmx_pcieep_cfg462_s cn56xx;
-	struct cvmx_pcieep_cfg462_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg463 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg463_s {
-		uint32_t reserved_3_31:29;
-		uint32_t rqne:1;
-		uint32_t trbne:1;
-		uint32_t rtlpfccnr:1;
-	} s;
-	struct cvmx_pcieep_cfg463_s cn52xx;
-	struct cvmx_pcieep_cfg463_s cn52xxp1;
-	struct cvmx_pcieep_cfg463_s cn56xx;
-	struct cvmx_pcieep_cfg463_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg464 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg464_s {
-		uint32_t wrr_vc3:8;
-		uint32_t wrr_vc2:8;
-		uint32_t wrr_vc1:8;
-		uint32_t wrr_vc0:8;
-	} s;
-	struct cvmx_pcieep_cfg464_s cn52xx;
-	struct cvmx_pcieep_cfg464_s cn52xxp1;
-	struct cvmx_pcieep_cfg464_s cn56xx;
-	struct cvmx_pcieep_cfg464_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg465 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg465_s {
-		uint32_t wrr_vc7:8;
-		uint32_t wrr_vc6:8;
-		uint32_t wrr_vc5:8;
-		uint32_t wrr_vc4:8;
-	} s;
-	struct cvmx_pcieep_cfg465_s cn52xx;
-	struct cvmx_pcieep_cfg465_s cn52xxp1;
-	struct cvmx_pcieep_cfg465_s cn56xx;
-	struct cvmx_pcieep_cfg465_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg466 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg466_s {
-		uint32_t rx_queue_order:1;
-		uint32_t type_ordering:1;
-		uint32_t reserved_24_29:6;
-		uint32_t queue_mode:3;
-		uint32_t reserved_20_20:1;
-		uint32_t header_credits:8;
-		uint32_t data_credits:12;
-	} s;
-	struct cvmx_pcieep_cfg466_s cn52xx;
-	struct cvmx_pcieep_cfg466_s cn52xxp1;
-	struct cvmx_pcieep_cfg466_s cn56xx;
-	struct cvmx_pcieep_cfg466_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg467 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg467_s {
-		uint32_t reserved_24_31:8;
-		uint32_t queue_mode:3;
-		uint32_t reserved_20_20:1;
-		uint32_t header_credits:8;
-		uint32_t data_credits:12;
-	} s;
-	struct cvmx_pcieep_cfg467_s cn52xx;
-	struct cvmx_pcieep_cfg467_s cn52xxp1;
-	struct cvmx_pcieep_cfg467_s cn56xx;
-	struct cvmx_pcieep_cfg467_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg468 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg468_s {
-		uint32_t reserved_24_31:8;
-		uint32_t queue_mode:3;
-		uint32_t reserved_20_20:1;
-		uint32_t header_credits:8;
-		uint32_t data_credits:12;
-	} s;
-	struct cvmx_pcieep_cfg468_s cn52xx;
-	struct cvmx_pcieep_cfg468_s cn52xxp1;
-	struct cvmx_pcieep_cfg468_s cn56xx;
-	struct cvmx_pcieep_cfg468_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg490 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg490_s {
-		uint32_t reserved_26_31:6;
-		uint32_t header_depth:10;
-		uint32_t reserved_14_15:2;
-		uint32_t data_depth:14;
-	} s;
-	struct cvmx_pcieep_cfg490_s cn52xx;
-	struct cvmx_pcieep_cfg490_s cn52xxp1;
-	struct cvmx_pcieep_cfg490_s cn56xx;
-	struct cvmx_pcieep_cfg490_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg491 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg491_s {
-		uint32_t reserved_26_31:6;
-		uint32_t header_depth:10;
-		uint32_t reserved_14_15:2;
-		uint32_t data_depth:14;
-	} s;
-	struct cvmx_pcieep_cfg491_s cn52xx;
-	struct cvmx_pcieep_cfg491_s cn52xxp1;
-	struct cvmx_pcieep_cfg491_s cn56xx;
-	struct cvmx_pcieep_cfg491_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg492 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg492_s {
-		uint32_t reserved_26_31:6;
-		uint32_t header_depth:10;
-		uint32_t reserved_14_15:2;
-		uint32_t data_depth:14;
-	} s;
-	struct cvmx_pcieep_cfg492_s cn52xx;
-	struct cvmx_pcieep_cfg492_s cn52xxp1;
-	struct cvmx_pcieep_cfg492_s cn56xx;
-	struct cvmx_pcieep_cfg492_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg516 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg516_s {
-		uint32_t phy_stat:32;
-	} s;
-	struct cvmx_pcieep_cfg516_s cn52xx;
-	struct cvmx_pcieep_cfg516_s cn52xxp1;
-	struct cvmx_pcieep_cfg516_s cn56xx;
-	struct cvmx_pcieep_cfg516_s cn56xxp1;
-};
-
-union cvmx_pcieep_cfg517 {
-	uint32_t u32;
-	struct cvmx_pcieep_cfg517_s {
-		uint32_t phy_ctrl:32;
-	} s;
-	struct cvmx_pcieep_cfg517_s cn52xx;
-	struct cvmx_pcieep_cfg517_s cn52xxp1;
-	struct cvmx_pcieep_cfg517_s cn56xx;
-	struct cvmx_pcieep_cfg517_s cn56xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-pciercx-defs.h b/arch/mips/include/asm/octeon/cvmx-pciercx-defs.h
deleted file mode 100644
index 75574c9..0000000
--- a/arch/mips/include/asm/octeon/cvmx-pciercx-defs.h
+++ /dev/null
@@ -1,1397 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_PCIERCX_DEFS_H__
-#define __CVMX_PCIERCX_DEFS_H__
-
-#define CVMX_PCIERCX_CFG000(offset) \
-	 (0x0000000000000000ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG001(offset) \
-	 (0x0000000000000004ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG002(offset) \
-	 (0x0000000000000008ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG003(offset) \
-	 (0x000000000000000Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG004(offset) \
-	 (0x0000000000000010ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG005(offset) \
-	 (0x0000000000000014ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG006(offset) \
-	 (0x0000000000000018ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG007(offset) \
-	 (0x000000000000001Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG008(offset) \
-	 (0x0000000000000020ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG009(offset) \
-	 (0x0000000000000024ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG010(offset) \
-	 (0x0000000000000028ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG011(offset) \
-	 (0x000000000000002Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG012(offset) \
-	 (0x0000000000000030ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG013(offset) \
-	 (0x0000000000000034ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG014(offset) \
-	 (0x0000000000000038ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG015(offset) \
-	 (0x000000000000003Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG016(offset) \
-	 (0x0000000000000040ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG017(offset) \
-	 (0x0000000000000044ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG020(offset) \
-	 (0x0000000000000050ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG021(offset) \
-	 (0x0000000000000054ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG022(offset) \
-	 (0x0000000000000058ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG023(offset) \
-	 (0x000000000000005Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG028(offset) \
-	 (0x0000000000000070ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG029(offset) \
-	 (0x0000000000000074ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG030(offset) \
-	 (0x0000000000000078ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG031(offset) \
-	 (0x000000000000007Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG032(offset) \
-	 (0x0000000000000080ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG033(offset) \
-	 (0x0000000000000084ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG034(offset) \
-	 (0x0000000000000088ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG035(offset) \
-	 (0x000000000000008Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG036(offset) \
-	 (0x0000000000000090ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG037(offset) \
-	 (0x0000000000000094ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG038(offset) \
-	 (0x0000000000000098ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG039(offset) \
-	 (0x000000000000009Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG040(offset) \
-	 (0x00000000000000A0ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG041(offset) \
-	 (0x00000000000000A4ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG042(offset) \
-	 (0x00000000000000A8ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG064(offset) \
-	 (0x0000000000000100ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG065(offset) \
-	 (0x0000000000000104ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG066(offset) \
-	 (0x0000000000000108ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG067(offset) \
-	 (0x000000000000010Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG068(offset) \
-	 (0x0000000000000110ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG069(offset) \
-	 (0x0000000000000114ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG070(offset) \
-	 (0x0000000000000118ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG071(offset) \
-	 (0x000000000000011Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG072(offset) \
-	 (0x0000000000000120ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG073(offset) \
-	 (0x0000000000000124ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG074(offset) \
-	 (0x0000000000000128ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG075(offset) \
-	 (0x000000000000012Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG076(offset) \
-	 (0x0000000000000130ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG077(offset) \
-	 (0x0000000000000134ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG448(offset) \
-	 (0x0000000000000700ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG449(offset) \
-	 (0x0000000000000704ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG450(offset) \
-	 (0x0000000000000708ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG451(offset) \
-	 (0x000000000000070Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG452(offset) \
-	 (0x0000000000000710ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG453(offset) \
-	 (0x0000000000000714ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG454(offset) \
-	 (0x0000000000000718ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG455(offset) \
-	 (0x000000000000071Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG456(offset) \
-	 (0x0000000000000720ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG458(offset) \
-	 (0x0000000000000728ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG459(offset) \
-	 (0x000000000000072Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG460(offset) \
-	 (0x0000000000000730ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG461(offset) \
-	 (0x0000000000000734ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG462(offset) \
-	 (0x0000000000000738ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG463(offset) \
-	 (0x000000000000073Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG464(offset) \
-	 (0x0000000000000740ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG465(offset) \
-	 (0x0000000000000744ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG466(offset) \
-	 (0x0000000000000748ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG467(offset) \
-	 (0x000000000000074Cull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG468(offset) \
-	 (0x0000000000000750ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG490(offset) \
-	 (0x00000000000007A8ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG491(offset) \
-	 (0x00000000000007ACull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG492(offset) \
-	 (0x00000000000007B0ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG516(offset) \
-	 (0x0000000000000810ull + (((offset) & 1) * 0))
-#define CVMX_PCIERCX_CFG517(offset) \
-	 (0x0000000000000814ull + (((offset) & 1) * 0))
-
-union cvmx_pciercx_cfg000 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg000_s {
-		uint32_t devid:16;
-		uint32_t vendid:16;
-	} s;
-	struct cvmx_pciercx_cfg000_s cn52xx;
-	struct cvmx_pciercx_cfg000_s cn52xxp1;
-	struct cvmx_pciercx_cfg000_s cn56xx;
-	struct cvmx_pciercx_cfg000_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg001 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg001_s {
-		uint32_t dpe:1;
-		uint32_t sse:1;
-		uint32_t rma:1;
-		uint32_t rta:1;
-		uint32_t sta:1;
-		uint32_t devt:2;
-		uint32_t mdpe:1;
-		uint32_t fbb:1;
-		uint32_t reserved_22_22:1;
-		uint32_t m66:1;
-		uint32_t cl:1;
-		uint32_t i_stat:1;
-		uint32_t reserved_11_18:8;
-		uint32_t i_dis:1;
-		uint32_t fbbe:1;
-		uint32_t see:1;
-		uint32_t ids_wcc:1;
-		uint32_t per:1;
-		uint32_t vps:1;
-		uint32_t mwice:1;
-		uint32_t scse:1;
-		uint32_t me:1;
-		uint32_t msae:1;
-		uint32_t isae:1;
-	} s;
-	struct cvmx_pciercx_cfg001_s cn52xx;
-	struct cvmx_pciercx_cfg001_s cn52xxp1;
-	struct cvmx_pciercx_cfg001_s cn56xx;
-	struct cvmx_pciercx_cfg001_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg002 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg002_s {
-		uint32_t bcc:8;
-		uint32_t sc:8;
-		uint32_t pi:8;
-		uint32_t rid:8;
-	} s;
-	struct cvmx_pciercx_cfg002_s cn52xx;
-	struct cvmx_pciercx_cfg002_s cn52xxp1;
-	struct cvmx_pciercx_cfg002_s cn56xx;
-	struct cvmx_pciercx_cfg002_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg003 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg003_s {
-		uint32_t bist:8;
-		uint32_t mfd:1;
-		uint32_t chf:7;
-		uint32_t lt:8;
-		uint32_t cls:8;
-	} s;
-	struct cvmx_pciercx_cfg003_s cn52xx;
-	struct cvmx_pciercx_cfg003_s cn52xxp1;
-	struct cvmx_pciercx_cfg003_s cn56xx;
-	struct cvmx_pciercx_cfg003_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg004 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg004_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pciercx_cfg004_s cn52xx;
-	struct cvmx_pciercx_cfg004_s cn52xxp1;
-	struct cvmx_pciercx_cfg004_s cn56xx;
-	struct cvmx_pciercx_cfg004_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg005 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg005_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pciercx_cfg005_s cn52xx;
-	struct cvmx_pciercx_cfg005_s cn52xxp1;
-	struct cvmx_pciercx_cfg005_s cn56xx;
-	struct cvmx_pciercx_cfg005_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg006 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg006_s {
-		uint32_t slt:8;
-		uint32_t subbnum:8;
-		uint32_t sbnum:8;
-		uint32_t pbnum:8;
-	} s;
-	struct cvmx_pciercx_cfg006_s cn52xx;
-	struct cvmx_pciercx_cfg006_s cn52xxp1;
-	struct cvmx_pciercx_cfg006_s cn56xx;
-	struct cvmx_pciercx_cfg006_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg007 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg007_s {
-		uint32_t dpe:1;
-		uint32_t sse:1;
-		uint32_t rma:1;
-		uint32_t rta:1;
-		uint32_t sta:1;
-		uint32_t devt:2;
-		uint32_t mdpe:1;
-		uint32_t fbb:1;
-		uint32_t reserved_22_22:1;
-		uint32_t m66:1;
-		uint32_t reserved_16_20:5;
-		uint32_t lio_limi:4;
-		uint32_t reserved_9_11:3;
-		uint32_t io32b:1;
-		uint32_t lio_base:4;
-		uint32_t reserved_1_3:3;
-		uint32_t io32a:1;
-	} s;
-	struct cvmx_pciercx_cfg007_s cn52xx;
-	struct cvmx_pciercx_cfg007_s cn52xxp1;
-	struct cvmx_pciercx_cfg007_s cn56xx;
-	struct cvmx_pciercx_cfg007_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg008 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg008_s {
-		uint32_t ml_addr:12;
-		uint32_t reserved_16_19:4;
-		uint32_t mb_addr:12;
-		uint32_t reserved_0_3:4;
-	} s;
-	struct cvmx_pciercx_cfg008_s cn52xx;
-	struct cvmx_pciercx_cfg008_s cn52xxp1;
-	struct cvmx_pciercx_cfg008_s cn56xx;
-	struct cvmx_pciercx_cfg008_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg009 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg009_s {
-		uint32_t lmem_limit:12;
-		uint32_t reserved_17_19:3;
-		uint32_t mem64b:1;
-		uint32_t lmem_base:12;
-		uint32_t reserved_1_3:3;
-		uint32_t mem64a:1;
-	} s;
-	struct cvmx_pciercx_cfg009_s cn52xx;
-	struct cvmx_pciercx_cfg009_s cn52xxp1;
-	struct cvmx_pciercx_cfg009_s cn56xx;
-	struct cvmx_pciercx_cfg009_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg010 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg010_s {
-		uint32_t umem_base:32;
-	} s;
-	struct cvmx_pciercx_cfg010_s cn52xx;
-	struct cvmx_pciercx_cfg010_s cn52xxp1;
-	struct cvmx_pciercx_cfg010_s cn56xx;
-	struct cvmx_pciercx_cfg010_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg011 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg011_s {
-		uint32_t umem_limit:32;
-	} s;
-	struct cvmx_pciercx_cfg011_s cn52xx;
-	struct cvmx_pciercx_cfg011_s cn52xxp1;
-	struct cvmx_pciercx_cfg011_s cn56xx;
-	struct cvmx_pciercx_cfg011_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg012 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg012_s {
-		uint32_t uio_limit:16;
-		uint32_t uio_base:16;
-	} s;
-	struct cvmx_pciercx_cfg012_s cn52xx;
-	struct cvmx_pciercx_cfg012_s cn52xxp1;
-	struct cvmx_pciercx_cfg012_s cn56xx;
-	struct cvmx_pciercx_cfg012_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg013 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg013_s {
-		uint32_t reserved_8_31:24;
-		uint32_t cp:8;
-	} s;
-	struct cvmx_pciercx_cfg013_s cn52xx;
-	struct cvmx_pciercx_cfg013_s cn52xxp1;
-	struct cvmx_pciercx_cfg013_s cn56xx;
-	struct cvmx_pciercx_cfg013_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg014 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg014_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pciercx_cfg014_s cn52xx;
-	struct cvmx_pciercx_cfg014_s cn52xxp1;
-	struct cvmx_pciercx_cfg014_s cn56xx;
-	struct cvmx_pciercx_cfg014_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg015 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg015_s {
-		uint32_t reserved_28_31:4;
-		uint32_t dtsees:1;
-		uint32_t dts:1;
-		uint32_t sdt:1;
-		uint32_t pdt:1;
-		uint32_t fbbe:1;
-		uint32_t sbrst:1;
-		uint32_t mam:1;
-		uint32_t vga16d:1;
-		uint32_t vgae:1;
-		uint32_t isae:1;
-		uint32_t see:1;
-		uint32_t pere:1;
-		uint32_t inta:8;
-		uint32_t il:8;
-	} s;
-	struct cvmx_pciercx_cfg015_s cn52xx;
-	struct cvmx_pciercx_cfg015_s cn52xxp1;
-	struct cvmx_pciercx_cfg015_s cn56xx;
-	struct cvmx_pciercx_cfg015_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg016 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg016_s {
-		uint32_t pmes:5;
-		uint32_t d2s:1;
-		uint32_t d1s:1;
-		uint32_t auxc:3;
-		uint32_t dsi:1;
-		uint32_t reserved_20_20:1;
-		uint32_t pme_clock:1;
-		uint32_t pmsv:3;
-		uint32_t ncp:8;
-		uint32_t pmcid:8;
-	} s;
-	struct cvmx_pciercx_cfg016_s cn52xx;
-	struct cvmx_pciercx_cfg016_s cn52xxp1;
-	struct cvmx_pciercx_cfg016_s cn56xx;
-	struct cvmx_pciercx_cfg016_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg017 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg017_s {
-		uint32_t pmdia:8;
-		uint32_t bpccee:1;
-		uint32_t bd3h:1;
-		uint32_t reserved_16_21:6;
-		uint32_t pmess:1;
-		uint32_t pmedsia:2;
-		uint32_t pmds:4;
-		uint32_t pmeens:1;
-		uint32_t reserved_4_7:4;
-		uint32_t nsr:1;
-		uint32_t reserved_2_2:1;
-		uint32_t ps:2;
-	} s;
-	struct cvmx_pciercx_cfg017_s cn52xx;
-	struct cvmx_pciercx_cfg017_s cn52xxp1;
-	struct cvmx_pciercx_cfg017_s cn56xx;
-	struct cvmx_pciercx_cfg017_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg020 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg020_s {
-		uint32_t reserved_24_31:8;
-		uint32_t m64:1;
-		uint32_t mme:3;
-		uint32_t mmc:3;
-		uint32_t msien:1;
-		uint32_t ncp:8;
-		uint32_t msicid:8;
-	} s;
-	struct cvmx_pciercx_cfg020_s cn52xx;
-	struct cvmx_pciercx_cfg020_s cn52xxp1;
-	struct cvmx_pciercx_cfg020_s cn56xx;
-	struct cvmx_pciercx_cfg020_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg021 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg021_s {
-		uint32_t lmsi:30;
-		uint32_t reserved_0_1:2;
-	} s;
-	struct cvmx_pciercx_cfg021_s cn52xx;
-	struct cvmx_pciercx_cfg021_s cn52xxp1;
-	struct cvmx_pciercx_cfg021_s cn56xx;
-	struct cvmx_pciercx_cfg021_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg022 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg022_s {
-		uint32_t umsi:32;
-	} s;
-	struct cvmx_pciercx_cfg022_s cn52xx;
-	struct cvmx_pciercx_cfg022_s cn52xxp1;
-	struct cvmx_pciercx_cfg022_s cn56xx;
-	struct cvmx_pciercx_cfg022_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg023 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg023_s {
-		uint32_t reserved_16_31:16;
-		uint32_t msimd:16;
-	} s;
-	struct cvmx_pciercx_cfg023_s cn52xx;
-	struct cvmx_pciercx_cfg023_s cn52xxp1;
-	struct cvmx_pciercx_cfg023_s cn56xx;
-	struct cvmx_pciercx_cfg023_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg028 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg028_s {
-		uint32_t reserved_30_31:2;
-		uint32_t imn:5;
-		uint32_t si:1;
-		uint32_t dpt:4;
-		uint32_t pciecv:4;
-		uint32_t ncp:8;
-		uint32_t pcieid:8;
-	} s;
-	struct cvmx_pciercx_cfg028_s cn52xx;
-	struct cvmx_pciercx_cfg028_s cn52xxp1;
-	struct cvmx_pciercx_cfg028_s cn56xx;
-	struct cvmx_pciercx_cfg028_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg029 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg029_s {
-		uint32_t reserved_28_31:4;
-		uint32_t cspls:2;
-		uint32_t csplv:8;
-		uint32_t reserved_16_17:2;
-		uint32_t rber:1;
-		uint32_t reserved_12_14:3;
-		uint32_t el1al:3;
-		uint32_t el0al:3;
-		uint32_t etfs:1;
-		uint32_t pfs:2;
-		uint32_t mpss:3;
-	} s;
-	struct cvmx_pciercx_cfg029_s cn52xx;
-	struct cvmx_pciercx_cfg029_s cn52xxp1;
-	struct cvmx_pciercx_cfg029_s cn56xx;
-	struct cvmx_pciercx_cfg029_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg030 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg030_s {
-		uint32_t reserved_22_31:10;
-		uint32_t tp:1;
-		uint32_t ap_d:1;
-		uint32_t ur_d:1;
-		uint32_t fe_d:1;
-		uint32_t nfe_d:1;
-		uint32_t ce_d:1;
-		uint32_t reserved_15_15:1;
-		uint32_t mrrs:3;
-		uint32_t ns_en:1;
-		uint32_t ap_en:1;
-		uint32_t pf_en:1;
-		uint32_t etf_en:1;
-		uint32_t mps:3;
-		uint32_t ro_en:1;
-		uint32_t ur_en:1;
-		uint32_t fe_en:1;
-		uint32_t nfe_en:1;
-		uint32_t ce_en:1;
-	} s;
-	struct cvmx_pciercx_cfg030_s cn52xx;
-	struct cvmx_pciercx_cfg030_s cn52xxp1;
-	struct cvmx_pciercx_cfg030_s cn56xx;
-	struct cvmx_pciercx_cfg030_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg031 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg031_s {
-		uint32_t pnum:8;
-		uint32_t reserved_22_23:2;
-		uint32_t lbnc:1;
-		uint32_t dllarc:1;
-		uint32_t sderc:1;
-		uint32_t cpm:1;
-		uint32_t l1el:3;
-		uint32_t l0el:3;
-		uint32_t aslpms:2;
-		uint32_t mlw:6;
-		uint32_t mls:4;
-	} s;
-	struct cvmx_pciercx_cfg031_s cn52xx;
-	struct cvmx_pciercx_cfg031_s cn52xxp1;
-	struct cvmx_pciercx_cfg031_s cn56xx;
-	struct cvmx_pciercx_cfg031_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg032 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg032_s {
-		uint32_t lab:1;
-		uint32_t lbm:1;
-		uint32_t dlla:1;
-		uint32_t scc:1;
-		uint32_t lt:1;
-		uint32_t reserved_26_26:1;
-		uint32_t nlw:6;
-		uint32_t ls:4;
-		uint32_t reserved_12_15:4;
-		uint32_t lab_int_enb:1;
-		uint32_t lbm_int_enb:1;
-		uint32_t hawd:1;
-		uint32_t ecpm:1;
-		uint32_t es:1;
-		uint32_t ccc:1;
-		uint32_t rl:1;
-		uint32_t ld:1;
-		uint32_t rcb:1;
-		uint32_t reserved_2_2:1;
-		uint32_t aslpc:2;
-	} s;
-	struct cvmx_pciercx_cfg032_s cn52xx;
-	struct cvmx_pciercx_cfg032_s cn52xxp1;
-	struct cvmx_pciercx_cfg032_s cn56xx;
-	struct cvmx_pciercx_cfg032_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg033 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg033_s {
-		uint32_t ps_num:13;
-		uint32_t nccs:1;
-		uint32_t emip:1;
-		uint32_t sp_ls:2;
-		uint32_t sp_lv:8;
-		uint32_t hp_c:1;
-		uint32_t hp_s:1;
-		uint32_t pip:1;
-		uint32_t aip:1;
-		uint32_t mrlsp:1;
-		uint32_t pcp:1;
-		uint32_t abp:1;
-	} s;
-	struct cvmx_pciercx_cfg033_s cn52xx;
-	struct cvmx_pciercx_cfg033_s cn52xxp1;
-	struct cvmx_pciercx_cfg033_s cn56xx;
-	struct cvmx_pciercx_cfg033_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg034 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg034_s {
-		uint32_t reserved_25_31:7;
-		uint32_t dlls_c:1;
-		uint32_t emis:1;
-		uint32_t pds:1;
-		uint32_t mrlss:1;
-		uint32_t ccint_d:1;
-		uint32_t pd_c:1;
-		uint32_t mrls_c:1;
-		uint32_t pf_d:1;
-		uint32_t abp_d:1;
-		uint32_t reserved_13_15:3;
-		uint32_t dlls_en:1;
-		uint32_t emic:1;
-		uint32_t pcc:1;
-		uint32_t pic:2;
-		uint32_t aic:2;
-		uint32_t hpint_en:1;
-		uint32_t ccint_en:1;
-		uint32_t pd_en:1;
-		uint32_t mrls_en:1;
-		uint32_t pf_en:1;
-		uint32_t abp_en:1;
-	} s;
-	struct cvmx_pciercx_cfg034_s cn52xx;
-	struct cvmx_pciercx_cfg034_s cn52xxp1;
-	struct cvmx_pciercx_cfg034_s cn56xx;
-	struct cvmx_pciercx_cfg034_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg035 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg035_s {
-		uint32_t reserved_17_31:15;
-		uint32_t crssv:1;
-		uint32_t reserved_5_15:11;
-		uint32_t crssve:1;
-		uint32_t pmeie:1;
-		uint32_t sefee:1;
-		uint32_t senfee:1;
-		uint32_t secee:1;
-	} s;
-	struct cvmx_pciercx_cfg035_s cn52xx;
-	struct cvmx_pciercx_cfg035_s cn52xxp1;
-	struct cvmx_pciercx_cfg035_s cn56xx;
-	struct cvmx_pciercx_cfg035_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg036 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg036_s {
-		uint32_t reserved_18_31:14;
-		uint32_t pme_pend:1;
-		uint32_t pme_stat:1;
-		uint32_t pme_rid:16;
-	} s;
-	struct cvmx_pciercx_cfg036_s cn52xx;
-	struct cvmx_pciercx_cfg036_s cn52xxp1;
-	struct cvmx_pciercx_cfg036_s cn56xx;
-	struct cvmx_pciercx_cfg036_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg037 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg037_s {
-		uint32_t reserved_5_31:27;
-		uint32_t ctds:1;
-		uint32_t ctrs:4;
-	} s;
-	struct cvmx_pciercx_cfg037_s cn52xx;
-	struct cvmx_pciercx_cfg037_s cn52xxp1;
-	struct cvmx_pciercx_cfg037_s cn56xx;
-	struct cvmx_pciercx_cfg037_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg038 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg038_s {
-		uint32_t reserved_5_31:27;
-		uint32_t ctd:1;
-		uint32_t ctv:4;
-	} s;
-	struct cvmx_pciercx_cfg038_s cn52xx;
-	struct cvmx_pciercx_cfg038_s cn52xxp1;
-	struct cvmx_pciercx_cfg038_s cn56xx;
-	struct cvmx_pciercx_cfg038_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg039 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg039_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pciercx_cfg039_s cn52xx;
-	struct cvmx_pciercx_cfg039_s cn52xxp1;
-	struct cvmx_pciercx_cfg039_s cn56xx;
-	struct cvmx_pciercx_cfg039_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg040 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg040_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pciercx_cfg040_s cn52xx;
-	struct cvmx_pciercx_cfg040_s cn52xxp1;
-	struct cvmx_pciercx_cfg040_s cn56xx;
-	struct cvmx_pciercx_cfg040_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg041 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg041_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pciercx_cfg041_s cn52xx;
-	struct cvmx_pciercx_cfg041_s cn52xxp1;
-	struct cvmx_pciercx_cfg041_s cn56xx;
-	struct cvmx_pciercx_cfg041_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg042 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg042_s {
-		uint32_t reserved_0_31:32;
-	} s;
-	struct cvmx_pciercx_cfg042_s cn52xx;
-	struct cvmx_pciercx_cfg042_s cn52xxp1;
-	struct cvmx_pciercx_cfg042_s cn56xx;
-	struct cvmx_pciercx_cfg042_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg064 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg064_s {
-		uint32_t nco:12;
-		uint32_t cv:4;
-		uint32_t pcieec:16;
-	} s;
-	struct cvmx_pciercx_cfg064_s cn52xx;
-	struct cvmx_pciercx_cfg064_s cn52xxp1;
-	struct cvmx_pciercx_cfg064_s cn56xx;
-	struct cvmx_pciercx_cfg064_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg065 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg065_s {
-		uint32_t reserved_21_31:11;
-		uint32_t ures:1;
-		uint32_t ecrces:1;
-		uint32_t mtlps:1;
-		uint32_t ros:1;
-		uint32_t ucs:1;
-		uint32_t cas:1;
-		uint32_t cts:1;
-		uint32_t fcpes:1;
-		uint32_t ptlps:1;
-		uint32_t reserved_6_11:6;
-		uint32_t sdes:1;
-		uint32_t dlpes:1;
-		uint32_t reserved_0_3:4;
-	} s;
-	struct cvmx_pciercx_cfg065_s cn52xx;
-	struct cvmx_pciercx_cfg065_s cn52xxp1;
-	struct cvmx_pciercx_cfg065_s cn56xx;
-	struct cvmx_pciercx_cfg065_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg066 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg066_s {
-		uint32_t reserved_21_31:11;
-		uint32_t urem:1;
-		uint32_t ecrcem:1;
-		uint32_t mtlpm:1;
-		uint32_t rom:1;
-		uint32_t ucm:1;
-		uint32_t cam:1;
-		uint32_t ctm:1;
-		uint32_t fcpem:1;
-		uint32_t ptlpm:1;
-		uint32_t reserved_6_11:6;
-		uint32_t sdem:1;
-		uint32_t dlpem:1;
-		uint32_t reserved_0_3:4;
-	} s;
-	struct cvmx_pciercx_cfg066_s cn52xx;
-	struct cvmx_pciercx_cfg066_s cn52xxp1;
-	struct cvmx_pciercx_cfg066_s cn56xx;
-	struct cvmx_pciercx_cfg066_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg067 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg067_s {
-		uint32_t reserved_21_31:11;
-		uint32_t ures:1;
-		uint32_t ecrces:1;
-		uint32_t mtlps:1;
-		uint32_t ros:1;
-		uint32_t ucs:1;
-		uint32_t cas:1;
-		uint32_t cts:1;
-		uint32_t fcpes:1;
-		uint32_t ptlps:1;
-		uint32_t reserved_6_11:6;
-		uint32_t sdes:1;
-		uint32_t dlpes:1;
-		uint32_t reserved_0_3:4;
-	} s;
-	struct cvmx_pciercx_cfg067_s cn52xx;
-	struct cvmx_pciercx_cfg067_s cn52xxp1;
-	struct cvmx_pciercx_cfg067_s cn56xx;
-	struct cvmx_pciercx_cfg067_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg068 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg068_s {
-		uint32_t reserved_14_31:18;
-		uint32_t anfes:1;
-		uint32_t rtts:1;
-		uint32_t reserved_9_11:3;
-		uint32_t rnrs:1;
-		uint32_t bdllps:1;
-		uint32_t btlps:1;
-		uint32_t reserved_1_5:5;
-		uint32_t res:1;
-	} s;
-	struct cvmx_pciercx_cfg068_s cn52xx;
-	struct cvmx_pciercx_cfg068_s cn52xxp1;
-	struct cvmx_pciercx_cfg068_s cn56xx;
-	struct cvmx_pciercx_cfg068_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg069 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg069_s {
-		uint32_t reserved_14_31:18;
-		uint32_t anfem:1;
-		uint32_t rttm:1;
-		uint32_t reserved_9_11:3;
-		uint32_t rnrm:1;
-		uint32_t bdllpm:1;
-		uint32_t btlpm:1;
-		uint32_t reserved_1_5:5;
-		uint32_t rem:1;
-	} s;
-	struct cvmx_pciercx_cfg069_s cn52xx;
-	struct cvmx_pciercx_cfg069_s cn52xxp1;
-	struct cvmx_pciercx_cfg069_s cn56xx;
-	struct cvmx_pciercx_cfg069_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg070 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg070_s {
-		uint32_t reserved_9_31:23;
-		uint32_t ce:1;
-		uint32_t cc:1;
-		uint32_t ge:1;
-		uint32_t gc:1;
-		uint32_t fep:5;
-	} s;
-	struct cvmx_pciercx_cfg070_s cn52xx;
-	struct cvmx_pciercx_cfg070_s cn52xxp1;
-	struct cvmx_pciercx_cfg070_s cn56xx;
-	struct cvmx_pciercx_cfg070_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg071 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg071_s {
-		uint32_t dword1:32;
-	} s;
-	struct cvmx_pciercx_cfg071_s cn52xx;
-	struct cvmx_pciercx_cfg071_s cn52xxp1;
-	struct cvmx_pciercx_cfg071_s cn56xx;
-	struct cvmx_pciercx_cfg071_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg072 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg072_s {
-		uint32_t dword2:32;
-	} s;
-	struct cvmx_pciercx_cfg072_s cn52xx;
-	struct cvmx_pciercx_cfg072_s cn52xxp1;
-	struct cvmx_pciercx_cfg072_s cn56xx;
-	struct cvmx_pciercx_cfg072_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg073 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg073_s {
-		uint32_t dword3:32;
-	} s;
-	struct cvmx_pciercx_cfg073_s cn52xx;
-	struct cvmx_pciercx_cfg073_s cn52xxp1;
-	struct cvmx_pciercx_cfg073_s cn56xx;
-	struct cvmx_pciercx_cfg073_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg074 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg074_s {
-		uint32_t dword4:32;
-	} s;
-	struct cvmx_pciercx_cfg074_s cn52xx;
-	struct cvmx_pciercx_cfg074_s cn52xxp1;
-	struct cvmx_pciercx_cfg074_s cn56xx;
-	struct cvmx_pciercx_cfg074_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg075 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg075_s {
-		uint32_t reserved_3_31:29;
-		uint32_t fere:1;
-		uint32_t nfere:1;
-		uint32_t cere:1;
-	} s;
-	struct cvmx_pciercx_cfg075_s cn52xx;
-	struct cvmx_pciercx_cfg075_s cn52xxp1;
-	struct cvmx_pciercx_cfg075_s cn56xx;
-	struct cvmx_pciercx_cfg075_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg076 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg076_s {
-		uint32_t aeimn:5;
-		uint32_t reserved_7_26:20;
-		uint32_t femr:1;
-		uint32_t nfemr:1;
-		uint32_t fuf:1;
-		uint32_t multi_efnfr:1;
-		uint32_t efnfr:1;
-		uint32_t multi_ecr:1;
-		uint32_t ecr:1;
-	} s;
-	struct cvmx_pciercx_cfg076_s cn52xx;
-	struct cvmx_pciercx_cfg076_s cn52xxp1;
-	struct cvmx_pciercx_cfg076_s cn56xx;
-	struct cvmx_pciercx_cfg076_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg077 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg077_s {
-		uint32_t efnfsi:16;
-		uint32_t ecsi:16;
-	} s;
-	struct cvmx_pciercx_cfg077_s cn52xx;
-	struct cvmx_pciercx_cfg077_s cn52xxp1;
-	struct cvmx_pciercx_cfg077_s cn56xx;
-	struct cvmx_pciercx_cfg077_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg448 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg448_s {
-		uint32_t rtl:16;
-		uint32_t rtltl:16;
-	} s;
-	struct cvmx_pciercx_cfg448_s cn52xx;
-	struct cvmx_pciercx_cfg448_s cn52xxp1;
-	struct cvmx_pciercx_cfg448_s cn56xx;
-	struct cvmx_pciercx_cfg448_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg449 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg449_s {
-		uint32_t omr:32;
-	} s;
-	struct cvmx_pciercx_cfg449_s cn52xx;
-	struct cvmx_pciercx_cfg449_s cn52xxp1;
-	struct cvmx_pciercx_cfg449_s cn56xx;
-	struct cvmx_pciercx_cfg449_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg450 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg450_s {
-		uint32_t lpec:8;
-		uint32_t reserved_22_23:2;
-		uint32_t link_state:6;
-		uint32_t force_link:1;
-		uint32_t reserved_8_14:7;
-		uint32_t link_num:8;
-	} s;
-	struct cvmx_pciercx_cfg450_s cn52xx;
-	struct cvmx_pciercx_cfg450_s cn52xxp1;
-	struct cvmx_pciercx_cfg450_s cn56xx;
-	struct cvmx_pciercx_cfg450_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg451 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg451_s {
-		uint32_t reserved_30_31:2;
-		uint32_t l1el:3;
-		uint32_t l0el:3;
-		uint32_t n_fts_cc:8;
-		uint32_t n_fts:8;
-		uint32_t ack_freq:8;
-	} s;
-	struct cvmx_pciercx_cfg451_s cn52xx;
-	struct cvmx_pciercx_cfg451_s cn52xxp1;
-	struct cvmx_pciercx_cfg451_s cn56xx;
-	struct cvmx_pciercx_cfg451_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg452 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg452_s {
-		uint32_t reserved_26_31:6;
-		uint32_t eccrc:1;
-		uint32_t reserved_22_24:3;
-		uint32_t lme:6;
-		uint32_t reserved_8_15:8;
-		uint32_t flm:1;
-		uint32_t reserved_6_6:1;
-		uint32_t dllle:1;
-		uint32_t reserved_4_4:1;
-		uint32_t ra:1;
-		uint32_t le:1;
-		uint32_t sd:1;
-		uint32_t omr:1;
-	} s;
-	struct cvmx_pciercx_cfg452_s cn52xx;
-	struct cvmx_pciercx_cfg452_s cn52xxp1;
-	struct cvmx_pciercx_cfg452_s cn56xx;
-	struct cvmx_pciercx_cfg452_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg453 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg453_s {
-		uint32_t dlld:1;
-		uint32_t reserved_26_30:5;
-		uint32_t ack_nak:1;
-		uint32_t fcd:1;
-		uint32_t ilst:24;
-	} s;
-	struct cvmx_pciercx_cfg453_s cn52xx;
-	struct cvmx_pciercx_cfg453_s cn52xxp1;
-	struct cvmx_pciercx_cfg453_s cn56xx;
-	struct cvmx_pciercx_cfg453_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg454 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg454_s {
-		uint32_t reserved_29_31:3;
-		uint32_t tmfcwt:5;
-		uint32_t tmanlt:5;
-		uint32_t tmrt:5;
-		uint32_t reserved_11_13:3;
-		uint32_t nskps:3;
-		uint32_t reserved_4_7:4;
-		uint32_t ntss:4;
-	} s;
-	struct cvmx_pciercx_cfg454_s cn52xx;
-	struct cvmx_pciercx_cfg454_s cn52xxp1;
-	struct cvmx_pciercx_cfg454_s cn56xx;
-	struct cvmx_pciercx_cfg454_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg455 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg455_s {
-		uint32_t m_cfg0_filt:1;
-		uint32_t m_io_filt:1;
-		uint32_t msg_ctrl:1;
-		uint32_t m_cpl_ecrc_filt:1;
-		uint32_t m_ecrc_filt:1;
-		uint32_t m_cpl_len_err:1;
-		uint32_t m_cpl_attr_err:1;
-		uint32_t m_cpl_tc_err:1;
-		uint32_t m_cpl_fun_err:1;
-		uint32_t m_cpl_rid_err:1;
-		uint32_t m_cpl_tag_err:1;
-		uint32_t m_lk_filt:1;
-		uint32_t m_cfg1_filt:1;
-		uint32_t m_bar_match:1;
-		uint32_t m_pois_filt:1;
-		uint32_t m_fun:1;
-		uint32_t dfcwt:1;
-		uint32_t reserved_11_14:4;
-		uint32_t skpiv:11;
-	} s;
-	struct cvmx_pciercx_cfg455_s cn52xx;
-	struct cvmx_pciercx_cfg455_s cn52xxp1;
-	struct cvmx_pciercx_cfg455_s cn56xx;
-	struct cvmx_pciercx_cfg455_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg456 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg456_s {
-		uint32_t reserved_2_31:30;
-		uint32_t m_vend1_drp:1;
-		uint32_t m_vend0_drp:1;
-	} s;
-	struct cvmx_pciercx_cfg456_s cn52xx;
-	struct cvmx_pciercx_cfg456_s cn52xxp1;
-	struct cvmx_pciercx_cfg456_s cn56xx;
-	struct cvmx_pciercx_cfg456_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg458 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg458_s {
-		uint32_t dbg_info_l32:32;
-	} s;
-	struct cvmx_pciercx_cfg458_s cn52xx;
-	struct cvmx_pciercx_cfg458_s cn52xxp1;
-	struct cvmx_pciercx_cfg458_s cn56xx;
-	struct cvmx_pciercx_cfg458_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg459 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg459_s {
-		uint32_t dbg_info_u32:32;
-	} s;
-	struct cvmx_pciercx_cfg459_s cn52xx;
-	struct cvmx_pciercx_cfg459_s cn52xxp1;
-	struct cvmx_pciercx_cfg459_s cn56xx;
-	struct cvmx_pciercx_cfg459_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg460 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg460_s {
-		uint32_t reserved_20_31:12;
-		uint32_t tphfcc:8;
-		uint32_t tpdfcc:12;
-	} s;
-	struct cvmx_pciercx_cfg460_s cn52xx;
-	struct cvmx_pciercx_cfg460_s cn52xxp1;
-	struct cvmx_pciercx_cfg460_s cn56xx;
-	struct cvmx_pciercx_cfg460_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg461 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg461_s {
-		uint32_t reserved_20_31:12;
-		uint32_t tchfcc:8;
-		uint32_t tcdfcc:12;
-	} s;
-	struct cvmx_pciercx_cfg461_s cn52xx;
-	struct cvmx_pciercx_cfg461_s cn52xxp1;
-	struct cvmx_pciercx_cfg461_s cn56xx;
-	struct cvmx_pciercx_cfg461_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg462 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg462_s {
-		uint32_t reserved_20_31:12;
-		uint32_t tchfcc:8;
-		uint32_t tcdfcc:12;
-	} s;
-	struct cvmx_pciercx_cfg462_s cn52xx;
-	struct cvmx_pciercx_cfg462_s cn52xxp1;
-	struct cvmx_pciercx_cfg462_s cn56xx;
-	struct cvmx_pciercx_cfg462_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg463 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg463_s {
-		uint32_t reserved_3_31:29;
-		uint32_t rqne:1;
-		uint32_t trbne:1;
-		uint32_t rtlpfccnr:1;
-	} s;
-	struct cvmx_pciercx_cfg463_s cn52xx;
-	struct cvmx_pciercx_cfg463_s cn52xxp1;
-	struct cvmx_pciercx_cfg463_s cn56xx;
-	struct cvmx_pciercx_cfg463_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg464 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg464_s {
-		uint32_t wrr_vc3:8;
-		uint32_t wrr_vc2:8;
-		uint32_t wrr_vc1:8;
-		uint32_t wrr_vc0:8;
-	} s;
-	struct cvmx_pciercx_cfg464_s cn52xx;
-	struct cvmx_pciercx_cfg464_s cn52xxp1;
-	struct cvmx_pciercx_cfg464_s cn56xx;
-	struct cvmx_pciercx_cfg464_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg465 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg465_s {
-		uint32_t wrr_vc7:8;
-		uint32_t wrr_vc6:8;
-		uint32_t wrr_vc5:8;
-		uint32_t wrr_vc4:8;
-	} s;
-	struct cvmx_pciercx_cfg465_s cn52xx;
-	struct cvmx_pciercx_cfg465_s cn52xxp1;
-	struct cvmx_pciercx_cfg465_s cn56xx;
-	struct cvmx_pciercx_cfg465_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg466 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg466_s {
-		uint32_t rx_queue_order:1;
-		uint32_t type_ordering:1;
-		uint32_t reserved_24_29:6;
-		uint32_t queue_mode:3;
-		uint32_t reserved_20_20:1;
-		uint32_t header_credits:8;
-		uint32_t data_credits:12;
-	} s;
-	struct cvmx_pciercx_cfg466_s cn52xx;
-	struct cvmx_pciercx_cfg466_s cn52xxp1;
-	struct cvmx_pciercx_cfg466_s cn56xx;
-	struct cvmx_pciercx_cfg466_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg467 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg467_s {
-		uint32_t reserved_24_31:8;
-		uint32_t queue_mode:3;
-		uint32_t reserved_20_20:1;
-		uint32_t header_credits:8;
-		uint32_t data_credits:12;
-	} s;
-	struct cvmx_pciercx_cfg467_s cn52xx;
-	struct cvmx_pciercx_cfg467_s cn52xxp1;
-	struct cvmx_pciercx_cfg467_s cn56xx;
-	struct cvmx_pciercx_cfg467_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg468 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg468_s {
-		uint32_t reserved_24_31:8;
-		uint32_t queue_mode:3;
-		uint32_t reserved_20_20:1;
-		uint32_t header_credits:8;
-		uint32_t data_credits:12;
-	} s;
-	struct cvmx_pciercx_cfg468_s cn52xx;
-	struct cvmx_pciercx_cfg468_s cn52xxp1;
-	struct cvmx_pciercx_cfg468_s cn56xx;
-	struct cvmx_pciercx_cfg468_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg490 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg490_s {
-		uint32_t reserved_26_31:6;
-		uint32_t header_depth:10;
-		uint32_t reserved_14_15:2;
-		uint32_t data_depth:14;
-	} s;
-	struct cvmx_pciercx_cfg490_s cn52xx;
-	struct cvmx_pciercx_cfg490_s cn52xxp1;
-	struct cvmx_pciercx_cfg490_s cn56xx;
-	struct cvmx_pciercx_cfg490_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg491 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg491_s {
-		uint32_t reserved_26_31:6;
-		uint32_t header_depth:10;
-		uint32_t reserved_14_15:2;
-		uint32_t data_depth:14;
-	} s;
-	struct cvmx_pciercx_cfg491_s cn52xx;
-	struct cvmx_pciercx_cfg491_s cn52xxp1;
-	struct cvmx_pciercx_cfg491_s cn56xx;
-	struct cvmx_pciercx_cfg491_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg492 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg492_s {
-		uint32_t reserved_26_31:6;
-		uint32_t header_depth:10;
-		uint32_t reserved_14_15:2;
-		uint32_t data_depth:14;
-	} s;
-	struct cvmx_pciercx_cfg492_s cn52xx;
-	struct cvmx_pciercx_cfg492_s cn52xxp1;
-	struct cvmx_pciercx_cfg492_s cn56xx;
-	struct cvmx_pciercx_cfg492_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg516 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg516_s {
-		uint32_t phy_stat:32;
-	} s;
-	struct cvmx_pciercx_cfg516_s cn52xx;
-	struct cvmx_pciercx_cfg516_s cn52xxp1;
-	struct cvmx_pciercx_cfg516_s cn56xx;
-	struct cvmx_pciercx_cfg516_s cn56xxp1;
-};
-
-union cvmx_pciercx_cfg517 {
-	uint32_t u32;
-	struct cvmx_pciercx_cfg517_s {
-		uint32_t phy_ctrl:32;
-	} s;
-	struct cvmx_pciercx_cfg517_s cn52xx;
-	struct cvmx_pciercx_cfg517_s cn52xxp1;
-	struct cvmx_pciercx_cfg517_s cn56xx;
-	struct cvmx_pciercx_cfg517_s cn56xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-pescx-defs.h b/arch/mips/include/asm/octeon/cvmx-pescx-defs.h
deleted file mode 100644
index f40cfaf..0000000
--- a/arch/mips/include/asm/octeon/cvmx-pescx-defs.h
+++ /dev/null
@@ -1,410 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_PESCX_DEFS_H__
-#define __CVMX_PESCX_DEFS_H__
-
-#define CVMX_PESCX_BIST_STATUS(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000018ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_BIST_STATUS2(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000418ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_CFG_RD(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000030ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_CFG_WR(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000028ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_CPL_LUT_VALID(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000098ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_CTL_STATUS(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000000ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_CTL_STATUS2(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000400ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_DBG_INFO(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000008ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_DBG_INFO_EN(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C80000A0ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_DIAG_STATUS(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000020ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_P2N_BAR0_START(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000080ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_P2N_BAR1_START(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000088ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_P2N_BAR2_START(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000090ull + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_P2P_BARX_END(offset, block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000048ull + (((offset) & 3) * 16) + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_P2P_BARX_START(offset, block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000040ull + (((offset) & 3) * 16) + (((block_id) & 1) * 0x8000000ull))
-#define CVMX_PESCX_TLP_CREDITS(block_id) \
-	 CVMX_ADD_IO_SEG(0x00011800C8000038ull + (((block_id) & 1) * 0x8000000ull))
-
-union cvmx_pescx_bist_status {
-	uint64_t u64;
-	struct cvmx_pescx_bist_status_s {
-		uint64_t reserved_13_63:51;
-		uint64_t rqdata5:1;
-		uint64_t ctlp_or:1;
-		uint64_t ntlp_or:1;
-		uint64_t ptlp_or:1;
-		uint64_t retry:1;
-		uint64_t rqdata0:1;
-		uint64_t rqdata1:1;
-		uint64_t rqdata2:1;
-		uint64_t rqdata3:1;
-		uint64_t rqdata4:1;
-		uint64_t rqhdr1:1;
-		uint64_t rqhdr0:1;
-		uint64_t sot:1;
-	} s;
-	struct cvmx_pescx_bist_status_s cn52xx;
-	struct cvmx_pescx_bist_status_cn52xxp1 {
-		uint64_t reserved_12_63:52;
-		uint64_t ctlp_or:1;
-		uint64_t ntlp_or:1;
-		uint64_t ptlp_or:1;
-		uint64_t retry:1;
-		uint64_t rqdata0:1;
-		uint64_t rqdata1:1;
-		uint64_t rqdata2:1;
-		uint64_t rqdata3:1;
-		uint64_t rqdata4:1;
-		uint64_t rqhdr1:1;
-		uint64_t rqhdr0:1;
-		uint64_t sot:1;
-	} cn52xxp1;
-	struct cvmx_pescx_bist_status_s cn56xx;
-	struct cvmx_pescx_bist_status_cn52xxp1 cn56xxp1;
-};
-
-union cvmx_pescx_bist_status2 {
-	uint64_t u64;
-	struct cvmx_pescx_bist_status2_s {
-		uint64_t reserved_14_63:50;
-		uint64_t cto_p2e:1;
-		uint64_t e2p_cpl:1;
-		uint64_t e2p_n:1;
-		uint64_t e2p_p:1;
-		uint64_t e2p_rsl:1;
-		uint64_t dbg_p2e:1;
-		uint64_t peai_p2e:1;
-		uint64_t rsl_p2e:1;
-		uint64_t pef_tpf1:1;
-		uint64_t pef_tpf0:1;
-		uint64_t pef_tnf:1;
-		uint64_t pef_tcf1:1;
-		uint64_t pef_tc0:1;
-		uint64_t ppf:1;
-	} s;
-	struct cvmx_pescx_bist_status2_s cn52xx;
-	struct cvmx_pescx_bist_status2_s cn52xxp1;
-	struct cvmx_pescx_bist_status2_s cn56xx;
-	struct cvmx_pescx_bist_status2_s cn56xxp1;
-};
-
-union cvmx_pescx_cfg_rd {
-	uint64_t u64;
-	struct cvmx_pescx_cfg_rd_s {
-		uint64_t data:32;
-		uint64_t addr:32;
-	} s;
-	struct cvmx_pescx_cfg_rd_s cn52xx;
-	struct cvmx_pescx_cfg_rd_s cn52xxp1;
-	struct cvmx_pescx_cfg_rd_s cn56xx;
-	struct cvmx_pescx_cfg_rd_s cn56xxp1;
-};
-
-union cvmx_pescx_cfg_wr {
-	uint64_t u64;
-	struct cvmx_pescx_cfg_wr_s {
-		uint64_t data:32;
-		uint64_t addr:32;
-	} s;
-	struct cvmx_pescx_cfg_wr_s cn52xx;
-	struct cvmx_pescx_cfg_wr_s cn52xxp1;
-	struct cvmx_pescx_cfg_wr_s cn56xx;
-	struct cvmx_pescx_cfg_wr_s cn56xxp1;
-};
-
-union cvmx_pescx_cpl_lut_valid {
-	uint64_t u64;
-	struct cvmx_pescx_cpl_lut_valid_s {
-		uint64_t reserved_32_63:32;
-		uint64_t tag:32;
-	} s;
-	struct cvmx_pescx_cpl_lut_valid_s cn52xx;
-	struct cvmx_pescx_cpl_lut_valid_s cn52xxp1;
-	struct cvmx_pescx_cpl_lut_valid_s cn56xx;
-	struct cvmx_pescx_cpl_lut_valid_s cn56xxp1;
-};
-
-union cvmx_pescx_ctl_status {
-	uint64_t u64;
-	struct cvmx_pescx_ctl_status_s {
-		uint64_t reserved_28_63:36;
-		uint64_t dnum:5;
-		uint64_t pbus:8;
-		uint64_t qlm_cfg:2;
-		uint64_t lane_swp:1;
-		uint64_t pm_xtoff:1;
-		uint64_t pm_xpme:1;
-		uint64_t ob_p_cmd:1;
-		uint64_t reserved_7_8:2;
-		uint64_t nf_ecrc:1;
-		uint64_t dly_one:1;
-		uint64_t lnk_enb:1;
-		uint64_t ro_ctlp:1;
-		uint64_t reserved_2_2:1;
-		uint64_t inv_ecrc:1;
-		uint64_t inv_lcrc:1;
-	} s;
-	struct cvmx_pescx_ctl_status_s cn52xx;
-	struct cvmx_pescx_ctl_status_s cn52xxp1;
-	struct cvmx_pescx_ctl_status_cn56xx {
-		uint64_t reserved_28_63:36;
-		uint64_t dnum:5;
-		uint64_t pbus:8;
-		uint64_t qlm_cfg:2;
-		uint64_t reserved_12_12:1;
-		uint64_t pm_xtoff:1;
-		uint64_t pm_xpme:1;
-		uint64_t ob_p_cmd:1;
-		uint64_t reserved_7_8:2;
-		uint64_t nf_ecrc:1;
-		uint64_t dly_one:1;
-		uint64_t lnk_enb:1;
-		uint64_t ro_ctlp:1;
-		uint64_t reserved_2_2:1;
-		uint64_t inv_ecrc:1;
-		uint64_t inv_lcrc:1;
-	} cn56xx;
-	struct cvmx_pescx_ctl_status_cn56xx cn56xxp1;
-};
-
-union cvmx_pescx_ctl_status2 {
-	uint64_t u64;
-	struct cvmx_pescx_ctl_status2_s {
-		uint64_t reserved_2_63:62;
-		uint64_t pclk_run:1;
-		uint64_t pcierst:1;
-	} s;
-	struct cvmx_pescx_ctl_status2_s cn52xx;
-	struct cvmx_pescx_ctl_status2_cn52xxp1 {
-		uint64_t reserved_1_63:63;
-		uint64_t pcierst:1;
-	} cn52xxp1;
-	struct cvmx_pescx_ctl_status2_s cn56xx;
-	struct cvmx_pescx_ctl_status2_cn52xxp1 cn56xxp1;
-};
-
-union cvmx_pescx_dbg_info {
-	uint64_t u64;
-	struct cvmx_pescx_dbg_info_s {
-		uint64_t reserved_31_63:33;
-		uint64_t ecrc_e:1;
-		uint64_t rawwpp:1;
-		uint64_t racpp:1;
-		uint64_t ramtlp:1;
-		uint64_t rarwdns:1;
-		uint64_t caar:1;
-		uint64_t racca:1;
-		uint64_t racur:1;
-		uint64_t rauc:1;
-		uint64_t rqo:1;
-		uint64_t fcuv:1;
-		uint64_t rpe:1;
-		uint64_t fcpvwt:1;
-		uint64_t dpeoosd:1;
-		uint64_t rtwdle:1;
-		uint64_t rdwdle:1;
-		uint64_t mre:1;
-		uint64_t rte:1;
-		uint64_t acto:1;
-		uint64_t rvdm:1;
-		uint64_t rumep:1;
-		uint64_t rptamrc:1;
-		uint64_t rpmerc:1;
-		uint64_t rfemrc:1;
-		uint64_t rnfemrc:1;
-		uint64_t rcemrc:1;
-		uint64_t rpoison:1;
-		uint64_t recrce:1;
-		uint64_t rtlplle:1;
-		uint64_t rtlpmal:1;
-		uint64_t spoison:1;
-	} s;
-	struct cvmx_pescx_dbg_info_s cn52xx;
-	struct cvmx_pescx_dbg_info_s cn52xxp1;
-	struct cvmx_pescx_dbg_info_s cn56xx;
-	struct cvmx_pescx_dbg_info_s cn56xxp1;
-};
-
-union cvmx_pescx_dbg_info_en {
-	uint64_t u64;
-	struct cvmx_pescx_dbg_info_en_s {
-		uint64_t reserved_31_63:33;
-		uint64_t ecrc_e:1;
-		uint64_t rawwpp:1;
-		uint64_t racpp:1;
-		uint64_t ramtlp:1;
-		uint64_t rarwdns:1;
-		uint64_t caar:1;
-		uint64_t racca:1;
-		uint64_t racur:1;
-		uint64_t rauc:1;
-		uint64_t rqo:1;
-		uint64_t fcuv:1;
-		uint64_t rpe:1;
-		uint64_t fcpvwt:1;
-		uint64_t dpeoosd:1;
-		uint64_t rtwdle:1;
-		uint64_t rdwdle:1;
-		uint64_t mre:1;
-		uint64_t rte:1;
-		uint64_t acto:1;
-		uint64_t rvdm:1;
-		uint64_t rumep:1;
-		uint64_t rptamrc:1;
-		uint64_t rpmerc:1;
-		uint64_t rfemrc:1;
-		uint64_t rnfemrc:1;
-		uint64_t rcemrc:1;
-		uint64_t rpoison:1;
-		uint64_t recrce:1;
-		uint64_t rtlplle:1;
-		uint64_t rtlpmal:1;
-		uint64_t spoison:1;
-	} s;
-	struct cvmx_pescx_dbg_info_en_s cn52xx;
-	struct cvmx_pescx_dbg_info_en_s cn52xxp1;
-	struct cvmx_pescx_dbg_info_en_s cn56xx;
-	struct cvmx_pescx_dbg_info_en_s cn56xxp1;
-};
-
-union cvmx_pescx_diag_status {
-	uint64_t u64;
-	struct cvmx_pescx_diag_status_s {
-		uint64_t reserved_4_63:60;
-		uint64_t pm_dst:1;
-		uint64_t pm_stat:1;
-		uint64_t pm_en:1;
-		uint64_t aux_en:1;
-	} s;
-	struct cvmx_pescx_diag_status_s cn52xx;
-	struct cvmx_pescx_diag_status_s cn52xxp1;
-	struct cvmx_pescx_diag_status_s cn56xx;
-	struct cvmx_pescx_diag_status_s cn56xxp1;
-};
-
-union cvmx_pescx_p2n_bar0_start {
-	uint64_t u64;
-	struct cvmx_pescx_p2n_bar0_start_s {
-		uint64_t addr:50;
-		uint64_t reserved_0_13:14;
-	} s;
-	struct cvmx_pescx_p2n_bar0_start_s cn52xx;
-	struct cvmx_pescx_p2n_bar0_start_s cn52xxp1;
-	struct cvmx_pescx_p2n_bar0_start_s cn56xx;
-	struct cvmx_pescx_p2n_bar0_start_s cn56xxp1;
-};
-
-union cvmx_pescx_p2n_bar1_start {
-	uint64_t u64;
-	struct cvmx_pescx_p2n_bar1_start_s {
-		uint64_t addr:38;
-		uint64_t reserved_0_25:26;
-	} s;
-	struct cvmx_pescx_p2n_bar1_start_s cn52xx;
-	struct cvmx_pescx_p2n_bar1_start_s cn52xxp1;
-	struct cvmx_pescx_p2n_bar1_start_s cn56xx;
-	struct cvmx_pescx_p2n_bar1_start_s cn56xxp1;
-};
-
-union cvmx_pescx_p2n_bar2_start {
-	uint64_t u64;
-	struct cvmx_pescx_p2n_bar2_start_s {
-		uint64_t addr:25;
-		uint64_t reserved_0_38:39;
-	} s;
-	struct cvmx_pescx_p2n_bar2_start_s cn52xx;
-	struct cvmx_pescx_p2n_bar2_start_s cn52xxp1;
-	struct cvmx_pescx_p2n_bar2_start_s cn56xx;
-	struct cvmx_pescx_p2n_bar2_start_s cn56xxp1;
-};
-
-union cvmx_pescx_p2p_barx_end {
-	uint64_t u64;
-	struct cvmx_pescx_p2p_barx_end_s {
-		uint64_t addr:52;
-		uint64_t reserved_0_11:12;
-	} s;
-	struct cvmx_pescx_p2p_barx_end_s cn52xx;
-	struct cvmx_pescx_p2p_barx_end_s cn52xxp1;
-	struct cvmx_pescx_p2p_barx_end_s cn56xx;
-	struct cvmx_pescx_p2p_barx_end_s cn56xxp1;
-};
-
-union cvmx_pescx_p2p_barx_start {
-	uint64_t u64;
-	struct cvmx_pescx_p2p_barx_start_s {
-		uint64_t addr:52;
-		uint64_t reserved_0_11:12;
-	} s;
-	struct cvmx_pescx_p2p_barx_start_s cn52xx;
-	struct cvmx_pescx_p2p_barx_start_s cn52xxp1;
-	struct cvmx_pescx_p2p_barx_start_s cn56xx;
-	struct cvmx_pescx_p2p_barx_start_s cn56xxp1;
-};
-
-union cvmx_pescx_tlp_credits {
-	uint64_t u64;
-	struct cvmx_pescx_tlp_credits_s {
-		uint64_t reserved_0_63:64;
-	} s;
-	struct cvmx_pescx_tlp_credits_cn52xx {
-		uint64_t reserved_56_63:8;
-		uint64_t peai_ppf:8;
-		uint64_t pesc_cpl:8;
-		uint64_t pesc_np:8;
-		uint64_t pesc_p:8;
-		uint64_t npei_cpl:8;
-		uint64_t npei_np:8;
-		uint64_t npei_p:8;
-	} cn52xx;
-	struct cvmx_pescx_tlp_credits_cn52xxp1 {
-		uint64_t reserved_38_63:26;
-		uint64_t peai_ppf:8;
-		uint64_t pesc_cpl:5;
-		uint64_t pesc_np:5;
-		uint64_t pesc_p:5;
-		uint64_t npei_cpl:5;
-		uint64_t npei_np:5;
-		uint64_t npei_p:5;
-	} cn52xxp1;
-	struct cvmx_pescx_tlp_credits_cn52xx cn56xx;
-	struct cvmx_pescx_tlp_credits_cn52xxp1 cn56xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-pexp-defs.h b/arch/mips/include/asm/octeon/cvmx-pexp-defs.h
deleted file mode 100644
index 5ea5dc5..0000000
--- a/arch/mips/include/asm/octeon/cvmx-pexp-defs.h
+++ /dev/null
@@ -1,229 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/**
- * cvmx-pexp-defs.h
- *
- * Configuration and status register (CSR) definitions for
- * OCTEON PEXP.
- *
- */
-#ifndef __CVMX_PEXP_DEFS_H__
-#define __CVMX_PEXP_DEFS_H__
-
-#define CVMX_PEXP_NPEI_BAR1_INDEXX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000008000ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_BIST_STATUS \
-	 CVMX_ADD_IO_SEG(0x00011F0000008580ull)
-#define CVMX_PEXP_NPEI_BIST_STATUS2 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008680ull)
-#define CVMX_PEXP_NPEI_CTL_PORT0 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008250ull)
-#define CVMX_PEXP_NPEI_CTL_PORT1 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008260ull)
-#define CVMX_PEXP_NPEI_CTL_STATUS \
-	 CVMX_ADD_IO_SEG(0x00011F0000008570ull)
-#define CVMX_PEXP_NPEI_CTL_STATUS2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC00ull)
-#define CVMX_PEXP_NPEI_DATA_OUT_CNT \
-	 CVMX_ADD_IO_SEG(0x00011F00000085F0ull)
-#define CVMX_PEXP_NPEI_DBG_DATA \
-	 CVMX_ADD_IO_SEG(0x00011F0000008510ull)
-#define CVMX_PEXP_NPEI_DBG_SELECT \
-	 CVMX_ADD_IO_SEG(0x00011F0000008500ull)
-#define CVMX_PEXP_NPEI_DMA0_INT_LEVEL \
-	 CVMX_ADD_IO_SEG(0x00011F00000085C0ull)
-#define CVMX_PEXP_NPEI_DMA1_INT_LEVEL \
-	 CVMX_ADD_IO_SEG(0x00011F00000085D0ull)
-#define CVMX_PEXP_NPEI_DMAX_COUNTS(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000008450ull + (((offset) & 7) * 16))
-#define CVMX_PEXP_NPEI_DMAX_DBELL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F00000083B0ull + (((offset) & 7) * 16))
-#define CVMX_PEXP_NPEI_DMAX_IBUFF_SADDR(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000008400ull + (((offset) & 7) * 16))
-#define CVMX_PEXP_NPEI_DMAX_NADDR(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F00000084A0ull + (((offset) & 7) * 16))
-#define CVMX_PEXP_NPEI_DMA_CNTS \
-	 CVMX_ADD_IO_SEG(0x00011F00000085E0ull)
-#define CVMX_PEXP_NPEI_DMA_CONTROL \
-	 CVMX_ADD_IO_SEG(0x00011F00000083A0ull)
-#define CVMX_PEXP_NPEI_INT_A_ENB \
-	 CVMX_ADD_IO_SEG(0x00011F0000008560ull)
-#define CVMX_PEXP_NPEI_INT_A_ENB2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BCE0ull)
-#define CVMX_PEXP_NPEI_INT_A_SUM \
-	 CVMX_ADD_IO_SEG(0x00011F0000008550ull)
-#define CVMX_PEXP_NPEI_INT_ENB \
-	 CVMX_ADD_IO_SEG(0x00011F0000008540ull)
-#define CVMX_PEXP_NPEI_INT_ENB2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BCD0ull)
-#define CVMX_PEXP_NPEI_INT_INFO \
-	 CVMX_ADD_IO_SEG(0x00011F0000008590ull)
-#define CVMX_PEXP_NPEI_INT_SUM \
-	 CVMX_ADD_IO_SEG(0x00011F0000008530ull)
-#define CVMX_PEXP_NPEI_INT_SUM2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BCC0ull)
-#define CVMX_PEXP_NPEI_LAST_WIN_RDATA0 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008600ull)
-#define CVMX_PEXP_NPEI_LAST_WIN_RDATA1 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008610ull)
-#define CVMX_PEXP_NPEI_MEM_ACCESS_CTL \
-	 CVMX_ADD_IO_SEG(0x00011F00000084F0ull)
-#define CVMX_PEXP_NPEI_MEM_ACCESS_SUBIDX(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000008280ull + (((offset) & 31) * 16) - 16 * 12)
-#define CVMX_PEXP_NPEI_MSI_ENB0 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC50ull)
-#define CVMX_PEXP_NPEI_MSI_ENB1 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC60ull)
-#define CVMX_PEXP_NPEI_MSI_ENB2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC70ull)
-#define CVMX_PEXP_NPEI_MSI_ENB3 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC80ull)
-#define CVMX_PEXP_NPEI_MSI_RCV0 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC10ull)
-#define CVMX_PEXP_NPEI_MSI_RCV1 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC20ull)
-#define CVMX_PEXP_NPEI_MSI_RCV2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC30ull)
-#define CVMX_PEXP_NPEI_MSI_RCV3 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC40ull)
-#define CVMX_PEXP_NPEI_MSI_RD_MAP \
-	 CVMX_ADD_IO_SEG(0x00011F000000BCA0ull)
-#define CVMX_PEXP_NPEI_MSI_W1C_ENB0 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BCF0ull)
-#define CVMX_PEXP_NPEI_MSI_W1C_ENB1 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BD00ull)
-#define CVMX_PEXP_NPEI_MSI_W1C_ENB2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BD10ull)
-#define CVMX_PEXP_NPEI_MSI_W1C_ENB3 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BD20ull)
-#define CVMX_PEXP_NPEI_MSI_W1S_ENB0 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BD30ull)
-#define CVMX_PEXP_NPEI_MSI_W1S_ENB1 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BD40ull)
-#define CVMX_PEXP_NPEI_MSI_W1S_ENB2 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BD50ull)
-#define CVMX_PEXP_NPEI_MSI_W1S_ENB3 \
-	 CVMX_ADD_IO_SEG(0x00011F000000BD60ull)
-#define CVMX_PEXP_NPEI_MSI_WR_MAP \
-	 CVMX_ADD_IO_SEG(0x00011F000000BC90ull)
-#define CVMX_PEXP_NPEI_PCIE_CREDIT_CNT \
-	 CVMX_ADD_IO_SEG(0x00011F000000BD70ull)
-#define CVMX_PEXP_NPEI_PCIE_MSI_RCV \
-	 CVMX_ADD_IO_SEG(0x00011F000000BCB0ull)
-#define CVMX_PEXP_NPEI_PCIE_MSI_RCV_B1 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008650ull)
-#define CVMX_PEXP_NPEI_PCIE_MSI_RCV_B2 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008660ull)
-#define CVMX_PEXP_NPEI_PCIE_MSI_RCV_B3 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008670ull)
-#define CVMX_PEXP_NPEI_PKTX_CNTS(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F000000A400ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKTX_INSTR_BADDR(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F000000A800ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKTX_INSTR_BAOFF_DBELL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F000000AC00ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKTX_INSTR_FIFO_RSIZE(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F000000B000ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKTX_INSTR_HEADER(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F000000B400ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKTX_IN_BP(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F000000B800ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKTX_SLIST_BADDR(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000009400ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKTX_SLIST_BAOFF_DBELL(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000009800ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKTX_SLIST_FIFO_RSIZE(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F0000009C00ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKT_CNT_INT \
-	 CVMX_ADD_IO_SEG(0x00011F0000009110ull)
-#define CVMX_PEXP_NPEI_PKT_CNT_INT_ENB \
-	 CVMX_ADD_IO_SEG(0x00011F0000009130ull)
-#define CVMX_PEXP_NPEI_PKT_DATA_OUT_ES \
-	 CVMX_ADD_IO_SEG(0x00011F00000090B0ull)
-#define CVMX_PEXP_NPEI_PKT_DATA_OUT_NS \
-	 CVMX_ADD_IO_SEG(0x00011F00000090A0ull)
-#define CVMX_PEXP_NPEI_PKT_DATA_OUT_ROR \
-	 CVMX_ADD_IO_SEG(0x00011F0000009090ull)
-#define CVMX_PEXP_NPEI_PKT_DPADDR \
-	 CVMX_ADD_IO_SEG(0x00011F0000009080ull)
-#define CVMX_PEXP_NPEI_PKT_INPUT_CONTROL \
-	 CVMX_ADD_IO_SEG(0x00011F0000009150ull)
-#define CVMX_PEXP_NPEI_PKT_INSTR_ENB \
-	 CVMX_ADD_IO_SEG(0x00011F0000009000ull)
-#define CVMX_PEXP_NPEI_PKT_INSTR_RD_SIZE \
-	 CVMX_ADD_IO_SEG(0x00011F0000009190ull)
-#define CVMX_PEXP_NPEI_PKT_INSTR_SIZE \
-	 CVMX_ADD_IO_SEG(0x00011F0000009020ull)
-#define CVMX_PEXP_NPEI_PKT_INT_LEVELS \
-	 CVMX_ADD_IO_SEG(0x00011F0000009100ull)
-#define CVMX_PEXP_NPEI_PKT_IN_BP \
-	 CVMX_ADD_IO_SEG(0x00011F00000086B0ull)
-#define CVMX_PEXP_NPEI_PKT_IN_DONEX_CNTS(offset) \
-	 CVMX_ADD_IO_SEG(0x00011F000000A000ull + (((offset) & 31) * 16))
-#define CVMX_PEXP_NPEI_PKT_IN_INSTR_COUNTS \
-	 CVMX_ADD_IO_SEG(0x00011F00000086A0ull)
-#define CVMX_PEXP_NPEI_PKT_IN_PCIE_PORT \
-	 CVMX_ADD_IO_SEG(0x00011F00000091A0ull)
-#define CVMX_PEXP_NPEI_PKT_IPTR \
-	 CVMX_ADD_IO_SEG(0x00011F0000009070ull)
-#define CVMX_PEXP_NPEI_PKT_OUTPUT_WMARK \
-	 CVMX_ADD_IO_SEG(0x00011F0000009160ull)
-#define CVMX_PEXP_NPEI_PKT_OUT_BMODE \
-	 CVMX_ADD_IO_SEG(0x00011F00000090D0ull)
-#define CVMX_PEXP_NPEI_PKT_OUT_ENB \
-	 CVMX_ADD_IO_SEG(0x00011F0000009010ull)
-#define CVMX_PEXP_NPEI_PKT_PCIE_PORT \
-	 CVMX_ADD_IO_SEG(0x00011F00000090E0ull)
-#define CVMX_PEXP_NPEI_PKT_PORT_IN_RST \
-	 CVMX_ADD_IO_SEG(0x00011F0000008690ull)
-#define CVMX_PEXP_NPEI_PKT_SLIST_ES \
-	 CVMX_ADD_IO_SEG(0x00011F0000009050ull)
-#define CVMX_PEXP_NPEI_PKT_SLIST_ID_SIZE \
-	 CVMX_ADD_IO_SEG(0x00011F0000009180ull)
-#define CVMX_PEXP_NPEI_PKT_SLIST_NS \
-	 CVMX_ADD_IO_SEG(0x00011F0000009040ull)
-#define CVMX_PEXP_NPEI_PKT_SLIST_ROR \
-	 CVMX_ADD_IO_SEG(0x00011F0000009030ull)
-#define CVMX_PEXP_NPEI_PKT_TIME_INT \
-	 CVMX_ADD_IO_SEG(0x00011F0000009120ull)
-#define CVMX_PEXP_NPEI_PKT_TIME_INT_ENB \
-	 CVMX_ADD_IO_SEG(0x00011F0000009140ull)
-#define CVMX_PEXP_NPEI_RSL_INT_BLOCKS \
-	 CVMX_ADD_IO_SEG(0x00011F0000008520ull)
-#define CVMX_PEXP_NPEI_SCRATCH_1 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008270ull)
-#define CVMX_PEXP_NPEI_STATE1 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008620ull)
-#define CVMX_PEXP_NPEI_STATE2 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008630ull)
-#define CVMX_PEXP_NPEI_STATE3 \
-	 CVMX_ADD_IO_SEG(0x00011F0000008640ull)
-#define CVMX_PEXP_NPEI_WINDOW_CTL \
-	 CVMX_ADD_IO_SEG(0x00011F0000008380ull)
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-pow-defs.h b/arch/mips/include/asm/octeon/cvmx-pow-defs.h
deleted file mode 100644
index 2d82e24..0000000
--- a/arch/mips/include/asm/octeon/cvmx-pow-defs.h
+++ /dev/null
@@ -1,698 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_POW_DEFS_H__
-#define __CVMX_POW_DEFS_H__
-
-#define CVMX_POW_BIST_STAT \
-	 CVMX_ADD_IO_SEG(0x00016700000003F8ull)
-#define CVMX_POW_DS_PC \
-	 CVMX_ADD_IO_SEG(0x0001670000000398ull)
-#define CVMX_POW_ECC_ERR \
-	 CVMX_ADD_IO_SEG(0x0001670000000218ull)
-#define CVMX_POW_INT_CTL \
-	 CVMX_ADD_IO_SEG(0x0001670000000220ull)
-#define CVMX_POW_IQ_CNTX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001670000000340ull + (((offset) & 7) * 8))
-#define CVMX_POW_IQ_COM_CNT \
-	 CVMX_ADD_IO_SEG(0x0001670000000388ull)
-#define CVMX_POW_IQ_INT \
-	 CVMX_ADD_IO_SEG(0x0001670000000238ull)
-#define CVMX_POW_IQ_INT_EN \
-	 CVMX_ADD_IO_SEG(0x0001670000000240ull)
-#define CVMX_POW_IQ_THRX(offset) \
-	 CVMX_ADD_IO_SEG(0x00016700000003A0ull + (((offset) & 7) * 8))
-#define CVMX_POW_NOS_CNT \
-	 CVMX_ADD_IO_SEG(0x0001670000000228ull)
-#define CVMX_POW_NW_TIM \
-	 CVMX_ADD_IO_SEG(0x0001670000000210ull)
-#define CVMX_POW_PF_RST_MSK \
-	 CVMX_ADD_IO_SEG(0x0001670000000230ull)
-#define CVMX_POW_PP_GRP_MSKX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001670000000000ull + (((offset) & 15) * 8))
-#define CVMX_POW_QOS_RNDX(offset) \
-	 CVMX_ADD_IO_SEG(0x00016700000001C0ull + (((offset) & 7) * 8))
-#define CVMX_POW_QOS_THRX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001670000000180ull + (((offset) & 7) * 8))
-#define CVMX_POW_TS_PC \
-	 CVMX_ADD_IO_SEG(0x0001670000000390ull)
-#define CVMX_POW_WA_COM_PC \
-	 CVMX_ADD_IO_SEG(0x0001670000000380ull)
-#define CVMX_POW_WA_PCX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001670000000300ull + (((offset) & 7) * 8))
-#define CVMX_POW_WQ_INT \
-	 CVMX_ADD_IO_SEG(0x0001670000000200ull)
-#define CVMX_POW_WQ_INT_CNTX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001670000000100ull + (((offset) & 15) * 8))
-#define CVMX_POW_WQ_INT_PC \
-	 CVMX_ADD_IO_SEG(0x0001670000000208ull)
-#define CVMX_POW_WQ_INT_THRX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001670000000080ull + (((offset) & 15) * 8))
-#define CVMX_POW_WS_PCX(offset) \
-	 CVMX_ADD_IO_SEG(0x0001670000000280ull + (((offset) & 15) * 8))
-
-union cvmx_pow_bist_stat {
-	uint64_t u64;
-	struct cvmx_pow_bist_stat_s {
-		uint64_t reserved_32_63:32;
-		uint64_t pp:16;
-		uint64_t reserved_0_15:16;
-	} s;
-	struct cvmx_pow_bist_stat_cn30xx {
-		uint64_t reserved_17_63:47;
-		uint64_t pp:1;
-		uint64_t reserved_9_15:7;
-		uint64_t cam:1;
-		uint64_t nbt1:1;
-		uint64_t nbt0:1;
-		uint64_t index:1;
-		uint64_t fidx:1;
-		uint64_t nbr1:1;
-		uint64_t nbr0:1;
-		uint64_t pend:1;
-		uint64_t adr:1;
-	} cn30xx;
-	struct cvmx_pow_bist_stat_cn31xx {
-		uint64_t reserved_18_63:46;
-		uint64_t pp:2;
-		uint64_t reserved_9_15:7;
-		uint64_t cam:1;
-		uint64_t nbt1:1;
-		uint64_t nbt0:1;
-		uint64_t index:1;
-		uint64_t fidx:1;
-		uint64_t nbr1:1;
-		uint64_t nbr0:1;
-		uint64_t pend:1;
-		uint64_t adr:1;
-	} cn31xx;
-	struct cvmx_pow_bist_stat_cn38xx {
-		uint64_t reserved_32_63:32;
-		uint64_t pp:16;
-		uint64_t reserved_10_15:6;
-		uint64_t cam:1;
-		uint64_t nbt:1;
-		uint64_t index:1;
-		uint64_t fidx:1;
-		uint64_t nbr1:1;
-		uint64_t nbr0:1;
-		uint64_t pend1:1;
-		uint64_t pend0:1;
-		uint64_t adr1:1;
-		uint64_t adr0:1;
-	} cn38xx;
-	struct cvmx_pow_bist_stat_cn38xx cn38xxp2;
-	struct cvmx_pow_bist_stat_cn31xx cn50xx;
-	struct cvmx_pow_bist_stat_cn52xx {
-		uint64_t reserved_20_63:44;
-		uint64_t pp:4;
-		uint64_t reserved_9_15:7;
-		uint64_t cam:1;
-		uint64_t nbt1:1;
-		uint64_t nbt0:1;
-		uint64_t index:1;
-		uint64_t fidx:1;
-		uint64_t nbr1:1;
-		uint64_t nbr0:1;
-		uint64_t pend:1;
-		uint64_t adr:1;
-	} cn52xx;
-	struct cvmx_pow_bist_stat_cn52xx cn52xxp1;
-	struct cvmx_pow_bist_stat_cn56xx {
-		uint64_t reserved_28_63:36;
-		uint64_t pp:12;
-		uint64_t reserved_10_15:6;
-		uint64_t cam:1;
-		uint64_t nbt:1;
-		uint64_t index:1;
-		uint64_t fidx:1;
-		uint64_t nbr1:1;
-		uint64_t nbr0:1;
-		uint64_t pend1:1;
-		uint64_t pend0:1;
-		uint64_t adr1:1;
-		uint64_t adr0:1;
-	} cn56xx;
-	struct cvmx_pow_bist_stat_cn56xx cn56xxp1;
-	struct cvmx_pow_bist_stat_cn38xx cn58xx;
-	struct cvmx_pow_bist_stat_cn38xx cn58xxp1;
-};
-
-union cvmx_pow_ds_pc {
-	uint64_t u64;
-	struct cvmx_pow_ds_pc_s {
-		uint64_t reserved_32_63:32;
-		uint64_t ds_pc:32;
-	} s;
-	struct cvmx_pow_ds_pc_s cn30xx;
-	struct cvmx_pow_ds_pc_s cn31xx;
-	struct cvmx_pow_ds_pc_s cn38xx;
-	struct cvmx_pow_ds_pc_s cn38xxp2;
-	struct cvmx_pow_ds_pc_s cn50xx;
-	struct cvmx_pow_ds_pc_s cn52xx;
-	struct cvmx_pow_ds_pc_s cn52xxp1;
-	struct cvmx_pow_ds_pc_s cn56xx;
-	struct cvmx_pow_ds_pc_s cn56xxp1;
-	struct cvmx_pow_ds_pc_s cn58xx;
-	struct cvmx_pow_ds_pc_s cn58xxp1;
-};
-
-union cvmx_pow_ecc_err {
-	uint64_t u64;
-	struct cvmx_pow_ecc_err_s {
-		uint64_t reserved_45_63:19;
-		uint64_t iop_ie:13;
-		uint64_t reserved_29_31:3;
-		uint64_t iop:13;
-		uint64_t reserved_14_15:2;
-		uint64_t rpe_ie:1;
-		uint64_t rpe:1;
-		uint64_t reserved_9_11:3;
-		uint64_t syn:5;
-		uint64_t dbe_ie:1;
-		uint64_t sbe_ie:1;
-		uint64_t dbe:1;
-		uint64_t sbe:1;
-	} s;
-	struct cvmx_pow_ecc_err_s cn30xx;
-	struct cvmx_pow_ecc_err_cn31xx {
-		uint64_t reserved_14_63:50;
-		uint64_t rpe_ie:1;
-		uint64_t rpe:1;
-		uint64_t reserved_9_11:3;
-		uint64_t syn:5;
-		uint64_t dbe_ie:1;
-		uint64_t sbe_ie:1;
-		uint64_t dbe:1;
-		uint64_t sbe:1;
-	} cn31xx;
-	struct cvmx_pow_ecc_err_s cn38xx;
-	struct cvmx_pow_ecc_err_cn31xx cn38xxp2;
-	struct cvmx_pow_ecc_err_s cn50xx;
-	struct cvmx_pow_ecc_err_s cn52xx;
-	struct cvmx_pow_ecc_err_s cn52xxp1;
-	struct cvmx_pow_ecc_err_s cn56xx;
-	struct cvmx_pow_ecc_err_s cn56xxp1;
-	struct cvmx_pow_ecc_err_s cn58xx;
-	struct cvmx_pow_ecc_err_s cn58xxp1;
-};
-
-union cvmx_pow_int_ctl {
-	uint64_t u64;
-	struct cvmx_pow_int_ctl_s {
-		uint64_t reserved_6_63:58;
-		uint64_t pfr_dis:1;
-		uint64_t nbr_thr:5;
-	} s;
-	struct cvmx_pow_int_ctl_s cn30xx;
-	struct cvmx_pow_int_ctl_s cn31xx;
-	struct cvmx_pow_int_ctl_s cn38xx;
-	struct cvmx_pow_int_ctl_s cn38xxp2;
-	struct cvmx_pow_int_ctl_s cn50xx;
-	struct cvmx_pow_int_ctl_s cn52xx;
-	struct cvmx_pow_int_ctl_s cn52xxp1;
-	struct cvmx_pow_int_ctl_s cn56xx;
-	struct cvmx_pow_int_ctl_s cn56xxp1;
-	struct cvmx_pow_int_ctl_s cn58xx;
-	struct cvmx_pow_int_ctl_s cn58xxp1;
-};
-
-union cvmx_pow_iq_cntx {
-	uint64_t u64;
-	struct cvmx_pow_iq_cntx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t iq_cnt:32;
-	} s;
-	struct cvmx_pow_iq_cntx_s cn30xx;
-	struct cvmx_pow_iq_cntx_s cn31xx;
-	struct cvmx_pow_iq_cntx_s cn38xx;
-	struct cvmx_pow_iq_cntx_s cn38xxp2;
-	struct cvmx_pow_iq_cntx_s cn50xx;
-	struct cvmx_pow_iq_cntx_s cn52xx;
-	struct cvmx_pow_iq_cntx_s cn52xxp1;
-	struct cvmx_pow_iq_cntx_s cn56xx;
-	struct cvmx_pow_iq_cntx_s cn56xxp1;
-	struct cvmx_pow_iq_cntx_s cn58xx;
-	struct cvmx_pow_iq_cntx_s cn58xxp1;
-};
-
-union cvmx_pow_iq_com_cnt {
-	uint64_t u64;
-	struct cvmx_pow_iq_com_cnt_s {
-		uint64_t reserved_32_63:32;
-		uint64_t iq_cnt:32;
-	} s;
-	struct cvmx_pow_iq_com_cnt_s cn30xx;
-	struct cvmx_pow_iq_com_cnt_s cn31xx;
-	struct cvmx_pow_iq_com_cnt_s cn38xx;
-	struct cvmx_pow_iq_com_cnt_s cn38xxp2;
-	struct cvmx_pow_iq_com_cnt_s cn50xx;
-	struct cvmx_pow_iq_com_cnt_s cn52xx;
-	struct cvmx_pow_iq_com_cnt_s cn52xxp1;
-	struct cvmx_pow_iq_com_cnt_s cn56xx;
-	struct cvmx_pow_iq_com_cnt_s cn56xxp1;
-	struct cvmx_pow_iq_com_cnt_s cn58xx;
-	struct cvmx_pow_iq_com_cnt_s cn58xxp1;
-};
-
-union cvmx_pow_iq_int {
-	uint64_t u64;
-	struct cvmx_pow_iq_int_s {
-		uint64_t reserved_8_63:56;
-		uint64_t iq_int:8;
-	} s;
-	struct cvmx_pow_iq_int_s cn52xx;
-	struct cvmx_pow_iq_int_s cn52xxp1;
-	struct cvmx_pow_iq_int_s cn56xx;
-	struct cvmx_pow_iq_int_s cn56xxp1;
-};
-
-union cvmx_pow_iq_int_en {
-	uint64_t u64;
-	struct cvmx_pow_iq_int_en_s {
-		uint64_t reserved_8_63:56;
-		uint64_t int_en:8;
-	} s;
-	struct cvmx_pow_iq_int_en_s cn52xx;
-	struct cvmx_pow_iq_int_en_s cn52xxp1;
-	struct cvmx_pow_iq_int_en_s cn56xx;
-	struct cvmx_pow_iq_int_en_s cn56xxp1;
-};
-
-union cvmx_pow_iq_thrx {
-	uint64_t u64;
-	struct cvmx_pow_iq_thrx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t iq_thr:32;
-	} s;
-	struct cvmx_pow_iq_thrx_s cn52xx;
-	struct cvmx_pow_iq_thrx_s cn52xxp1;
-	struct cvmx_pow_iq_thrx_s cn56xx;
-	struct cvmx_pow_iq_thrx_s cn56xxp1;
-};
-
-union cvmx_pow_nos_cnt {
-	uint64_t u64;
-	struct cvmx_pow_nos_cnt_s {
-		uint64_t reserved_12_63:52;
-		uint64_t nos_cnt:12;
-	} s;
-	struct cvmx_pow_nos_cnt_cn30xx {
-		uint64_t reserved_7_63:57;
-		uint64_t nos_cnt:7;
-	} cn30xx;
-	struct cvmx_pow_nos_cnt_cn31xx {
-		uint64_t reserved_9_63:55;
-		uint64_t nos_cnt:9;
-	} cn31xx;
-	struct cvmx_pow_nos_cnt_s cn38xx;
-	struct cvmx_pow_nos_cnt_s cn38xxp2;
-	struct cvmx_pow_nos_cnt_cn31xx cn50xx;
-	struct cvmx_pow_nos_cnt_cn52xx {
-		uint64_t reserved_10_63:54;
-		uint64_t nos_cnt:10;
-	} cn52xx;
-	struct cvmx_pow_nos_cnt_cn52xx cn52xxp1;
-	struct cvmx_pow_nos_cnt_s cn56xx;
-	struct cvmx_pow_nos_cnt_s cn56xxp1;
-	struct cvmx_pow_nos_cnt_s cn58xx;
-	struct cvmx_pow_nos_cnt_s cn58xxp1;
-};
-
-union cvmx_pow_nw_tim {
-	uint64_t u64;
-	struct cvmx_pow_nw_tim_s {
-		uint64_t reserved_10_63:54;
-		uint64_t nw_tim:10;
-	} s;
-	struct cvmx_pow_nw_tim_s cn30xx;
-	struct cvmx_pow_nw_tim_s cn31xx;
-	struct cvmx_pow_nw_tim_s cn38xx;
-	struct cvmx_pow_nw_tim_s cn38xxp2;
-	struct cvmx_pow_nw_tim_s cn50xx;
-	struct cvmx_pow_nw_tim_s cn52xx;
-	struct cvmx_pow_nw_tim_s cn52xxp1;
-	struct cvmx_pow_nw_tim_s cn56xx;
-	struct cvmx_pow_nw_tim_s cn56xxp1;
-	struct cvmx_pow_nw_tim_s cn58xx;
-	struct cvmx_pow_nw_tim_s cn58xxp1;
-};
-
-union cvmx_pow_pf_rst_msk {
-	uint64_t u64;
-	struct cvmx_pow_pf_rst_msk_s {
-		uint64_t reserved_8_63:56;
-		uint64_t rst_msk:8;
-	} s;
-	struct cvmx_pow_pf_rst_msk_s cn50xx;
-	struct cvmx_pow_pf_rst_msk_s cn52xx;
-	struct cvmx_pow_pf_rst_msk_s cn52xxp1;
-	struct cvmx_pow_pf_rst_msk_s cn56xx;
-	struct cvmx_pow_pf_rst_msk_s cn56xxp1;
-	struct cvmx_pow_pf_rst_msk_s cn58xx;
-	struct cvmx_pow_pf_rst_msk_s cn58xxp1;
-};
-
-union cvmx_pow_pp_grp_mskx {
-	uint64_t u64;
-	struct cvmx_pow_pp_grp_mskx_s {
-		uint64_t reserved_48_63:16;
-		uint64_t qos7_pri:4;
-		uint64_t qos6_pri:4;
-		uint64_t qos5_pri:4;
-		uint64_t qos4_pri:4;
-		uint64_t qos3_pri:4;
-		uint64_t qos2_pri:4;
-		uint64_t qos1_pri:4;
-		uint64_t qos0_pri:4;
-		uint64_t grp_msk:16;
-	} s;
-	struct cvmx_pow_pp_grp_mskx_cn30xx {
-		uint64_t reserved_16_63:48;
-		uint64_t grp_msk:16;
-	} cn30xx;
-	struct cvmx_pow_pp_grp_mskx_cn30xx cn31xx;
-	struct cvmx_pow_pp_grp_mskx_cn30xx cn38xx;
-	struct cvmx_pow_pp_grp_mskx_cn30xx cn38xxp2;
-	struct cvmx_pow_pp_grp_mskx_s cn50xx;
-	struct cvmx_pow_pp_grp_mskx_s cn52xx;
-	struct cvmx_pow_pp_grp_mskx_s cn52xxp1;
-	struct cvmx_pow_pp_grp_mskx_s cn56xx;
-	struct cvmx_pow_pp_grp_mskx_s cn56xxp1;
-	struct cvmx_pow_pp_grp_mskx_s cn58xx;
-	struct cvmx_pow_pp_grp_mskx_s cn58xxp1;
-};
-
-union cvmx_pow_qos_rndx {
-	uint64_t u64;
-	struct cvmx_pow_qos_rndx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t rnd_p3:8;
-		uint64_t rnd_p2:8;
-		uint64_t rnd_p1:8;
-		uint64_t rnd:8;
-	} s;
-	struct cvmx_pow_qos_rndx_s cn30xx;
-	struct cvmx_pow_qos_rndx_s cn31xx;
-	struct cvmx_pow_qos_rndx_s cn38xx;
-	struct cvmx_pow_qos_rndx_s cn38xxp2;
-	struct cvmx_pow_qos_rndx_s cn50xx;
-	struct cvmx_pow_qos_rndx_s cn52xx;
-	struct cvmx_pow_qos_rndx_s cn52xxp1;
-	struct cvmx_pow_qos_rndx_s cn56xx;
-	struct cvmx_pow_qos_rndx_s cn56xxp1;
-	struct cvmx_pow_qos_rndx_s cn58xx;
-	struct cvmx_pow_qos_rndx_s cn58xxp1;
-};
-
-union cvmx_pow_qos_thrx {
-	uint64_t u64;
-	struct cvmx_pow_qos_thrx_s {
-		uint64_t reserved_60_63:4;
-		uint64_t des_cnt:12;
-		uint64_t buf_cnt:12;
-		uint64_t free_cnt:12;
-		uint64_t reserved_23_23:1;
-		uint64_t max_thr:11;
-		uint64_t reserved_11_11:1;
-		uint64_t min_thr:11;
-	} s;
-	struct cvmx_pow_qos_thrx_cn30xx {
-		uint64_t reserved_55_63:9;
-		uint64_t des_cnt:7;
-		uint64_t reserved_43_47:5;
-		uint64_t buf_cnt:7;
-		uint64_t reserved_31_35:5;
-		uint64_t free_cnt:7;
-		uint64_t reserved_18_23:6;
-		uint64_t max_thr:6;
-		uint64_t reserved_6_11:6;
-		uint64_t min_thr:6;
-	} cn30xx;
-	struct cvmx_pow_qos_thrx_cn31xx {
-		uint64_t reserved_57_63:7;
-		uint64_t des_cnt:9;
-		uint64_t reserved_45_47:3;
-		uint64_t buf_cnt:9;
-		uint64_t reserved_33_35:3;
-		uint64_t free_cnt:9;
-		uint64_t reserved_20_23:4;
-		uint64_t max_thr:8;
-		uint64_t reserved_8_11:4;
-		uint64_t min_thr:8;
-	} cn31xx;
-	struct cvmx_pow_qos_thrx_s cn38xx;
-	struct cvmx_pow_qos_thrx_s cn38xxp2;
-	struct cvmx_pow_qos_thrx_cn31xx cn50xx;
-	struct cvmx_pow_qos_thrx_cn52xx {
-		uint64_t reserved_58_63:6;
-		uint64_t des_cnt:10;
-		uint64_t reserved_46_47:2;
-		uint64_t buf_cnt:10;
-		uint64_t reserved_34_35:2;
-		uint64_t free_cnt:10;
-		uint64_t reserved_21_23:3;
-		uint64_t max_thr:9;
-		uint64_t reserved_9_11:3;
-		uint64_t min_thr:9;
-	} cn52xx;
-	struct cvmx_pow_qos_thrx_cn52xx cn52xxp1;
-	struct cvmx_pow_qos_thrx_s cn56xx;
-	struct cvmx_pow_qos_thrx_s cn56xxp1;
-	struct cvmx_pow_qos_thrx_s cn58xx;
-	struct cvmx_pow_qos_thrx_s cn58xxp1;
-};
-
-union cvmx_pow_ts_pc {
-	uint64_t u64;
-	struct cvmx_pow_ts_pc_s {
-		uint64_t reserved_32_63:32;
-		uint64_t ts_pc:32;
-	} s;
-	struct cvmx_pow_ts_pc_s cn30xx;
-	struct cvmx_pow_ts_pc_s cn31xx;
-	struct cvmx_pow_ts_pc_s cn38xx;
-	struct cvmx_pow_ts_pc_s cn38xxp2;
-	struct cvmx_pow_ts_pc_s cn50xx;
-	struct cvmx_pow_ts_pc_s cn52xx;
-	struct cvmx_pow_ts_pc_s cn52xxp1;
-	struct cvmx_pow_ts_pc_s cn56xx;
-	struct cvmx_pow_ts_pc_s cn56xxp1;
-	struct cvmx_pow_ts_pc_s cn58xx;
-	struct cvmx_pow_ts_pc_s cn58xxp1;
-};
-
-union cvmx_pow_wa_com_pc {
-	uint64_t u64;
-	struct cvmx_pow_wa_com_pc_s {
-		uint64_t reserved_32_63:32;
-		uint64_t wa_pc:32;
-	} s;
-	struct cvmx_pow_wa_com_pc_s cn30xx;
-	struct cvmx_pow_wa_com_pc_s cn31xx;
-	struct cvmx_pow_wa_com_pc_s cn38xx;
-	struct cvmx_pow_wa_com_pc_s cn38xxp2;
-	struct cvmx_pow_wa_com_pc_s cn50xx;
-	struct cvmx_pow_wa_com_pc_s cn52xx;
-	struct cvmx_pow_wa_com_pc_s cn52xxp1;
-	struct cvmx_pow_wa_com_pc_s cn56xx;
-	struct cvmx_pow_wa_com_pc_s cn56xxp1;
-	struct cvmx_pow_wa_com_pc_s cn58xx;
-	struct cvmx_pow_wa_com_pc_s cn58xxp1;
-};
-
-union cvmx_pow_wa_pcx {
-	uint64_t u64;
-	struct cvmx_pow_wa_pcx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t wa_pc:32;
-	} s;
-	struct cvmx_pow_wa_pcx_s cn30xx;
-	struct cvmx_pow_wa_pcx_s cn31xx;
-	struct cvmx_pow_wa_pcx_s cn38xx;
-	struct cvmx_pow_wa_pcx_s cn38xxp2;
-	struct cvmx_pow_wa_pcx_s cn50xx;
-	struct cvmx_pow_wa_pcx_s cn52xx;
-	struct cvmx_pow_wa_pcx_s cn52xxp1;
-	struct cvmx_pow_wa_pcx_s cn56xx;
-	struct cvmx_pow_wa_pcx_s cn56xxp1;
-	struct cvmx_pow_wa_pcx_s cn58xx;
-	struct cvmx_pow_wa_pcx_s cn58xxp1;
-};
-
-union cvmx_pow_wq_int {
-	uint64_t u64;
-	struct cvmx_pow_wq_int_s {
-		uint64_t reserved_32_63:32;
-		uint64_t iq_dis:16;
-		uint64_t wq_int:16;
-	} s;
-	struct cvmx_pow_wq_int_s cn30xx;
-	struct cvmx_pow_wq_int_s cn31xx;
-	struct cvmx_pow_wq_int_s cn38xx;
-	struct cvmx_pow_wq_int_s cn38xxp2;
-	struct cvmx_pow_wq_int_s cn50xx;
-	struct cvmx_pow_wq_int_s cn52xx;
-	struct cvmx_pow_wq_int_s cn52xxp1;
-	struct cvmx_pow_wq_int_s cn56xx;
-	struct cvmx_pow_wq_int_s cn56xxp1;
-	struct cvmx_pow_wq_int_s cn58xx;
-	struct cvmx_pow_wq_int_s cn58xxp1;
-};
-
-union cvmx_pow_wq_int_cntx {
-	uint64_t u64;
-	struct cvmx_pow_wq_int_cntx_s {
-		uint64_t reserved_28_63:36;
-		uint64_t tc_cnt:4;
-		uint64_t ds_cnt:12;
-		uint64_t iq_cnt:12;
-	} s;
-	struct cvmx_pow_wq_int_cntx_cn30xx {
-		uint64_t reserved_28_63:36;
-		uint64_t tc_cnt:4;
-		uint64_t reserved_19_23:5;
-		uint64_t ds_cnt:7;
-		uint64_t reserved_7_11:5;
-		uint64_t iq_cnt:7;
-	} cn30xx;
-	struct cvmx_pow_wq_int_cntx_cn31xx {
-		uint64_t reserved_28_63:36;
-		uint64_t tc_cnt:4;
-		uint64_t reserved_21_23:3;
-		uint64_t ds_cnt:9;
-		uint64_t reserved_9_11:3;
-		uint64_t iq_cnt:9;
-	} cn31xx;
-	struct cvmx_pow_wq_int_cntx_s cn38xx;
-	struct cvmx_pow_wq_int_cntx_s cn38xxp2;
-	struct cvmx_pow_wq_int_cntx_cn31xx cn50xx;
-	struct cvmx_pow_wq_int_cntx_cn52xx {
-		uint64_t reserved_28_63:36;
-		uint64_t tc_cnt:4;
-		uint64_t reserved_22_23:2;
-		uint64_t ds_cnt:10;
-		uint64_t reserved_10_11:2;
-		uint64_t iq_cnt:10;
-	} cn52xx;
-	struct cvmx_pow_wq_int_cntx_cn52xx cn52xxp1;
-	struct cvmx_pow_wq_int_cntx_s cn56xx;
-	struct cvmx_pow_wq_int_cntx_s cn56xxp1;
-	struct cvmx_pow_wq_int_cntx_s cn58xx;
-	struct cvmx_pow_wq_int_cntx_s cn58xxp1;
-};
-
-union cvmx_pow_wq_int_pc {
-	uint64_t u64;
-	struct cvmx_pow_wq_int_pc_s {
-		uint64_t reserved_60_63:4;
-		uint64_t pc:28;
-		uint64_t reserved_28_31:4;
-		uint64_t pc_thr:20;
-		uint64_t reserved_0_7:8;
-	} s;
-	struct cvmx_pow_wq_int_pc_s cn30xx;
-	struct cvmx_pow_wq_int_pc_s cn31xx;
-	struct cvmx_pow_wq_int_pc_s cn38xx;
-	struct cvmx_pow_wq_int_pc_s cn38xxp2;
-	struct cvmx_pow_wq_int_pc_s cn50xx;
-	struct cvmx_pow_wq_int_pc_s cn52xx;
-	struct cvmx_pow_wq_int_pc_s cn52xxp1;
-	struct cvmx_pow_wq_int_pc_s cn56xx;
-	struct cvmx_pow_wq_int_pc_s cn56xxp1;
-	struct cvmx_pow_wq_int_pc_s cn58xx;
-	struct cvmx_pow_wq_int_pc_s cn58xxp1;
-};
-
-union cvmx_pow_wq_int_thrx {
-	uint64_t u64;
-	struct cvmx_pow_wq_int_thrx_s {
-		uint64_t reserved_29_63:35;
-		uint64_t tc_en:1;
-		uint64_t tc_thr:4;
-		uint64_t reserved_23_23:1;
-		uint64_t ds_thr:11;
-		uint64_t reserved_11_11:1;
-		uint64_t iq_thr:11;
-	} s;
-	struct cvmx_pow_wq_int_thrx_cn30xx {
-		uint64_t reserved_29_63:35;
-		uint64_t tc_en:1;
-		uint64_t tc_thr:4;
-		uint64_t reserved_18_23:6;
-		uint64_t ds_thr:6;
-		uint64_t reserved_6_11:6;
-		uint64_t iq_thr:6;
-	} cn30xx;
-	struct cvmx_pow_wq_int_thrx_cn31xx {
-		uint64_t reserved_29_63:35;
-		uint64_t tc_en:1;
-		uint64_t tc_thr:4;
-		uint64_t reserved_20_23:4;
-		uint64_t ds_thr:8;
-		uint64_t reserved_8_11:4;
-		uint64_t iq_thr:8;
-	} cn31xx;
-	struct cvmx_pow_wq_int_thrx_s cn38xx;
-	struct cvmx_pow_wq_int_thrx_s cn38xxp2;
-	struct cvmx_pow_wq_int_thrx_cn31xx cn50xx;
-	struct cvmx_pow_wq_int_thrx_cn52xx {
-		uint64_t reserved_29_63:35;
-		uint64_t tc_en:1;
-		uint64_t tc_thr:4;
-		uint64_t reserved_21_23:3;
-		uint64_t ds_thr:9;
-		uint64_t reserved_9_11:3;
-		uint64_t iq_thr:9;
-	} cn52xx;
-	struct cvmx_pow_wq_int_thrx_cn52xx cn52xxp1;
-	struct cvmx_pow_wq_int_thrx_s cn56xx;
-	struct cvmx_pow_wq_int_thrx_s cn56xxp1;
-	struct cvmx_pow_wq_int_thrx_s cn58xx;
-	struct cvmx_pow_wq_int_thrx_s cn58xxp1;
-};
-
-union cvmx_pow_ws_pcx {
-	uint64_t u64;
-	struct cvmx_pow_ws_pcx_s {
-		uint64_t reserved_32_63:32;
-		uint64_t ws_pc:32;
-	} s;
-	struct cvmx_pow_ws_pcx_s cn30xx;
-	struct cvmx_pow_ws_pcx_s cn31xx;
-	struct cvmx_pow_ws_pcx_s cn38xx;
-	struct cvmx_pow_ws_pcx_s cn38xxp2;
-	struct cvmx_pow_ws_pcx_s cn50xx;
-	struct cvmx_pow_ws_pcx_s cn52xx;
-	struct cvmx_pow_ws_pcx_s cn52xxp1;
-	struct cvmx_pow_ws_pcx_s cn56xx;
-	struct cvmx_pow_ws_pcx_s cn56xxp1;
-	struct cvmx_pow_ws_pcx_s cn58xx;
-	struct cvmx_pow_ws_pcx_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-rnm-defs.h b/arch/mips/include/asm/octeon/cvmx-rnm-defs.h
deleted file mode 100644
index 4586958..0000000
--- a/arch/mips/include/asm/octeon/cvmx-rnm-defs.h
+++ /dev/null
@@ -1,88 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_RNM_DEFS_H__
-#define __CVMX_RNM_DEFS_H__
-
-#include <linux/types.h>
-
-#define CVMX_RNM_BIST_STATUS \
-	 CVMX_ADD_IO_SEG(0x0001180040000008ull)
-#define CVMX_RNM_CTL_STATUS \
-	 CVMX_ADD_IO_SEG(0x0001180040000000ull)
-
-union cvmx_rnm_bist_status {
-	uint64_t u64;
-	struct cvmx_rnm_bist_status_s {
-		uint64_t reserved_2_63:62;
-		uint64_t rrc:1;
-		uint64_t mem:1;
-	} s;
-	struct cvmx_rnm_bist_status_s cn30xx;
-	struct cvmx_rnm_bist_status_s cn31xx;
-	struct cvmx_rnm_bist_status_s cn38xx;
-	struct cvmx_rnm_bist_status_s cn38xxp2;
-	struct cvmx_rnm_bist_status_s cn50xx;
-	struct cvmx_rnm_bist_status_s cn52xx;
-	struct cvmx_rnm_bist_status_s cn52xxp1;
-	struct cvmx_rnm_bist_status_s cn56xx;
-	struct cvmx_rnm_bist_status_s cn56xxp1;
-	struct cvmx_rnm_bist_status_s cn58xx;
-	struct cvmx_rnm_bist_status_s cn58xxp1;
-};
-
-union cvmx_rnm_ctl_status {
-	uint64_t u64;
-	struct cvmx_rnm_ctl_status_s {
-		uint64_t reserved_9_63:55;
-		uint64_t ent_sel:4;
-		uint64_t exp_ent:1;
-		uint64_t rng_rst:1;
-		uint64_t rnm_rst:1;
-		uint64_t rng_en:1;
-		uint64_t ent_en:1;
-	} s;
-	struct cvmx_rnm_ctl_status_cn30xx {
-		uint64_t reserved_4_63:60;
-		uint64_t rng_rst:1;
-		uint64_t rnm_rst:1;
-		uint64_t rng_en:1;
-		uint64_t ent_en:1;
-	} cn30xx;
-	struct cvmx_rnm_ctl_status_cn30xx cn31xx;
-	struct cvmx_rnm_ctl_status_cn30xx cn38xx;
-	struct cvmx_rnm_ctl_status_cn30xx cn38xxp2;
-	struct cvmx_rnm_ctl_status_s cn50xx;
-	struct cvmx_rnm_ctl_status_s cn52xx;
-	struct cvmx_rnm_ctl_status_s cn52xxp1;
-	struct cvmx_rnm_ctl_status_s cn56xx;
-	struct cvmx_rnm_ctl_status_s cn56xxp1;
-	struct cvmx_rnm_ctl_status_s cn58xx;
-	struct cvmx_rnm_ctl_status_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-smix-defs.h b/arch/mips/include/asm/octeon/cvmx-smix-defs.h
deleted file mode 100644
index 9ae45fc..0000000
--- a/arch/mips/include/asm/octeon/cvmx-smix-defs.h
+++ /dev/null
@@ -1,178 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-#ifndef __CVMX_SMIX_DEFS_H__
-#define __CVMX_SMIX_DEFS_H__
-
-#define CVMX_SMIX_CLK(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001818ull + (((offset) & 1) * 256))
-#define CVMX_SMIX_CMD(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001800ull + (((offset) & 1) * 256))
-#define CVMX_SMIX_EN(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001820ull + (((offset) & 1) * 256))
-#define CVMX_SMIX_RD_DAT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001810ull + (((offset) & 1) * 256))
-#define CVMX_SMIX_WR_DAT(offset) \
-	 CVMX_ADD_IO_SEG(0x0001180000001808ull + (((offset) & 1) * 256))
-
-union cvmx_smix_clk {
-	uint64_t u64;
-	struct cvmx_smix_clk_s {
-		uint64_t reserved_25_63:39;
-		uint64_t mode:1;
-		uint64_t reserved_21_23:3;
-		uint64_t sample_hi:5;
-		uint64_t sample_mode:1;
-		uint64_t reserved_14_14:1;
-		uint64_t clk_idle:1;
-		uint64_t preamble:1;
-		uint64_t sample:4;
-		uint64_t phase:8;
-	} s;
-	struct cvmx_smix_clk_cn30xx {
-		uint64_t reserved_21_63:43;
-		uint64_t sample_hi:5;
-		uint64_t reserved_14_15:2;
-		uint64_t clk_idle:1;
-		uint64_t preamble:1;
-		uint64_t sample:4;
-		uint64_t phase:8;
-	} cn30xx;
-	struct cvmx_smix_clk_cn30xx cn31xx;
-	struct cvmx_smix_clk_cn30xx cn38xx;
-	struct cvmx_smix_clk_cn30xx cn38xxp2;
-	struct cvmx_smix_clk_cn50xx {
-		uint64_t reserved_25_63:39;
-		uint64_t mode:1;
-		uint64_t reserved_21_23:3;
-		uint64_t sample_hi:5;
-		uint64_t reserved_14_15:2;
-		uint64_t clk_idle:1;
-		uint64_t preamble:1;
-		uint64_t sample:4;
-		uint64_t phase:8;
-	} cn50xx;
-	struct cvmx_smix_clk_s cn52xx;
-	struct cvmx_smix_clk_cn50xx cn52xxp1;
-	struct cvmx_smix_clk_s cn56xx;
-	struct cvmx_smix_clk_cn50xx cn56xxp1;
-	struct cvmx_smix_clk_cn30xx cn58xx;
-	struct cvmx_smix_clk_cn30xx cn58xxp1;
-};
-
-union cvmx_smix_cmd {
-	uint64_t u64;
-	struct cvmx_smix_cmd_s {
-		uint64_t reserved_18_63:46;
-		uint64_t phy_op:2;
-		uint64_t reserved_13_15:3;
-		uint64_t phy_adr:5;
-		uint64_t reserved_5_7:3;
-		uint64_t reg_adr:5;
-	} s;
-	struct cvmx_smix_cmd_cn30xx {
-		uint64_t reserved_17_63:47;
-		uint64_t phy_op:1;
-		uint64_t reserved_13_15:3;
-		uint64_t phy_adr:5;
-		uint64_t reserved_5_7:3;
-		uint64_t reg_adr:5;
-	} cn30xx;
-	struct cvmx_smix_cmd_cn30xx cn31xx;
-	struct cvmx_smix_cmd_cn30xx cn38xx;
-	struct cvmx_smix_cmd_cn30xx cn38xxp2;
-	struct cvmx_smix_cmd_s cn50xx;
-	struct cvmx_smix_cmd_s cn52xx;
-	struct cvmx_smix_cmd_s cn52xxp1;
-	struct cvmx_smix_cmd_s cn56xx;
-	struct cvmx_smix_cmd_s cn56xxp1;
-	struct cvmx_smix_cmd_cn30xx cn58xx;
-	struct cvmx_smix_cmd_cn30xx cn58xxp1;
-};
-
-union cvmx_smix_en {
-	uint64_t u64;
-	struct cvmx_smix_en_s {
-		uint64_t reserved_1_63:63;
-		uint64_t en:1;
-	} s;
-	struct cvmx_smix_en_s cn30xx;
-	struct cvmx_smix_en_s cn31xx;
-	struct cvmx_smix_en_s cn38xx;
-	struct cvmx_smix_en_s cn38xxp2;
-	struct cvmx_smix_en_s cn50xx;
-	struct cvmx_smix_en_s cn52xx;
-	struct cvmx_smix_en_s cn52xxp1;
-	struct cvmx_smix_en_s cn56xx;
-	struct cvmx_smix_en_s cn56xxp1;
-	struct cvmx_smix_en_s cn58xx;
-	struct cvmx_smix_en_s cn58xxp1;
-};
-
-union cvmx_smix_rd_dat {
-	uint64_t u64;
-	struct cvmx_smix_rd_dat_s {
-		uint64_t reserved_18_63:46;
-		uint64_t pending:1;
-		uint64_t val:1;
-		uint64_t dat:16;
-	} s;
-	struct cvmx_smix_rd_dat_s cn30xx;
-	struct cvmx_smix_rd_dat_s cn31xx;
-	struct cvmx_smix_rd_dat_s cn38xx;
-	struct cvmx_smix_rd_dat_s cn38xxp2;
-	struct cvmx_smix_rd_dat_s cn50xx;
-	struct cvmx_smix_rd_dat_s cn52xx;
-	struct cvmx_smix_rd_dat_s cn52xxp1;
-	struct cvmx_smix_rd_dat_s cn56xx;
-	struct cvmx_smix_rd_dat_s cn56xxp1;
-	struct cvmx_smix_rd_dat_s cn58xx;
-	struct cvmx_smix_rd_dat_s cn58xxp1;
-};
-
-union cvmx_smix_wr_dat {
-	uint64_t u64;
-	struct cvmx_smix_wr_dat_s {
-		uint64_t reserved_18_63:46;
-		uint64_t pending:1;
-		uint64_t val:1;
-		uint64_t dat:16;
-	} s;
-	struct cvmx_smix_wr_dat_s cn30xx;
-	struct cvmx_smix_wr_dat_s cn31xx;
-	struct cvmx_smix_wr_dat_s cn38xx;
-	struct cvmx_smix_wr_dat_s cn38xxp2;
-	struct cvmx_smix_wr_dat_s cn50xx;
-	struct cvmx_smix_wr_dat_s cn52xx;
-	struct cvmx_smix_wr_dat_s cn52xxp1;
-	struct cvmx_smix_wr_dat_s cn56xx;
-	struct cvmx_smix_wr_dat_s cn56xxp1;
-	struct cvmx_smix_wr_dat_s cn58xx;
-	struct cvmx_smix_wr_dat_s cn58xxp1;
-};
-
-#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-spinlock.h b/arch/mips/include/asm/octeon/cvmx-spinlock.h
deleted file mode 100644
index 2fbf087..0000000
--- a/arch/mips/include/asm/octeon/cvmx-spinlock.h
+++ /dev/null
@@ -1,232 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/**
- * Implementation of spinlocks for Octeon CVMX.  Although similar in
- * function to Linux kernel spinlocks, they are not compatible.
- * Octeon CVMX spinlocks are only used to synchronize with the boot
- * monitor and other non-Linux programs running in the system.
- */
-
-#ifndef __CVMX_SPINLOCK_H__
-#define __CVMX_SPINLOCK_H__
-
-#include "cvmx-asm.h"
-
-/* Spinlocks for Octeon */
-
-/* define these to enable recursive spinlock debugging */
-/*#define CVMX_SPINLOCK_DEBUG */
-
-/**
- * Spinlocks for Octeon CVMX
- */
-typedef struct {
-	volatile uint32_t value;
-} cvmx_spinlock_t;
-
-/* note - macros not expanded in inline ASM, so values hardcoded */
-#define  CVMX_SPINLOCK_UNLOCKED_VAL  0
-#define  CVMX_SPINLOCK_LOCKED_VAL    1
-
-#define CVMX_SPINLOCK_UNLOCKED_INITIALIZER  {CVMX_SPINLOCK_UNLOCKED_VAL}
-
-/**
- * Initialize a spinlock
- *
- * @lock:   Lock to initialize
- */
-static inline void cvmx_spinlock_init(cvmx_spinlock_t *lock)
-{
-	lock->value = CVMX_SPINLOCK_UNLOCKED_VAL;
-}
-
-/**
- * Return non-zero if the spinlock is currently locked
- *
- * @lock:   Lock to check
- * Returns Non-zero if locked
- */
-static inline int cvmx_spinlock_locked(cvmx_spinlock_t *lock)
-{
-	return lock->value != CVMX_SPINLOCK_UNLOCKED_VAL;
-}
-
-/**
- * Releases lock
- *
- * @lock:   pointer to lock structure
- */
-static inline void cvmx_spinlock_unlock(cvmx_spinlock_t *lock)
-{
-	CVMX_SYNCWS;
-	lock->value = 0;
-	CVMX_SYNCWS;
-}
-
-/**
- * Attempts to take the lock, but does not spin if lock is not available.
- * May take some time to acquire the lock even if it is available
- * due to the ll/sc not succeeding.
- *
- * @lock:   pointer to lock structure
- *
- * Returns 0: lock successfully taken
- *         1: lock not taken, held by someone else
- * These return values match the Linux semantics.
- */
-
-static inline unsigned int cvmx_spinlock_trylock(cvmx_spinlock_t *lock)
-{
-	unsigned int tmp;
-
-	__asm__ __volatile__(".set noreorder         \n"
-			     "1: ll   %[tmp], %[val] \n"
-			/* if lock held, fail immediately */
-			     "   bnez %[tmp], 2f     \n"
-			     "   li   %[tmp], 1      \n"
-			     "   sc   %[tmp], %[val] \n"
-			     "   beqz %[tmp], 1b     \n"
-			     "   li   %[tmp], 0      \n"
-			     "2:                     \n"
-			     ".set reorder           \n" :
-			[val] "+m"(lock->value), [tmp] "=&r"(tmp)
-			     : : "memory");
-
-	return tmp != 0;		/* normalize to 0 or 1 */
-}
-
-/**
- * Gets lock, spins until lock is taken
- *
- * @lock:   pointer to lock structure
- */
-static inline void cvmx_spinlock_lock(cvmx_spinlock_t *lock)
-{
-	unsigned int tmp;
-
-	__asm__ __volatile__(".set noreorder         \n"
-			     "1: ll   %[tmp], %[val]  \n"
-			     "   bnez %[tmp], 1b     \n"
-			     "   li   %[tmp], 1      \n"
-			     "   sc   %[tmp], %[val] \n"
-			     "   beqz %[tmp], 1b     \n"
-			     "   nop                \n"
-			     ".set reorder           \n" :
-			[val] "+m"(lock->value), [tmp] "=&r"(tmp)
-			: : "memory");
-
-}
-
-/** ********************************************************************
- * Bit spinlocks
- * These spinlocks use a single bit (bit 31) of a 32 bit word for locking.
- * The rest of the bits in the word are left undisturbed.  This enables more
- * compact data structures as only 1 bit is consumed for the lock.
- *
- */
-
-/**
- * Gets lock, spins until lock is taken
- * Preserves the low 31 bits of the 32 bit
- * word used for the lock.
- *
- *
- * @word:  word to lock bit 31 of
- */
-static inline void cvmx_spinlock_bit_lock(uint32_t *word)
-{
-	unsigned int tmp;
-	unsigned int sav;
-
-	__asm__ __volatile__(".set noreorder         \n"
-			     ".set noat              \n"
-			     "1: ll    %[tmp], %[val]  \n"
-			     "   bbit1 %[tmp], 31, 1b    \n"
-			     "   li    $at, 1      \n"
-			     "   ins   %[tmp], $at, 31, 1  \n"
-			     "   sc    %[tmp], %[val] \n"
-			     "   beqz  %[tmp], 1b     \n"
-			     "   nop                \n"
-			     ".set at              \n"
-			     ".set reorder           \n" :
-			[val] "+m"(*word), [tmp] "=&r"(tmp), [sav] "=&r"(sav)
-			     : : "memory");
-
-}
-
-/**
- * Attempts to get lock, returns immediately with success/failure
- * Preserves the low 31 bits of the 32 bit
- * word used for the lock.
- *
- *
- * @word:  word to lock bit 31 of
- * Returns 0: lock successfully taken
- *         1: lock not taken, held by someone else
- * These return values match the Linux semantics.
- */
-static inline unsigned int cvmx_spinlock_bit_trylock(uint32_t *word)
-{
-	unsigned int tmp;
-
-	__asm__ __volatile__(".set noreorder\n\t"
-			     ".set noat\n"
-			     "1: ll    %[tmp], %[val] \n"
-			/* if lock held, fail immediately */
-			     "   bbit1 %[tmp], 31, 2f     \n"
-			     "   li    $at, 1      \n"
-			     "   ins   %[tmp], $at, 31, 1  \n"
-			     "   sc    %[tmp], %[val] \n"
-			     "   beqz  %[tmp], 1b     \n"
-			     "   li    %[tmp], 0      \n"
-			     "2:                     \n"
-			     ".set at              \n"
-			     ".set reorder           \n" :
-			[val] "+m"(*word), [tmp] "=&r"(tmp)
-			: : "memory");
-
-	return tmp != 0;		/* normalize to 0 or 1 */
-}
-
-/**
- * Releases bit lock
- *
- * Unconditionally clears bit 31 of the lock word.  Note that this is
- * done non-atomically, as this implementation assumes that the rest
- * of the bits in the word are protected by the lock.
- *
- * @word:  word to unlock bit 31 in
- */
-static inline void cvmx_spinlock_bit_unlock(uint32_t *word)
-{
-	CVMX_SYNCWS;
-	*word &= ~(1UL << 31);
-	CVMX_SYNCWS;
-}
-
-#endif /* __CVMX_SPINLOCK_H__ */
diff --git a/arch/mips/include/asm/octeon/cvmx-sysinfo.h b/arch/mips/include/asm/octeon/cvmx-sysinfo.h
deleted file mode 100644
index 61dd574..0000000
--- a/arch/mips/include/asm/octeon/cvmx-sysinfo.h
+++ /dev/null
@@ -1,152 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- * This module provides system/board information obtained by the bootloader.
- */
-
-#ifndef __CVMX_SYSINFO_H__
-#define __CVMX_SYSINFO_H__
-
-#define OCTEON_SERIAL_LEN 20
-/**
- * Structure describing application specific information.
- * __cvmx_app_init() populates this from the cvmx boot descriptor.
- * This structure is private to simple executive applications, so
- * no versioning is required.
- *
- * This structure must be provided with some fields set in order to
- * use simple executive functions in other applications (Linux kernel,
- * u-boot, etc.)  The cvmx_sysinfo_minimal_initialize() function is
- * provided to set the required values in these cases.
- */
-struct cvmx_sysinfo {
-	/* System wide variables */
-	/* installed DRAM in system, in bytes */
-	uint64_t system_dram_size;
-
-	/* ptr to memory descriptor block */
-	void *phy_mem_desc_ptr;
-
-
-	/* Application image specific variables */
-	/* stack top address (virtual) */
-	uint64_t stack_top;
-	/* heap base address (virtual) */
-	uint64_t heap_base;
-	/* stack size in bytes */
-	uint32_t stack_size;
-	/* heap size in bytes */
-	uint32_t heap_size;
-	/* coremask defining cores running application */
-	uint32_t core_mask;
-	/* Deprecated, use cvmx_coremask_first_core() to select init core */
-	uint32_t init_core;
-
-	/* exception base address, as set by bootloader */
-	uint64_t exception_base_addr;
-
-	/* cpu clock speed in hz */
-	uint32_t cpu_clock_hz;
-
-	/* dram data rate in hz (data rate = 2 * clock rate */
-	uint32_t dram_data_rate_hz;
-
-
-	uint16_t board_type;
-	uint8_t board_rev_major;
-	uint8_t board_rev_minor;
-	uint8_t mac_addr_base[6];
-	uint8_t mac_addr_count;
-	char board_serial_number[OCTEON_SERIAL_LEN];
-	/*
-	 * Several boards support compact flash on the Octeon boot
-	 * bus.  The CF memory spaces may be mapped to different
-	 * addresses on different boards.  These values will be 0 if
-	 * CF is not present.  Note that these addresses are physical
-	 * addresses, and it is up to the application to use the
-	 * proper addressing mode (XKPHYS, KSEG0, etc.)
-	 */
-	uint64_t compact_flash_common_base_addr;
-	uint64_t compact_flash_attribute_base_addr;
-	/*
-	 * Base address of the LED display (as on EBT3000 board) This
-	 * will be 0 if LED display not present.  Note that this
-	 * address is a physical address, and it is up to the
-	 * application to use the proper addressing mode (XKPHYS,
-	 * KSEG0, etc.)
-	 */
-	uint64_t led_display_base_addr;
-	/* DFA reference clock in hz (if applicable)*/
-	uint32_t dfa_ref_clock_hz;
-	/* configuration flags from bootloader */
-	uint32_t bootloader_config_flags;
-
-	/* Uart number used for console */
-	uint8_t console_uart_num;
-};
-
-/**
- * This function returns the system/board information as obtained
- * by the bootloader.
- *
- *
- * Returns  Pointer to the boot information structure
- *
- */
-
-extern struct cvmx_sysinfo *cvmx_sysinfo_get(void);
-
-/**
- * This function is used in non-simple executive environments (such as
- * Linux kernel, u-boot, etc.)  to configure the minimal fields that
- * are required to use simple executive files directly.
- *
- * Locking (if required) must be handled outside of this
- * function
- *
- * @phy_mem_desc_ptr: Pointer to global physical memory descriptor
- *                   (bootmem descriptor) @board_type: Octeon board
- *                   type enumeration
- *
- * @board_rev_major:
- *                   Board major revision
- * @board_rev_minor:
- *                   Board minor revision
- * @cpu_clock_hz:
- *                   CPU clock freqency in hertz
- *
- * Returns 0: Failure
- *         1: success
- */
-extern int cvmx_sysinfo_minimal_initialize(void *phy_mem_desc_ptr,
-					   uint16_t board_type,
-					   uint8_t board_rev_major,
-					   uint8_t board_rev_minor,
-					   uint32_t cpu_clock_hz);
-
-#endif /* __CVMX_SYSINFO_H__ */
diff --git a/arch/mips/include/asm/octeon/octeon-feature.h b/arch/mips/include/asm/octeon/octeon-feature.h
deleted file mode 100644
index cba6fbe..0000000
--- a/arch/mips/include/asm/octeon/octeon-feature.h
+++ /dev/null
@@ -1,142 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- * File defining checks for different Octeon features.
- */
-
-#ifndef __OCTEON_FEATURE_H__
-#define __OCTEON_FEATURE_H__
-
-enum octeon_feature {
-	/*
-	 * Octeon models in the CN5XXX family and higher support
-	 * atomic add instructions to memory (saa/saad).
-	 */
-	OCTEON_FEATURE_SAAD,
-	/* Does this Octeon support the ZIP offload engine? */
-	OCTEON_FEATURE_ZIP,
-	/* Does this Octeon support crypto acceleration using COP2? */
-	OCTEON_FEATURE_CRYPTO,
-	/* Does this Octeon support PCI express? */
-	OCTEON_FEATURE_PCIE,
-	/* Some Octeon models support internal memory for storing
-	 * cryptographic keys */
-	OCTEON_FEATURE_KEY_MEMORY,
-	/* Octeon has a LED controller for banks of external LEDs */
-	OCTEON_FEATURE_LED_CONTROLLER,
-	/* Octeon has a trace buffer */
-	OCTEON_FEATURE_TRA,
-	/* Octeon has a management port */
-	OCTEON_FEATURE_MGMT_PORT,
-	/* Octeon has a raid unit */
-	OCTEON_FEATURE_RAID,
-	/* Octeon has a builtin USB */
-	OCTEON_FEATURE_USB,
-	/* Octeon IPD can run without using work queue entries */
-	OCTEON_FEATURE_NO_WPTR,
-	/* Octeon has DFA state machines */
-	OCTEON_FEATURE_DFA,
-	/* Octeon MDIO block supports clause 45 transactions for 10
-	 * Gig support */
-	OCTEON_FEATURE_MDIO_CLAUSE_45,
-};
-
-static inline int cvmx_fuse_read(int fuse);
-
-/**
- * Determine if the current Octeon supports a specific feature. These
- * checks have been optimized to be fairly quick, but they should still
- * be kept out of fast path code.
- *
- * @feature: Feature to check for. This should always be a constant so the
- *                compiler can remove the switch statement through optimization.
- *
- * Returns Non zero if the feature exists. Zero if the feature does not
- *         exist.
- */
-static inline int octeon_has_feature(enum octeon_feature feature)
-{
-	switch (feature) {
-	case OCTEON_FEATURE_SAAD:
-		return !OCTEON_IS_MODEL(OCTEON_CN3XXX);
-
-	case OCTEON_FEATURE_ZIP:
-		if (OCTEON_IS_MODEL(OCTEON_CN30XX)
-		    || OCTEON_IS_MODEL(OCTEON_CN50XX)
-		    || OCTEON_IS_MODEL(OCTEON_CN52XX))
-			return 0;
-		else if (OCTEON_IS_MODEL(OCTEON_CN38XX_PASS1))
-			return 1;
-		else
-			return !cvmx_fuse_read(121);
-
-	case OCTEON_FEATURE_CRYPTO:
-		return !cvmx_fuse_read(90);
-
-	case OCTEON_FEATURE_PCIE:
-	case OCTEON_FEATURE_MGMT_PORT:
-	case OCTEON_FEATURE_RAID:
-		return OCTEON_IS_MODEL(OCTEON_CN56XX)
-			|| OCTEON_IS_MODEL(OCTEON_CN52XX);
-
-	case OCTEON_FEATURE_KEY_MEMORY:
-	case OCTEON_FEATURE_LED_CONTROLLER:
-		return OCTEON_IS_MODEL(OCTEON_CN38XX)
-			|| OCTEON_IS_MODEL(OCTEON_CN58XX)
-			|| OCTEON_IS_MODEL(OCTEON_CN56XX);
-	case OCTEON_FEATURE_TRA:
-		return !(OCTEON_IS_MODEL(OCTEON_CN30XX)
-			 || OCTEON_IS_MODEL(OCTEON_CN50XX));
-	case OCTEON_FEATURE_USB:
-		return !(OCTEON_IS_MODEL(OCTEON_CN38XX)
-			 || OCTEON_IS_MODEL(OCTEON_CN58XX));
-	case OCTEON_FEATURE_NO_WPTR:
-		return (OCTEON_IS_MODEL(OCTEON_CN56XX)
-			 || OCTEON_IS_MODEL(OCTEON_CN52XX))
-			&& !OCTEON_IS_MODEL(OCTEON_CN56XX_PASS1_X)
-			&& !OCTEON_IS_MODEL(OCTEON_CN52XX_PASS1_X);
-	case OCTEON_FEATURE_DFA:
-		if (!OCTEON_IS_MODEL(OCTEON_CN38XX)
-		    && !OCTEON_IS_MODEL(OCTEON_CN31XX)
-		    && !OCTEON_IS_MODEL(OCTEON_CN58XX))
-			return 0;
-		else if (OCTEON_IS_MODEL(OCTEON_CN3020))
-			return 0;
-		else if (OCTEON_IS_MODEL(OCTEON_CN38XX_PASS1))
-			return 1;
-		else
-			return !cvmx_fuse_read(120);
-	case OCTEON_FEATURE_MDIO_CLAUSE_45:
-		return !(OCTEON_IS_MODEL(OCTEON_CN3XXX)
-			 || OCTEON_IS_MODEL(OCTEON_CN58XX)
-			 || OCTEON_IS_MODEL(OCTEON_CN50XX));
-	}
-	return 0;
-}
-
-#endif /* __OCTEON_FEATURE_H__ */
diff --git a/arch/mips/include/asm/octeon/octeon-model.h b/arch/mips/include/asm/octeon/octeon-model.h
deleted file mode 100644
index cf50336..0000000
--- a/arch/mips/include/asm/octeon/octeon-model.h
+++ /dev/null
@@ -1,321 +0,0 @@
-/***********************license start***************
- * Author: Cavium Networks
- *
- * Contact: support@caviumnetworks.com
- * This file is part of the OCTEON SDK
- *
- * Copyright (c) 2003-2008 Cavium Networks
- *
- * This file is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, Version 2, as
- * published by the Free Software Foundation.
- *
- * This file is distributed in the hope that it will be useful, but
- * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
- * NONINFRINGEMENT.  See the GNU General Public License for more
- * details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this file; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
- * or visit http://www.gnu.org/licenses/.
- *
- * This file may also be available under a different license from Cavium.
- * Contact Cavium Networks for more information
- ***********************license end**************************************/
-
-/*
- *
- * File defining different Octeon model IDs and macros to
- * compare them.
- *
- */
-
-#ifndef __OCTEON_MODEL_H__
-#define __OCTEON_MODEL_H__
-
-/* NOTE: These must match what is checked in common-config.mk */
-/* Defines to represent the different versions of Octeon.  */
-
-/*
- * IMPORTANT: When the default pass is updated for an Octeon Model,
- * the corresponding change must also be made in the oct-sim script.
- */
-
-/*
- * The defines below should be used with the OCTEON_IS_MODEL() macro
- * to determine what model of chip the software is running on.  Models
- * ending in 'XX' match multiple models (families), while specific
- * models match only that model.  If a pass (revision) is specified,
- * then only that revision will be matched.  Care should be taken when
- * checking for both specific models and families that the specific
- * models are checked for first.  While these defines are similar to
- * the processor ID, they are not intended to be used by anything
- * other that the OCTEON_IS_MODEL framework, and the values are
- * subject to change at anytime without notice.
- *
- * NOTE: only the OCTEON_IS_MODEL() macro/function and the OCTEON_CN*
- * macros should be used outside of this file.  All other macros are
- * for internal use only, and may change without notice.
- */
-
-/* Flag bits in top byte */
-/* Ignores revision in model checks */
-#define OM_IGNORE_REVISION        0x01000000
-/* Check submodels */
-#define OM_CHECK_SUBMODEL         0x02000000
-/* Match all models previous than the one specified */
-#define OM_MATCH_PREVIOUS_MODELS  0x04000000
-/* Ignores the minor revison on newer parts */
-#define OM_IGNORE_MINOR_REVISION  0x08000000
-#define OM_FLAG_MASK              0xff000000
-
-/*
- * CN5XXX models with new revision encoding
- */
-#define OCTEON_CN58XX_PASS1_0   0x000d0300
-#define OCTEON_CN58XX_PASS1_1   0x000d0301
-#define OCTEON_CN58XX_PASS1_2   0x000d0303
-#define OCTEON_CN58XX_PASS2_0   0x000d0308
-#define OCTEON_CN58XX_PASS2_1   0x000d0309
-#define OCTEON_CN58XX_PASS2_2   0x000d030a
-#define OCTEON_CN58XX_PASS2_3   0x000d030b
-
-#define OCTEON_CN58XX           (OCTEON_CN58XX_PASS1_0 | OM_IGNORE_REVISION)
-#define OCTEON_CN58XX_PASS1_X   (OCTEON_CN58XX_PASS1_0 \
-				 | OM_IGNORE_MINOR_REVISION)
-#define OCTEON_CN58XX_PASS2_X   (OCTEON_CN58XX_PASS2_0 \
-				 | OM_IGNORE_MINOR_REVISION)
-#define OCTEON_CN58XX_PASS1     OCTEON_CN58XX_PASS1_X
-#define OCTEON_CN58XX_PASS2     OCTEON_CN58XX_PASS2_X
-
-#define OCTEON_CN56XX_PASS1_0   0x000d0400
-#define OCTEON_CN56XX_PASS1_1   0x000d0401
-#define OCTEON_CN56XX_PASS2_0   0x000d0408
-#define OCTEON_CN56XX_PASS2_1   0x000d0409
-
-#define OCTEON_CN56XX           (OCTEON_CN56XX_PASS2_0 | OM_IGNORE_REVISION)
-#define OCTEON_CN56XX_PASS1_X   (OCTEON_CN56XX_PASS1_0 \
-				 | OM_IGNORE_MINOR_REVISION)
-#define OCTEON_CN56XX_PASS2_X   (OCTEON_CN56XX_PASS2_0 \
-				 | OM_IGNORE_MINOR_REVISION)
-#define OCTEON_CN56XX_PASS1     OCTEON_CN56XX_PASS1_X
-#define OCTEON_CN56XX_PASS2     OCTEON_CN56XX_PASS2_X
-
-#define OCTEON_CN57XX           OCTEON_CN56XX
-#define OCTEON_CN57XX_PASS1     OCTEON_CN56XX_PASS1
-#define OCTEON_CN57XX_PASS2     OCTEON_CN56XX_PASS2
-
-#define OCTEON_CN55XX           OCTEON_CN56XX
-#define OCTEON_CN55XX_PASS1     OCTEON_CN56XX_PASS1
-#define OCTEON_CN55XX_PASS2     OCTEON_CN56XX_PASS2
-
-#define OCTEON_CN54XX           OCTEON_CN56XX
-#define OCTEON_CN54XX_PASS1     OCTEON_CN56XX_PASS1
-#define OCTEON_CN54XX_PASS2     OCTEON_CN56XX_PASS2
-
-#define OCTEON_CN50XX_PASS1_0   0x000d0600
-
-#define OCTEON_CN50XX           (OCTEON_CN50XX_PASS1_0 | OM_IGNORE_REVISION)
-#define OCTEON_CN50XX_PASS1_X   (OCTEON_CN50XX_PASS1_0 \
-				 | OM_IGNORE_MINOR_REVISION)
-#define OCTEON_CN50XX_PASS1     OCTEON_CN50XX_PASS1_X
-
-/*
- * NOTE: Octeon CN5000F model is not identifiable using the
- * OCTEON_IS_MODEL() functions, but are treated as CN50XX.
- */
-
-#define OCTEON_CN52XX_PASS1_0   0x000d0700
-#define OCTEON_CN52XX_PASS2_0   0x000d0708
-
-#define OCTEON_CN52XX           (OCTEON_CN52XX_PASS2_0 | OM_IGNORE_REVISION)
-#define OCTEON_CN52XX_PASS1_X   (OCTEON_CN52XX_PASS1_0 \
-				 | OM_IGNORE_MINOR_REVISION)
-#define OCTEON_CN52XX_PASS2_X   (OCTEON_CN52XX_PASS2_0 \
-				 | OM_IGNORE_MINOR_REVISION)
-#define OCTEON_CN52XX_PASS1     OCTEON_CN52XX_PASS1_X
-#define OCTEON_CN52XX_PASS2     OCTEON_CN52XX_PASS2_X
-
-/*
- * CN3XXX models with old revision enconding
- */
-#define OCTEON_CN38XX_PASS1     0x000d0000
-#define OCTEON_CN38XX_PASS2     0x000d0001
-#define OCTEON_CN38XX_PASS3     0x000d0003
-#define OCTEON_CN38XX           (OCTEON_CN38XX_PASS3 | OM_IGNORE_REVISION)
-
-#define OCTEON_CN36XX           OCTEON_CN38XX
-#define OCTEON_CN36XX_PASS2     OCTEON_CN38XX_PASS2
-#define OCTEON_CN36XX_PASS3     OCTEON_CN38XX_PASS3
-
-/* The OCTEON_CN31XX matches CN31XX models and the CN3020 */
-#define OCTEON_CN31XX_PASS1     0x000d0100
-#define OCTEON_CN31XX_PASS1_1   0x000d0102
-#define OCTEON_CN31XX           (OCTEON_CN31XX_PASS1 | OM_IGNORE_REVISION)
-
-/*
- * This model is only used for internal checks, it is not a valid
- * model for the OCTEON_MODEL environment variable.  This matches the
- * CN3010 and CN3005 but NOT the CN3020.
- */
-#define OCTEON_CN30XX_PASS1     0x000d0200
-#define OCTEON_CN30XX_PASS1_1   0x000d0202
-#define OCTEON_CN30XX           (OCTEON_CN30XX_PASS1 | OM_IGNORE_REVISION)
-
-#define OCTEON_CN3005_PASS1     (0x000d0210 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3005_PASS1_0   (0x000d0210 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3005_PASS1_1   (0x000d0212 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3005           (OCTEON_CN3005_PASS1 | OM_IGNORE_REVISION \
-				 | OM_CHECK_SUBMODEL)
-
-#define OCTEON_CN3010_PASS1     (0x000d0200 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3010_PASS1_0   (0x000d0200 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3010_PASS1_1   (0x000d0202 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3010           (OCTEON_CN3010_PASS1 | OM_IGNORE_REVISION \
-				 | OM_CHECK_SUBMODEL)
-
-#define OCTEON_CN3020_PASS1     (0x000d0110 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3020_PASS1_0   (0x000d0110 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3020_PASS1_1   (0x000d0112 | OM_CHECK_SUBMODEL)
-#define OCTEON_CN3020           (OCTEON_CN3020_PASS1 | OM_IGNORE_REVISION \
-				 | OM_CHECK_SUBMODEL)
-
-
-
-/* This matches the complete family of CN3xxx CPUs, and not subsequent models */
-#define OCTEON_CN3XXX           (OCTEON_CN58XX_PASS1_0 \
-				 | OM_MATCH_PREVIOUS_MODELS \
-				 | OM_IGNORE_REVISION)
-
-/* The revision byte (low byte) has two different encodings.
- * CN3XXX:
- *
- *     bits
- *     <7:5>: reserved (0)
- *     <4>:   alternate package
- *     <3:0>: revision
- *
- * CN5XXX:
- *
- *     bits
- *     <7>:   reserved (0)
- *     <6>:   alternate package
- *     <5:3>: major revision
- *     <2:0>: minor revision
- *
- */
-
-/* Masks used for the various types of model/family/revision matching */
-#define OCTEON_38XX_FAMILY_MASK      0x00ffff00
-#define OCTEON_38XX_FAMILY_REV_MASK  0x00ffff0f
-#define OCTEON_38XX_MODEL_MASK       0x00ffff10
-#define OCTEON_38XX_MODEL_REV_MASK   (OCTEON_38XX_FAMILY_REV_MASK \
-				      | OCTEON_38XX_MODEL_MASK)
-
-/* CN5XXX and later use different layout of bits in the revision ID field */
-#define OCTEON_58XX_FAMILY_MASK      OCTEON_38XX_FAMILY_MASK
-#define OCTEON_58XX_FAMILY_REV_MASK  0x00ffff3f
-#define OCTEON_58XX_MODEL_MASK       0x00ffffc0
-#define OCTEON_58XX_MODEL_REV_MASK   (OCTEON_58XX_FAMILY_REV_MASK \
-				      | OCTEON_58XX_MODEL_MASK)
-#define OCTEON_58XX_MODEL_MINOR_REV_MASK (OCTEON_58XX_MODEL_REV_MASK \
-					  & 0x00fffff8)
-
-#define __OCTEON_MATCH_MASK__(x, y, z) (((x) & (z)) == ((y) & (z)))
-
-/* NOTE: This is for internal (to this file) use only. */
-static inline int __OCTEON_IS_MODEL_COMPILE__(uint32_t arg_model,
-					      uint32_t chip_model)
-{
-	uint32_t rev_and_sub = OM_IGNORE_REVISION | OM_CHECK_SUBMODEL;
-
-	if ((arg_model & OCTEON_38XX_FAMILY_MASK) < OCTEON_CN58XX_PASS1_0) {
-		if (((arg_model & OM_FLAG_MASK) == rev_and_sub) &&
-		    __OCTEON_MATCH_MASK__(chip_model, arg_model,
-					  OCTEON_38XX_MODEL_MASK))
-			return 1;
-		if (((arg_model & OM_FLAG_MASK) == 0) &&
-		    __OCTEON_MATCH_MASK__(chip_model, arg_model,
-					  OCTEON_38XX_FAMILY_REV_MASK))
-			return 1;
-		if (((arg_model & OM_FLAG_MASK) == OM_IGNORE_REVISION) &&
-		    __OCTEON_MATCH_MASK__(chip_model, arg_model,
-					  OCTEON_38XX_FAMILY_MASK))
-			return 1;
-		if (((arg_model & OM_FLAG_MASK) == OM_CHECK_SUBMODEL) &&
-		    __OCTEON_MATCH_MASK__((chip_model), (arg_model),
-					  OCTEON_38XX_MODEL_REV_MASK))
-			return 1;
-		if ((arg_model & OM_MATCH_PREVIOUS_MODELS) &&
-		    ((chip_model & OCTEON_38XX_MODEL_MASK) <
-			    (arg_model & OCTEON_38XX_MODEL_MASK)))
-			return 1;
-	} else {
-		if (((arg_model & OM_FLAG_MASK) == rev_and_sub) &&
-		    __OCTEON_MATCH_MASK__((chip_model), (arg_model),
-					  OCTEON_58XX_MODEL_MASK))
-			return 1;
-		if (((arg_model & OM_FLAG_MASK) == 0) &&
-		    __OCTEON_MATCH_MASK__((chip_model), (arg_model),
-					  OCTEON_58XX_FAMILY_REV_MASK))
-			return 1;
-		if (((arg_model & OM_FLAG_MASK) == OM_IGNORE_MINOR_REVISION) &&
-		    __OCTEON_MATCH_MASK__((chip_model), (arg_model),
-					  OCTEON_58XX_MODEL_MINOR_REV_MASK))
-			return 1;
-		if (((arg_model & OM_FLAG_MASK) == OM_IGNORE_REVISION) &&
-		    __OCTEON_MATCH_MASK__((chip_model), (arg_model),
-					  OCTEON_58XX_FAMILY_MASK))
-			return 1;
-		if (((arg_model & OM_FLAG_MASK) == OM_CHECK_SUBMODEL) &&
-		    __OCTEON_MATCH_MASK__((chip_model), (arg_model),
-					  OCTEON_58XX_MODEL_REV_MASK))
-			return 1;
-		if ((arg_model & OM_MATCH_PREVIOUS_MODELS) &&
-		    ((chip_model & OCTEON_58XX_MODEL_MASK) <
-			    (arg_model & OCTEON_58XX_MODEL_MASK)))
-			return 1;
-	}
-	return 0;
-}
-
-/* forward declarations */
-static inline uint32_t cvmx_get_proc_id(void) __attribute__ ((pure));
-static inline uint64_t cvmx_read_csr(uint64_t csr_addr);
-
-/* NOTE: This for internal use only!!!!! */
-static inline int __octeon_is_model_runtime__(uint32_t model)
-{
-	uint32_t cpuid = cvmx_get_proc_id();
-
-	/*
-	 * Check for special case of mismarked 3005 samples. We only
-	 * need to check if the sub model isn't being ignored.
-	 */
-	if ((model & OM_CHECK_SUBMODEL) == OM_CHECK_SUBMODEL) {
-		if (cpuid == OCTEON_CN3010_PASS1 \
-		    && (cvmx_read_csr(0x80011800800007B8ull) & (1ull << 34)))
-			cpuid |= 0x10;
-	}
-	return __OCTEON_IS_MODEL_COMPILE__(model, cpuid);
-}
-
-/*
- * The OCTEON_IS_MODEL macro should be used for all Octeon model
- * checking done in a program.  This should be kept runtime if at all
- * possible.  Any compile time (#if OCTEON_IS_MODEL) usage must be
- * condtionalized with OCTEON_IS_COMMON_BINARY() if runtime checking
- * support is required.
- */
-#define OCTEON_IS_MODEL(x) __octeon_is_model_runtime__(x)
-#define OCTEON_IS_COMMON_BINARY() 1
-#undef OCTEON_MODEL
-
-const char *octeon_model_get_string(uint32_t chip_id);
-const char *octeon_model_get_string_buffer(uint32_t chip_id, char *buffer);
-
-#include "octeon-feature.h"
-
-#endif /* __OCTEON_MODEL_H__ */
diff --git a/drivers/staging/Kconfig b/drivers/staging/Kconfig
index 7696a66..0697143 100644
--- a/drivers/staging/Kconfig
+++ b/drivers/staging/Kconfig
@@ -93,8 +93,6 @@ source "drivers/gpu/drm/vmwgfx/Kconfig"
 
 source "drivers/gpu/drm/nouveau/Kconfig"
 
-source "drivers/staging/octeon/Kconfig"
-
 source "drivers/staging/serqt_usb2/Kconfig"
 
 source "drivers/staging/quatech_usb2/Kconfig"
-- 
1.6.5.2

