{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542748335689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542748335690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 16:12:15 2018 " "Processing started: Tue Nov 20 16:12:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542748335690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542748335690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_test -c project_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_test -c project_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542748335690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542748336230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542748336230 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "item_generator.v(136) " "Verilog HDL information at item_generator.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../ece241project/model/item_generator.v" "" { Text "F:/UofT/ECE241/ece241project/model/item_generator.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542748343399 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type item_generator.v(218) " "Verilog HDL Declaration warning at item_generator.v(218): \"type\" is SystemVerilog-2005 keyword" {  } { { "../ece241project/model/item_generator.v" "" { Text "F:/UofT/ECE241/ece241project/model/item_generator.v" 218 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1542748343399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "item_generator.v(250) " "Verilog HDL information at item_generator.v(250): always construct contains both blocking and non-blocking assignments" {  } { { "../ece241project/model/item_generator.v" "" { Text "F:/UofT/ECE241/ece241project/model/item_generator.v" 250 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542748343399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uoft/ece241/ece241project/model/item_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file /uoft/ece241/ece241project/model/item_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "../ece241project/model/item_generator.v" "" { Text "F:/UofT/ECE241/ece241project/model/item_generator.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542748343400 ""} { "Info" "ISGN_ENTITY_NAME" "2 Rand " "Found entity 2: Rand" {  } { { "../ece241project/model/item_generator.v" "" { Text "F:/UofT/ECE241/ece241project/model/item_generator.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542748343400 ""} { "Info" "ISGN_ENTITY_NAME" "3 ItemMap " "Found entity 3: ItemMap" {  } { { "../ece241project/model/item_generator.v" "" { Text "F:/UofT/ECE241/ece241project/model/item_generator.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542748343400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542748343400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_test.v 1 1 " "Found 1 design units, including 1 entities, in source file project_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_rand_mod " "Found entity 1: test_rand_mod" {  } { { "project_test.v" "" { Text "F:/UofT/ECE241/ece241project-test/project_test.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542748343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542748343402 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "project_test " "Top-level design entity \"project_test\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1542748343452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UofT/ECE241/ece241project-test/output_files/project_test.map.smsg " "Generated suppressed messages file F:/UofT/ECE241/ece241project-test/output_files/project_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542748343484 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542748343548 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 16:12:23 2018 " "Processing ended: Tue Nov 20 16:12:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542748343548 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542748343548 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542748343548 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542748343548 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542748344208 ""}
