# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/interrupt-controller/marvell,odmi-controller.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Marvell ODMI for MSI support

maintainers:
  - Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
description: |+
  Some Marvell SoCs have an On-Die Message Interrupt (ODMI) controller
  which can be used by on-board peripheral for MSI interrupts.

             

properties:
  compatible:
    items:
      - const: marvell,odmi-controller
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupt-controller: {}
  msi-controller: {}
  marvell,odmi-frames:
    description: FIXME
  reg:
    minItems: 4
    maxItems: 4
    additionalItems: false
  marvell,spi-base:
    description: FIXME
examples:
  - |
    odmi: odmi@300000 {
      compatible = "marvell,ap806-odmi-controller",
             "marvell,odmi-controller";
      interrupt-controller;
      msi-controller;
      marvell,odmi-frames = <4>;
      reg = <0x300000 0x4000>,
            <0x304000 0x4000>,
            <0x308000 0x4000>,
            <0x30C000 0x4000>;
      marvell,spi-base = <128>, <136>, <144>, <152>;
    };
historical: |+
  * Marvell ODMI for MSI support

  Some Marvell SoCs have an On-Die Message Interrupt (ODMI) controller
  which can be used by on-board peripheral for MSI interrupts.

  Required properties:

  - compatible           : The value here should contain:

      "marvell,ap806-odmi-controller", "marvell,odmi-controller".

  - interrupt,controller : Identifies the node as an interrupt controller.

  - msi-controller       : Identifies the node as an MSI controller.

  - marvell,odmi-frames  : Number of ODMI frames available. Each frame
                           provides a number of events.

  - reg                  : List of register definitions, one for each
                           ODMI frame.

  - marvell,spi-base     : List of GIC base SPI interrupts, one for each
                           ODMI frame. Those SPI interrupts are 0-based,
                           i.e marvell,spi-base = <128> will use SPI #96.
                           See Documentation/devicetree/bindings/interrupt-controller/arm,gic.txt
                           for details about the GIC Device Tree binding.

  - interrupt-parent     : Reference to the parent interrupt controller.

...
