Warning (10268): Verilog HDL information at cnt1000.v(14): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/src/cnt1000.v Line: 14
