
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/defines/riscv_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/adder.sv" into library work
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/alu_decoder.sv" into library work
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/alu.sv" into library work
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/data_memory.sv" into library work
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/extend.sv" into library work
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/flopr.sv" into library work
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/imm_gen.sv" into library work
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/instruction_memory.sv" into library work
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/main_decoder.sv" into library work
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/mux2.sv" into library work
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/mux3.sv" into library work
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/program_counter.sv" into library work
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/reg_file.sv" into library work
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/riscv_core.sv" into library work
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/rtl/components/top.sv" into library work
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jose/Área de trabalho/bare_riscv/tb/sanity/top_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_tb
