

================================================================
== Vitis HLS Report for 'cross_r'
================================================================
* Date:           Mon Jun 23 18:38:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    195|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     330|    100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     417|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     747|    309|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_0_U17  |mul_32s_32s_32_2_0  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_0_U18  |mul_32s_32s_32_2_0  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   6|  330| 100|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |sub_ln8_1_fu_64_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln8_2_fu_70_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln8_3_fu_76_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln8_4_fu_82_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln8_fu_58_p2    |         -|   0|  0|  39|          32|          32|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 195|         160|         160|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_x_val_int_reg    |  32|   0|   32|          0|
    |a_y_val_int_reg    |  32|   0|   32|          0|
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  32|   0|   32|          0|
    |b_x_val_int_reg    |  32|   0|   32|          0|
    |b_y_val_int_reg    |  32|   0|   32|          0|
    |c_x_val_int_reg    |  32|   0|   32|          0|
    |c_y_val_int_reg    |  32|   0|   32|          0|
    |mul_ln8_1_reg_111  |  32|   0|   32|          0|
    |mul_ln8_reg_106    |  32|   0|   32|          0|
    |sub_ln8_1_reg_91   |  32|   0|   32|          0|
    |sub_ln8_2_reg_96   |  32|   0|   32|          0|
    |sub_ln8_3_reg_101  |  32|   0|   32|          0|
    |sub_ln8_reg_86     |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 417|   0|  417|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|         cross|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|         cross|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|         cross|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|         cross|  return value|
|a_x_val    |   in|   32|     ap_none|       a_x_val|        scalar|
|a_y_val    |   in|   32|     ap_none|       a_y_val|        scalar|
|b_x_val    |   in|   32|     ap_none|       b_x_val|        scalar|
|b_y_val    |   in|   32|     ap_none|       b_y_val|        scalar|
|c_x_val    |   in|   32|     ap_none|       c_x_val|        scalar|
|c_y_val    |   in|   32|     ap_none|       c_y_val|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

