\hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source}{}\doxysection{RCCEx UART8 Clock Source}
\label{group___r_c_c_ex___u_a_r_t8___clock___source}\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gafde5f45b5bc2cc741f5dbf287db7fc96}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+PCLK1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga4dd061fe7a540902326817dee097dc5a}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70475f572824a81deb8c374269b0a865}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga76309a914b9bde64d471c5bc0c227d46}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf6a5631af6b4b67c3157a6ba08b991}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gaea73a8609e9c51acce01c6980623bfde}{RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1377f96dd88df3089d6baf40fa6c679c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_ga76309a914b9bde64d471c5bc0c227d46}\label{group___r_c_c_ex___u_a_r_t8___clock___source_ga76309a914b9bde64d471c5bc0c227d46}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_HSI@{RCC\_UART8CLKSOURCE\_HSI}}
\index{RCC\_UART8CLKSOURCE\_HSI@{RCC\_UART8CLKSOURCE\_HSI}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_HSI}{RCC\_UART8CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf6a5631af6b4b67c3157a6ba08b991}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00437}{437}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_gaea73a8609e9c51acce01c6980623bfde}\label{group___r_c_c_ex___u_a_r_t8___clock___source_gaea73a8609e9c51acce01c6980623bfde}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_LSE@{RCC\_UART8CLKSOURCE\_LSE}}
\index{RCC\_UART8CLKSOURCE\_LSE@{RCC\_UART8CLKSOURCE\_LSE}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_LSE}{RCC\_UART8CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1377f96dd88df3089d6baf40fa6c679c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00438}{438}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_gafde5f45b5bc2cc741f5dbf287db7fc96}\label{group___r_c_c_ex___u_a_r_t8___clock___source_gafde5f45b5bc2cc741f5dbf287db7fc96}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_PCLK1@{RCC\_UART8CLKSOURCE\_PCLK1}}
\index{RCC\_UART8CLKSOURCE\_PCLK1@{RCC\_UART8CLKSOURCE\_PCLK1}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_PCLK1}{RCC\_UART8CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+PCLK1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00435}{435}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t8___clock___source_ga4dd061fe7a540902326817dee097dc5a}\label{group___r_c_c_ex___u_a_r_t8___clock___source_ga4dd061fe7a540902326817dee097dc5a}} 
\index{RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}!RCC\_UART8CLKSOURCE\_SYSCLK@{RCC\_UART8CLKSOURCE\_SYSCLK}}
\index{RCC\_UART8CLKSOURCE\_SYSCLK@{RCC\_UART8CLKSOURCE\_SYSCLK}!RCCEx UART8 Clock Source@{RCCEx UART8 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART8CLKSOURCE\_SYSCLK}{RCC\_UART8CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70475f572824a81deb8c374269b0a865}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00436}{436}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

