// Seed: 2804121756
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2
);
  assign id_2 = 1;
  assign id_0 = 1'b0;
  reg id_3 = 1'b0;
  always @(1 or posedge id_1 < (1)) begin
    id_2 = 1;
    id_0 = id_3;
    if (1) id_3 <= "";
  end
endmodule
