Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Jan  5 11:45:25 2021
| Host             : DESKTOP-B25T4O0 running 64-bit major release  (build 9200)
| Command          : report_power -file System_design_power_routed.rpt -pb System_design_power_summary_routed.pb -rpx System_design_power_routed.rpx
| Design           : System_design
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.899        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.775        |
| Device Static (W)        | 0.124        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.1         |
| Junction Temperature (C) | 46.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        3 |       --- |             --- |
| Slice Logic              |     0.138 |    28997 |       --- |             --- |
|   LUT as Logic           |     0.121 |    16459 |     17600 |           93.52 |
|   CARRY4                 |     0.016 |     2366 |      4400 |           53.77 |
|   F7/F8 Muxes            |    <0.001 |     1132 |     17600 |            6.43 |
|   Register               |    <0.001 |     4108 |     35200 |           11.67 |
|   LUT as Shift Register  |    <0.001 |       60 |      6000 |            1.00 |
|   LUT as Distributed RAM |    <0.001 |      244 |      6000 |            4.07 |
|   Others                 |     0.000 |     3139 |       --- |             --- |
| Signals                  |     0.172 |    24509 |       --- |             --- |
| DSPs                     |     0.057 |       78 |        80 |           97.50 |
| PS7                      |     1.400 |        1 |       --- |             --- |
| Static Power             |     0.124 |          |           |                 |
| Total                    |     1.899 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.382 |       0.375 |      0.008 |
| Vccaux    |       1.800 |     0.009 |       0.000 |      0.009 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.718 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------+-----------------+
| Clock      | Domain                                           | Constraint (ns) |
+------------+--------------------------------------------------+-----------------+
| clk_fpga_0 | processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------+-----------+
| Name                                                                                 | Power (W) |
+--------------------------------------------------------------------------------------+-----------+
| System_design                                                                        |     1.775 |
|   FPU_ip_0                                                                           |     0.368 |
|     inst                                                                             |     0.368 |
|       FPU_ip_v1_0_S00_AXI_inst                                                       |     0.368 |
|         FPU_instance                                                                 |     0.362 |
|           ALU                                                                        |     0.342 |
|             add_d                                                                    |     0.011 |
|               U0                                                                     |     0.011 |
|                 i_synth                                                              |     0.011 |
|                   ADDSUB_OP.ADDSUB                                                   |     0.011 |
|                     SPEED_OP.LOGIC.OP                                                |     0.011 |
|                       ALIGN_BLK                                                      |     0.006 |
|                         ALIGN_SHIFT                                                  |    <0.001 |
|                           ALIGN_Z_D                                                  |    <0.001 |
|                             EQ_ZERO                                                  |    <0.001 |
|                               CARRY_ZERO_DET                                         |    <0.001 |
|                         FRAC_ADDSUB                                                  |     0.006 |
|                           DSP_ADD.FRAC_ADDSUB                                        |     0.006 |
|                             DSP48E1_ADD.DSP48E1_ADD                                  |     0.005 |
|                             DSP48E1_GEN.DSP48E1_DEL                                  |    <0.001 |
|                             LOGIC_ADD.ADD_0                                          |    <0.001 |
|                             LOGIC_ADD.ADD_1                                          |    <0.001 |
|                       ALIGN_DIST_0_DEL                                               |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       A_IP_DELAY                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       B_IP_DELAY                                                     |     0.001 |
|                         i_pipe                                                       |     0.001 |
|                       EXP                                                            |     0.002 |
|                         A_EXP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         A_SIGN_DELAY                                                 |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         BMA_EXP_DELAY                                                |     0.001 |
|                           i_pipe                                                     |     0.001 |
|                         B_EXP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         B_SIGN_DELAY                                                 |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         COND_DET_A                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                             CARRY_ZERO_DET                                           |    <0.001 |
|                         COND_DET_B                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                             CARRY_ZERO_DET                                           |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                         NUMB_CMP                                                     |    <0.001 |
|                           FAST_CMP.CMP_BOT                                           |    <0.001 |
|                             C_CHAIN                                                  |    <0.001 |
|                           FAST_CMP.CMP_EQ_TOP                                        |    <0.001 |
|                             WIDE_AND                                                 |    <0.001 |
|                           FAST_CMP.CMP_TOP                                           |    <0.001 |
|                             C_CHAIN                                                  |    <0.001 |
|                         SUB_DELAY                                                    |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                       NORM                                                           |     0.002 |
|                         LZE                                                          |    <0.001 |
|                           ZERO_DET_CC_1                                              |    <0.001 |
|                           ZERO_DET_CC_2.CC                                           |    <0.001 |
|                         ROUND                                                        |    <0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                           |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0                            |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1                            |    <0.001 |
|                           RND_BIT_GEN                                                |    <0.001 |
|                             NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                 |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             div_d                                                                    |     0.077 |
|               U0                                                                     |     0.077 |
|                 i_synth                                                              |     0.077 |
|                   DIV_OP.SPD.OP                                                      |     0.077 |
|                     EXP                                                              |    <0.001 |
|                     MANT_DIV                                                         |     0.076 |
|                       RT[0].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[10].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[11].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[12].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[13].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[14].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[15].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[16].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[17].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[18].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[19].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[1].ADDSUB                                                   |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[20].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[21].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[22].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[23].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[24].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[25].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[26].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[27].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[28].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[29].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[2].ADDSUB                                                   |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[30].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[31].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[32].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[33].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[34].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[35].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[36].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[37].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[38].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[39].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[3].ADDSUB                                                   |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[40].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[41].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[42].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[43].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[44].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[45].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[46].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[47].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[48].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[49].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[4].ADDSUB                                                   |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[50].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[51].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[52].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[53].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[54].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[5].ADDSUB                                                   |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[6].ADDSUB                                                   |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[7].ADDSUB                                                   |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[8].ADDSUB                                                   |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[9].ADDSUB                                                   |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                     OP                                                               |    <0.001 |
|                     ROUND                                                            |    <0.001 |
|                       EXP_ADD.ADD                                                    |    <0.001 |
|                       LOGIC.RND1                                                     |    <0.001 |
|                       LOGIC.RND2                                                     |    <0.001 |
|                       RND_BIT_GEN                                                    |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             div_f                                                                    |     0.015 |
|               U0                                                                     |     0.015 |
|                 i_synth                                                              |     0.015 |
|                   DIV_OP.SPD.OP                                                      |     0.015 |
|                     EXP                                                              |    <0.001 |
|                     MANT_DIV                                                         |     0.014 |
|                       RT[0].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[10].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[11].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[12].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[13].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[14].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[15].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[16].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[17].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[18].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[19].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[1].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[20].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[21].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[22].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[23].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[24].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[25].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[2].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[3].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[4].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[5].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[6].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[7].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[8].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[9].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                     OP                                                               |    <0.001 |
|                     ROUND                                                            |    <0.001 |
|                       EXP_ADD.ADD                                                    |    <0.001 |
|                       LOGIC.RND1                                                     |    <0.001 |
|                       LOGIC.RND2                                                     |    <0.001 |
|                       RND_BIT_GEN                                                    |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             exp_f                                                                    |     0.027 |
|               U0                                                                     |     0.027 |
|                 i_synth                                                              |     0.027 |
|                   EXP_OP.i_sp_or_dp.OP                                               |     0.027 |
|                     g_Fr_sp_dsp.i_calculate_Fr                                       |     0.001 |
|                     i_Xi_gt_bias_sub1                                                |    <0.001 |
|                       C_CHAIN                                                        |    <0.001 |
|                     i_calculate_Xf                                                   |     0.006 |
|                       dsp.one.dsp48e1_add                                            |     0.006 |
|                     i_calculate_e2A                                                  |     0.012 |
|                     i_calculate_e2zmzm1                                              |    <0.001 |
|                     i_ccm_ln2                                                        |     0.002 |
|                       g_tables[0].i_addsub                                           |    <0.001 |
|                         dsp.one.dsp48e1_add                                          |    <0.001 |
|                       g_tables[1].i_addsub                                           |     0.001 |
|                         dsp.one.dsp48e1_add                                          |     0.001 |
|                     i_ccm_recip_ln2                                                  |     0.002 |
|                       g_tables[0].i_addsub                                           |    <0.001 |
|                         dsp.one.dsp48e1_add                                          |    <0.001 |
|                       g_tables[1].i_addsub                                           |     0.002 |
|                         dsp.one.dsp48e1_add                                          |     0.002 |
|                     i_recombination                                                  |    <0.001 |
|                       result_delay                                                   |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                     i_renorm_and_round                                               |     0.001 |
|                       DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                               |     0.001 |
|                       RND_BIT_GEN                                                    |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|                     i_res_exp                                                        |    <0.001 |
|                     i_shift_to_fixed                                                 |     0.001 |
|                       ALIGN_Z_D                                                      |    <0.001 |
|                         EQ_ZERO                                                      |    <0.001 |
|                           CARRY_ZERO_DET                                             |    <0.001 |
|                       ROUND                                                          |     0.001 |
|                     i_special_detect                                                 |    <0.001 |
|                       range_overflow_detect                                          |    <0.001 |
|                         C_CHAIN                                                      |    <0.001 |
|                       range_underflow_detect                                         |    <0.001 |
|                         C_CHAIN                                                      |    <0.001 |
|                     i_unbiased_is_127                                                |    <0.001 |
|                       CARRY_ZERO_DET                                                 |    <0.001 |
|                     i_unbiased_lower_not_all_zeros                                   |    <0.001 |
|                       WIDE_NOR                                                       |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             log_d                                                                    |     0.072 |
|               U0                                                                     |     0.072 |
|                 i_synth                                                              |     0.072 |
|                   LOG_OP.OP                                                          |     0.072 |
|                     exp_select_add                                                   |    <0.001 |
|                     exponent_proc                                                    |    <0.001 |
|                       ccm                                                            |    <0.001 |
|                         gCCM.iCCM                                                    |    <0.001 |
|                           use_ccm_core.ccm_core                                      |    <0.001 |
|                             b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1                |    <0.001 |
|                       check_zero                                                     |    <0.001 |
|                         WIDE_AND                                                     |    <0.001 |
|                     input_processing                                                 |     0.001 |
|                       check_leading_zeros                                            |    <0.001 |
|                         WIDE_AND                                                     |    <0.001 |
|                       complementer                                                   |    <0.001 |
|                       leading_zero_count                                             |    <0.001 |
|                         ZERO_DET_CC_1                                                |    <0.001 |
|                         ZERO_DET_CC_2.CC                                             |    <0.001 |
|                       shift_mux                                                      |    <0.001 |
|                       single_one_detect                                              |    <0.001 |
|                     normaliser                                                       |    <0.001 |
|                       normalize_1                                                    |    <0.001 |
|                         LZE                                                          |    <0.001 |
|                           ZERO_DET_CC_1                                              |    <0.001 |
|                           ZERO_DET_CC_2.CC                                           |    <0.001 |
|                     recombination                                                    |    <0.001 |
|                       result_delay                                                   |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                     rounder                                                          |    <0.001 |
|                       use_rounder.rounder                                            |    <0.001 |
|                     rr                                                               |     0.050 |
|                       L_path                                                         |     0.010 |
|                         g_adders[0].add                                              |    <0.001 |
|                         g_adders[1].add                                              |     0.002 |
|                         g_adders[2].add                                              |     0.001 |
|                         g_adders[3].add                                              |     0.002 |
|                         g_adders[4].add                                              |     0.002 |
|                         g_mem[1].L_table                                             |     0.002 |
|                       mul                                                            |     0.041 |
|                         dsp_mult.z1_mult                                             |     0.004 |
|                         gen_iter[1].rr_mult                                          |     0.008 |
|                           az_mult_no_combined_adder.az_mult                          |     0.002 |
|                             gDSP.gDSP_only.iDSP                                      |     0.002 |
|                           other_precision_bez_add.bez_add                            |    <0.001 |
|                           zi_add_no_combined_adder.other_precision_zi_add.zi_add     |     0.005 |
|                         gen_iter[2].rr_mult                                          |     0.009 |
|                           az_mult_no_combined_adder.az_mult                          |     0.003 |
|                             gDSP.gDSP_only.iDSP                                      |     0.003 |
|                           other_precision_bez_add.bez_add                            |    <0.001 |
|                           zi_add_no_combined_adder.other_precision_zi_add.zi_add     |     0.005 |
|                         gen_iter[3].rr_mult                                          |     0.009 |
|                           az_mult_no_combined_adder.az_mult                          |     0.003 |
|                             gDSP.gDSP_only.iDSP                                      |     0.003 |
|                           other_precision_bez_add.bez_add                            |    <0.001 |
|                           zi_add_no_combined_adder.other_precision_zi_add.zi_add     |     0.005 |
|                         gen_iter[4].rr_mult                                          |     0.007 |
|                           az_mult_no_combined_adder.az_mult                          |     0.003 |
|                             gDSP.gDSP_only.iDSP                                      |     0.003 |
|                           other_precision_bez_add.bez_add                            |    <0.001 |
|                           zi_add_no_combined_adder.other_precision_zi_add.zi_add     |     0.003 |
|                         gen_iter[5].rr_mult                                          |     0.004 |
|                           az_mult_no_combined_adder.az_mult                          |     0.002 |
|                             gDSP.gDSP_only.iDSP                                      |     0.002 |
|                           other_precision_bez_add.bez_add                            |    <0.001 |
|                           zi_add_no_combined_adder.other_precision_zi_add.zi_add     |     0.001 |
|                     special_detect                                                   |    <0.001 |
|                       exponent_is_one_detect                                         |    <0.001 |
|                         WIDE_AND                                                     |    <0.001 |
|                     taylor                                                           |     0.018 |
|                       gen_combiner_fabric.addsub_comb                                |     0.002 |
|                       gen_sum_addsub_fabric.sum_addsub                               |     0.009 |
|                       other_precisions_z_plus_L_adder.z_plus_L_adder                 |     0.001 |
|                       squarer                                                        |     0.004 |
|                         gDSP.gDSP_only.iDSP                                          |     0.004 |
|                       z_squarer_select                                               |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             log_f                                                                    |     0.023 |
|               U0                                                                     |     0.023 |
|                 i_synth                                                              |     0.023 |
|                   LOG_OP.OP                                                          |     0.023 |
|                     exponent_proc                                                    |     0.002 |
|                       ccm                                                            |     0.001 |
|                         gCCM.iCCM                                                    |     0.001 |
|                           use_ccm_core.ccm_core                                      |     0.001 |
|                             b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1                |     0.001 |
|                       check_zero                                                     |    <0.001 |
|                         WIDE_AND                                                     |    <0.001 |
|                     input_processing                                                 |    <0.001 |
|                       check_leading_zeros                                            |    <0.001 |
|                         WIDE_AND                                                     |    <0.001 |
|                       complementer                                                   |    <0.001 |
|                       leading_zero_count                                             |    <0.001 |
|                         ZERO_DET_CC_1                                                |    <0.001 |
|                         ZERO_DET_CC_2.CC                                             |    <0.001 |
|                       shift_mux                                                      |    <0.001 |
|                       single_one_detect                                              |    <0.001 |
|                     normaliser                                                       |    <0.001 |
|                       normalize_1                                                    |    <0.001 |
|                         LZE                                                          |    <0.001 |
|                           ZERO_DET_CC_1                                              |    <0.001 |
|                           ZERO_DET_CC_2.CC                                           |    <0.001 |
|                     recombination                                                    |    <0.001 |
|                       result_delay                                                   |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                     rr                                                               |     0.011 |
|                       L_path                                                         |     0.004 |
|                         g_adders[0].add                                              |    <0.001 |
|                         g_adders[1].add                                              |     0.002 |
|                         g_mem[1].L_table                                             |    <0.001 |
|                       mul                                                            |     0.007 |
|                         dsp_mult.z1_mult                                             |     0.002 |
|                         gen_iter[1].rr_mult                                          |     0.003 |
|                           az_mult_no_combined_adder.az_mult                          |     0.001 |
|                             gDSP.gHYBRID.iHYBRID                                     |     0.001 |
|                               one_fabric_mult.dsp_based.iDSP                         |     0.001 |
|                               one_fabric_mult.iLUT                                   |    <0.001 |
|                           other_precision_bez_add.bez_add                            |    <0.001 |
|                           zi_add_no_combined_adder.other_precision_zi_add.zi_add     |     0.002 |
|                         gen_iter[2].rr_mult                                          |     0.002 |
|                           az_mult_combined_adder.madd                                |     0.001 |
|                             dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd |     0.001 |
|                           other_precision_bez_add.bez_add                            |    <0.001 |
|                     special_detect                                                   |    <0.001 |
|                       exponent_is_one_detect                                         |    <0.001 |
|                         WIDE_AND                                                     |    <0.001 |
|                     taylor                                                           |     0.008 |
|                       gen_combiner_fabric.addsub_comb                                |     0.002 |
|                       gen_sum_addsub_fabric.sum_addsub                               |     0.005 |
|                       other_precisions_z_plus_L_adder.z_plus_L_adder                 |    <0.001 |
|                       squarer                                                        |     0.001 |
|                         gDSP.gDSP_only.iDSP                                          |     0.001 |
|                       z_squarer_select                                               |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             mul_d                                                                    |     0.008 |
|               U0                                                                     |     0.008 |
|                 i_synth                                                              |     0.008 |
|                   MULT.OP                                                            |     0.008 |
|                     EXP                                                              |    <0.001 |
|                       COND_DET_A                                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                           CARRY_ZERO_DET                                             |    <0.001 |
|                       COND_DET_B                                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                           CARRY_ZERO_DET                                             |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     MULT                                                             |     0.008 |
|                       DSP48E1_SPD_DBL_VARIANT.FIX_MULT                               |     0.008 |
|                         DSP0                                                         |    <0.001 |
|                         DSP1                                                         |    <0.001 |
|                         DSP2                                                         |    <0.001 |
|                         DSP3                                                         |    <0.001 |
|                         DSP4                                                         |    <0.001 |
|                         DSP5                                                         |    <0.001 |
|                         DSP6                                                         |    <0.001 |
|                         DSP7                                                         |     0.001 |
|                         DSP8                                                         |     0.002 |
|                     OP                                                               |    <0.001 |
|                     R_AND_R                                                          |    <0.001 |
|                       LOGIC.R_AND_R                                                  |    <0.001 |
|                         EXP_ADD.ADD                                                  |    <0.001 |
|                         LOGIC.RND1                                                   |    <0.001 |
|                         LOGIC.RND2                                                   |    <0.001 |
|                         RND_BIT_GEN                                                  |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                        |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             mul_f                                                                    |     0.004 |
|               U0                                                                     |     0.004 |
|                 i_synth                                                              |     0.004 |
|                   MULT.OP                                                            |     0.004 |
|                     EXP                                                              |    <0.001 |
|                       COND_DET_A                                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                           CARRY_ZERO_DET                                             |    <0.001 |
|                       COND_DET_B                                                     |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                           CARRY_ZERO_DET                                             |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     MULT                                                             |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                         DSP1                                                         |    <0.001 |
|                         DSP2                                                         |     0.002 |
|                     OP                                                               |    <0.001 |
|                     R_AND_R                                                          |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             rec_d                                                                    |     0.017 |
|               U0                                                                     |     0.017 |
|                 i_synth                                                              |     0.017 |
|                   RECIP_OP.OP                                                        |     0.017 |
|                     i_sp_or_dp.a_calculation                                         |     0.004 |
|                       multadd                                                        |     0.004 |
|                         dsp_extra_dsp_adder.mult_with_add                            |     0.002 |
|                         dsp_extra_dsp_adder.use_dsp48e1.extra_add                    |     0.002 |
|                     i_sp_or_dp.evaluation                                            |     0.005 |
|                       ma1_recip.ma1                                                  |     0.001 |
|                         dsp_ls_adder.use_mult_gen_dsp.multadd                        |     0.001 |
|                       ma3                                                            |     0.002 |
|                         dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd     |     0.002 |
|                       ma_recip.ma2                                                   |     0.001 |
|                         dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd     |     0.001 |
|                     i_sp_or_dp.post_process                                          |     0.003 |
|                       multadd_recip.pp_multadd                                       |     0.003 |
|                         dsp_extra_dsp_adder.mult_with_add                            |     0.002 |
|                         dsp_extra_dsp_adder.use_dsp48e1.extra_add                    |    <0.001 |
|                     i_sp_or_dp.reciprocal_estimate                                   |     0.004 |
|                       mult1                                                          |    <0.001 |
|                         gDSP.gDSP_only.iDSP                                          |    <0.001 |
|                       preadd_mult2_use_dsp.use_dsp48e1.preadd_mult                   |     0.001 |
|                       recip_estimate                                                 |     0.001 |
|                         mult                                                         |     0.001 |
|                           gDSP.gDSP_only.iDSP                                        |     0.001 |
|                     recombination                                                    |    <0.001 |
|                       recomb_recip.underflow_detection_compare                       |    <0.001 |
|                         C_CHAIN                                                      |    <0.001 |
|                       result_reg                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             rec_f                                                                    |     0.011 |
|               U0                                                                     |     0.011 |
|                 i_synth                                                              |     0.011 |
|                   RECIP_OP.OP                                                        |     0.011 |
|                     i_sp_or_dp.a_calculation                                         |     0.002 |
|                       multadd                                                        |     0.002 |
|                         dsp_ls_adder.use_mult_gen_dsp.multadd                        |     0.002 |
|                     i_sp_or_dp.evaluation                                            |     0.004 |
|                       ma1_recip.ma1                                                  |     0.001 |
|                         dsp_ls_adder.use_mult_gen_dsp.multadd                        |     0.001 |
|                       ma3                                                            |     0.001 |
|                         dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd     |     0.001 |
|                       ma_recip.ma2                                                   |     0.001 |
|                         dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd     |     0.001 |
|                     i_sp_or_dp.post_process                                          |     0.001 |
|                       multadd_recip.pp_multadd                                       |     0.001 |
|                         dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd     |     0.001 |
|                     i_sp_or_dp.reciprocal_estimate                                   |     0.004 |
|                       mult1                                                          |    <0.001 |
|                         gDSP.gDSP_only.iDSP                                          |    <0.001 |
|                       preadd_mult2_use_dsp.use_dsp48e1.preadd_mult                   |     0.001 |
|                       recip_estimate                                                 |     0.001 |
|                         mult                                                         |     0.001 |
|                           gDSP.gDSP_only.iDSP                                        |     0.001 |
|                     recombination                                                    |    <0.001 |
|                       recomb_recip.underflow_detection_compare                       |    <0.001 |
|                         C_CHAIN                                                      |    <0.001 |
|                       result_reg                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             sqrt_d                                                                   |     0.051 |
|               U0                                                                     |     0.051 |
|                 i_synth                                                              |     0.051 |
|                   SQRT_OP.SPD.OP                                                     |     0.051 |
|                     i_mant_calc.MANT_SQRT                                            |     0.050 |
|                       RT[0].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[10].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[11].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[12].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[13].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[14].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[15].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[16].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[17].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[18].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[19].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[1].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[20].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[21].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[22].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[23].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[24].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[25].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[26].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[27].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[28].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[29].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[2].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[30].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[31].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[32].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[33].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[34].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[35].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[36].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[37].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[38].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[39].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[3].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[40].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[41].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[42].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[43].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[44].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[45].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[46].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[47].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[48].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[49].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[4].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[50].ADDSUB                                                  |     0.001 |
|                         ADDSUB                                                       |     0.001 |
|                       RT[51].ADDSUB                                                  |     0.002 |
|                         ADDSUB                                                       |     0.002 |
|                       RT[52].ADDSUB                                                  |     0.003 |
|                         ADDSUB                                                       |     0.003 |
|                       RT[53].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[5].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[6].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[7].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[8].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[9].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                     i_mant_calc.OP                                                   |    <0.001 |
|                     i_mant_calc.ROUND                                                |    <0.001 |
|                       LOGIC.RND1                                                     |    <0.001 |
|                       LOGIC.RND2                                                     |    <0.001 |
|                       RND_BIT_GEN                                                    |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                     |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             sqrt_f                                                                   |     0.010 |
|               U0                                                                     |     0.010 |
|                 i_synth                                                              |     0.010 |
|                   SQRT_OP.SPD.OP                                                     |     0.010 |
|                     i_mant_calc.MANT_SQRT                                            |     0.009 |
|                       RT[0].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[10].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[11].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[12].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[13].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[14].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[15].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[16].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[17].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[18].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[19].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[1].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[20].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[21].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[22].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[23].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[24].ADDSUB                                                  |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[2].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[3].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[4].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[5].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[6].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[7].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[8].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                       RT[9].ADDSUB                                                   |    <0.001 |
|                         ADDSUB                                                       |    <0.001 |
|                     i_mant_calc.OP                                                   |    <0.001 |
|                     i_mant_calc.ROUND                                                |    <0.001 |
|                       LOGIC.RND1                                                     |    <0.001 |
|                       LOGIC.RND2                                                     |    <0.001 |
|                       RND_BIT_GEN                                                    |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                     |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             sub_d                                                                    |     0.009 |
|               U0                                                                     |     0.009 |
|                 i_synth                                                              |     0.009 |
|                   ADDSUB_OP.ADDSUB                                                   |     0.009 |
|                     SPEED_OP.LOGIC.OP                                                |     0.009 |
|                       ALIGN_BLK                                                      |     0.005 |
|                         ALIGN_SHIFT                                                  |    <0.001 |
|                           ALIGN_Z_D                                                  |    <0.001 |
|                             EQ_ZERO                                                  |    <0.001 |
|                               CARRY_ZERO_DET                                         |    <0.001 |
|                         FRAC_ADDSUB                                                  |     0.005 |
|                           DSP_ADD.FRAC_ADDSUB                                        |     0.005 |
|                             DSP48E1_ADD.DSP48E1_ADD                                  |     0.005 |
|                             DSP48E1_GEN.DSP48E1_DEL                                  |    <0.001 |
|                             LOGIC_ADD.ADD_0                                          |    <0.001 |
|                             LOGIC_ADD.ADD_1                                          |    <0.001 |
|                       ALIGN_DIST_0_DEL                                               |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       A_IP_DELAY                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       B_IP_DELAY                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       EXP                                                            |     0.001 |
|                         A_EXP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         A_SIGN_DELAY                                                 |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         BMA_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         B_EXP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         B_SIGN_DELAY                                                 |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         COND_DET_A                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                             CARRY_ZERO_DET                                           |    <0.001 |
|                         COND_DET_B                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                             CARRY_ZERO_DET                                           |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                         NUMB_CMP                                                     |    <0.001 |
|                           FAST_CMP.CMP_BOT                                           |    <0.001 |
|                             C_CHAIN                                                  |    <0.001 |
|                           FAST_CMP.CMP_EQ_TOP                                        |    <0.001 |
|                             WIDE_AND                                                 |    <0.001 |
|                           FAST_CMP.CMP_TOP                                           |    <0.001 |
|                             C_CHAIN                                                  |    <0.001 |
|                         SUB_DELAY                                                    |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                       NORM                                                           |     0.002 |
|                         LZE                                                          |    <0.001 |
|                           ZERO_DET_CC_1                                              |    <0.001 |
|                           ZERO_DET_CC_2.CC                                           |    <0.001 |
|                         ROUND                                                        |    <0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                           |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0                            |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1                            |    <0.001 |
|                           RND_BIT_GEN                                                |    <0.001 |
|                             NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                 |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             sub_f                                                                    |     0.003 |
|               U0                                                                     |     0.003 |
|                 i_synth                                                              |     0.003 |
|                   ADDSUB_OP.ADDSUB                                                   |     0.003 |
|                     SPEED_OP.DSP.OP                                                  |     0.003 |
|                       A_IP_DELAY                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       B_IP_DELAY                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                         DSP2                                                         |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                           CARRY_ZERO_DET                                             |    <0.001 |
|                       DSP48E1_BODY.EXP                                               |     0.001 |
|                         A_EXP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         A_SIGN_DELAY                                                 |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         BMA_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         B_EXP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         B_SIGN_DELAY                                                 |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         COND_DET_A                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                             CARRY_ZERO_DET                                           |    <0.001 |
|                         COND_DET_B                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                             CARRY_ZERO_DET                                           |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                         NUMB_CMP                                                     |    <0.001 |
|                           NOT_FAST.CMP                                               |    <0.001 |
|                             C_CHAIN                                                  |    <0.001 |
|                         SUB_DELAY                                                    |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                         FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|             sum_f                                                                    |     0.003 |
|               U0                                                                     |     0.003 |
|                 i_synth                                                              |     0.003 |
|                   ADDSUB_OP.ADDSUB                                                   |     0.003 |
|                     SPEED_OP.DSP.OP                                                  |     0.003 |
|                       A_IP_DELAY                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       B_IP_DELAY                                                     |    <0.001 |
|                         i_pipe                                                       |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                         DSP2                                                         |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                           CARRY_ZERO_DET                                             |    <0.001 |
|                       DSP48E1_BODY.EXP                                               |    <0.001 |
|                         A_EXP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         A_SIGN_DELAY                                                 |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         BMA_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         B_EXP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         B_SIGN_DELAY                                                 |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         COND_DET_A                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                             CARRY_ZERO_DET                                           |    <0.001 |
|                         COND_DET_B                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                             i_pipe                                                   |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                             CARRY_ZERO_DET                                           |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                         NUMB_CMP                                                     |    <0.001 |
|                           NOT_FAST.CMP                                               |    <0.001 |
|                             C_CHAIN                                                  |    <0.001 |
|                         SUB_DELAY                                                    |    <0.001 |
|                           i_pipe                                                     |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                         FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|                   i_nd_to_rdy                                                        |    <0.001 |
|           CU                                                                         |     0.015 |
|           data_memory                                                                |     0.005 |
|           instruction_memory                                                         |    <0.001 |
|             r_memory_reg_0_255_0_0                                                   |    <0.001 |
|             r_memory_reg_0_255_10_10                                                 |    <0.001 |
|             r_memory_reg_0_255_11_11                                                 |    <0.001 |
|             r_memory_reg_0_255_12_12                                                 |    <0.001 |
|             r_memory_reg_0_255_13_13                                                 |    <0.001 |
|             r_memory_reg_0_255_14_14                                                 |    <0.001 |
|             r_memory_reg_0_255_15_15                                                 |    <0.001 |
|             r_memory_reg_0_255_16_16                                                 |    <0.001 |
|             r_memory_reg_0_255_17_17                                                 |    <0.001 |
|             r_memory_reg_0_255_18_18                                                 |    <0.001 |
|             r_memory_reg_0_255_19_19                                                 |    <0.001 |
|             r_memory_reg_0_255_1_1                                                   |    <0.001 |
|             r_memory_reg_0_255_20_20                                                 |    <0.001 |
|             r_memory_reg_0_255_21_21                                                 |    <0.001 |
|             r_memory_reg_0_255_22_22                                                 |    <0.001 |
|             r_memory_reg_0_255_23_23                                                 |    <0.001 |
|             r_memory_reg_0_255_24_24                                                 |    <0.001 |
|             r_memory_reg_0_255_25_25                                                 |    <0.001 |
|             r_memory_reg_0_255_26_26                                                 |    <0.001 |
|             r_memory_reg_0_255_27_27                                                 |    <0.001 |
|             r_memory_reg_0_255_28_28                                                 |    <0.001 |
|             r_memory_reg_0_255_29_29                                                 |    <0.001 |
|             r_memory_reg_0_255_2_2                                                   |    <0.001 |
|             r_memory_reg_0_255_30_30                                                 |    <0.001 |
|             r_memory_reg_0_255_31_31                                                 |    <0.001 |
|             r_memory_reg_0_255_32_32                                                 |    <0.001 |
|             r_memory_reg_0_255_33_33                                                 |    <0.001 |
|             r_memory_reg_0_255_34_34                                                 |    <0.001 |
|             r_memory_reg_0_255_35_35                                                 |    <0.001 |
|             r_memory_reg_0_255_36_36                                                 |    <0.001 |
|             r_memory_reg_0_255_37_37                                                 |    <0.001 |
|             r_memory_reg_0_255_38_38                                                 |    <0.001 |
|             r_memory_reg_0_255_39_39                                                 |    <0.001 |
|             r_memory_reg_0_255_3_3                                                   |    <0.001 |
|             r_memory_reg_0_255_40_40                                                 |    <0.001 |
|             r_memory_reg_0_255_41_41                                                 |    <0.001 |
|             r_memory_reg_0_255_42_42                                                 |    <0.001 |
|             r_memory_reg_0_255_43_43                                                 |    <0.001 |
|             r_memory_reg_0_255_44_44                                                 |    <0.001 |
|             r_memory_reg_0_255_45_45                                                 |    <0.001 |
|             r_memory_reg_0_255_46_46                                                 |    <0.001 |
|             r_memory_reg_0_255_47_47                                                 |    <0.001 |
|             r_memory_reg_0_255_48_48                                                 |    <0.001 |
|             r_memory_reg_0_255_49_49                                                 |    <0.001 |
|             r_memory_reg_0_255_4_4                                                   |    <0.001 |
|             r_memory_reg_0_255_50_50                                                 |    <0.001 |
|             r_memory_reg_0_255_51_51                                                 |    <0.001 |
|             r_memory_reg_0_255_52_52                                                 |    <0.001 |
|             r_memory_reg_0_255_53_53                                                 |    <0.001 |
|             r_memory_reg_0_255_54_54                                                 |    <0.001 |
|             r_memory_reg_0_255_55_55                                                 |    <0.001 |
|             r_memory_reg_0_255_56_56                                                 |    <0.001 |
|             r_memory_reg_0_255_57_57                                                 |    <0.001 |
|             r_memory_reg_0_255_58_58                                                 |    <0.001 |
|             r_memory_reg_0_255_59_59                                                 |    <0.001 |
|             r_memory_reg_0_255_5_5                                                   |    <0.001 |
|             r_memory_reg_0_255_63_63                                                 |    <0.001 |
|             r_memory_reg_0_255_6_6                                                   |    <0.001 |
|             r_memory_reg_0_255_7_7                                                   |    <0.001 |
|             r_memory_reg_0_255_8_8                                                   |    <0.001 |
|             r_memory_reg_0_255_9_9                                                   |    <0.001 |
|           register_file                                                              |    <0.001 |
|             d0                                                                       |    <0.001 |
|               high                                                                   |    <0.001 |
|               low                                                                    |    <0.001 |
|             d1                                                                       |    <0.001 |
|               high                                                                   |    <0.001 |
|               low                                                                    |    <0.001 |
|             d2                                                                       |    <0.001 |
|               high                                                                   |    <0.001 |
|               low                                                                    |    <0.001 |
|             d3                                                                       |    <0.001 |
|               high                                                                   |    <0.001 |
|               low                                                                    |    <0.001 |
|             d4                                                                       |    <0.001 |
|               high                                                                   |    <0.001 |
|               low                                                                    |    <0.001 |
|             d5                                                                       |    <0.001 |
|               high                                                                   |    <0.001 |
|               low                                                                    |    <0.001 |
|             d6                                                                       |    <0.001 |
|               high                                                                   |    <0.001 |
|               low                                                                    |    <0.001 |
|             d7                                                                       |    <0.001 |
|               high                                                                   |    <0.001 |
|               low                                                                    |    <0.001 |
|   processing_system7_0                                                               |     1.401 |
|     inst                                                                             |     1.401 |
|   ps7_0_axi_periph                                                                   |     0.005 |
|     s00_couplers                                                                     |     0.005 |
|       auto_pc                                                                        |     0.005 |
|         inst                                                                         |     0.005 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.005 |
|             RD.ar_channel_0                                                          |     0.001 |
|               ar_cmd_fsm_0                                                           |    <0.001 |
|               cmd_translator_0                                                       |    <0.001 |
|                 incr_cmd_0                                                           |    <0.001 |
|                 wrap_cmd_0                                                           |    <0.001 |
|             RD.r_channel_0                                                           |     0.001 |
|               rd_data_fifo_0                                                         |    <0.001 |
|               transaction_fifo_0                                                     |    <0.001 |
|             SI_REG                                                                   |     0.002 |
|               ar.ar_pipe                                                             |    <0.001 |
|               aw.aw_pipe                                                             |    <0.001 |
|               b.b_pipe                                                               |    <0.001 |
|               r.r_pipe                                                               |    <0.001 |
|             WR.aw_channel_0                                                          |    <0.001 |
|               aw_cmd_fsm_0                                                           |    <0.001 |
|               cmd_translator_0                                                       |    <0.001 |
|                 incr_cmd_0                                                           |    <0.001 |
|                 wrap_cmd_0                                                           |    <0.001 |
|             WR.b_channel_0                                                           |    <0.001 |
|               bid_fifo_0                                                             |    <0.001 |
|               bresp_fifo_0                                                           |    <0.001 |
|   rst_ps7_0_100M                                                                     |    <0.001 |
|     U0                                                                               |    <0.001 |
|       EXT_LPF                                                                        |    <0.001 |
|         ACTIVE_LOW_AUX.ACT_LO_AUX                                                    |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|       SEQ                                                                            |    <0.001 |
|         SEQ_COUNTER                                                                  |    <0.001 |
+--------------------------------------------------------------------------------------+-----------+


