{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System.qsys Computer_System.BAK.qsys " "Backing up file \"Computer_System.qsys\" to \"Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1580429557568 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System/synthesis/Computer_System.v Computer_System.BAK.v " "Backing up file \"Computer_System/synthesis/Computer_System.v\" to \"Computer_System.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1580429557583 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Computer_System.qsys " "Started upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1580429557584 ""}
{ "Info" "" "" "2020.01.30.16:12:57 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.01.30.16:12:57 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1580429577022 ""}
{ "Info" "" "" "2020.01.30.16:12:57 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.01.30.16:12:57 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1580429577029 ""}
{ "Info" "Computer_System_generation.rpt" "" "2020.01.30.16:13:16 Info: Saving generation log to C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Saving generation log to C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System" 0 0 "Shell" 0 -1 1580429596226 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1580429596226 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: qsys-generate \"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.01.30.16:13:16 Info: qsys-generate \"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1580429596230 ""}
{ "Info" "Computer_System.qsys" "" "2020.01.30.16:13:16 Info: Loading verilog" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Loading verilog" 0 0 "Shell" 0 -1 1580429596258 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Reading input file" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Reading input file" 0 0 "Shell" 0 -1 1580429596606 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1580429596609 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1580429596611 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1580429596624 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1580429596628 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1580429596629 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1580429596629 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1580429596629 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1580429596629 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Adding fifo_FPGA_to_HPS \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Adding fifo_FPGA_to_HPS \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1580429596630 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Parameterizing module fifo_FPGA_to_HPS" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Parameterizing module fifo_FPGA_to_HPS" 0 0 "Shell" 0 -1 1580429596630 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1580429596630 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Parameterizing module fifo_HPS_to_FPGA" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Parameterizing module fifo_HPS_to_FPGA" 0 0 "Shell" 0 -1 1580429596631 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1580429596631 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Parameterizing module pll_0" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1580429596632 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Building connections" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Building connections" 0 0 "Shell" 0 -1 1580429596633 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Parameterizing connections" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1580429596634 ""}
{ "Info" "" "" "2020.01.30.16:13:16 Info: Validating" {  } {  } 0 0 "2020.01.30.16:13:16 Info: Validating" 0 0 "Shell" 0 -1 1580429596634 ""}
{ "Info" "" "" "2020.01.30.16:13:23 Info: Done reading input file" {  } {  } 0 0 "2020.01.30.16:13:23 Info: Done reading input file" 0 0 "Shell" 0 -1 1580429603592 ""}
{ "Info" "" "" "2020.01.30.16:13:26 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.01.30.16:13:26 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580429606651 ""}
{ "Info" "" "" "2020.01.30.16:13:26 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.01.30.16:13:26 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580429606652 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.01.30.16:13:26 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.01.30.16:13:26 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1580429606652 ""}
{ "Warning" "" "" "2020.01.30.16:13:26 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.01.30.16:13:26 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580429606652 ""}
{ "Warning" "" "" "2020.01.30.16:13:26 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.01.30.16:13:26 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580429606652 ""}
{ "Info" "" "" "2020.01.30.16:13:26 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2020.01.30.16:13:26 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1580429606654 ""}
{ "Info" "" "" "2020.01.30.16:13:26 Info: Computer_System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2020.01.30.16:13:26 Info: Computer_System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1580429606654 ""}
{ "Info" "" "" "2020.01.30.16:13:26 Info: Computer_System.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2020.01.30.16:13:26 Info: Computer_System.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1580429606655 ""}
{ "Warning" "" "" "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" {  } {  } 0 0 "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" 0 0 "Shell" 0 -1 1580429606656 ""}
{ "Warning" "" "" "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in_csr but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" {  } {  } 0 0 "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in_csr but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" 0 0 "Shell" 0 -1 1580429606656 ""}
{ "Warning" "" "" "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1580429606656 ""}
{ "Warning" "" "" "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1580429606656 ""}
{ "Warning" "" "" "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" {  } {  } 0 0 "2020.01.30.16:13:26 Warning: Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" 0 0 "Shell" 0 -1 1580429606657 ""}
{ "Info" "" "" "2020.01.30.16:13:28 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" {  } {  } 0 0 "2020.01.30.16:13:28 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1580429608403 ""}
{ "Warning" "" "" "2020.01.30.16:13:36 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.01.30.16:13:36 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1580429616460 ""}
{ "Warning" "" "" "2020.01.30.16:13:36 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.01.30.16:13:36 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1580429616461 ""}
{ "Warning" "" "" "2020.01.30.16:13:36 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.01.30.16:13:36 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1580429616462 ""}
{ "Warning" "" "" "2020.01.30.16:13:36 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.01.30.16:13:36 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1580429616462 ""}
{ "Info" "" "" "2020.01.30.16:13:41 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2020.01.30.16:13:41 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1580429621904 ""}
{ "Info" "" "" "2020.01.30.16:13:42 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.01.30.16:13:42 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580429622554 ""}
{ "Info" "" "" "2020.01.30.16:13:42 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.01.30.16:13:42 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580429622973 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.01.30.16:13:42 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.01.30.16:13:42 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1580429622976 ""}
{ "Warning" "" "" "2020.01.30.16:13:42 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.01.30.16:13:42 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580429622977 ""}
{ "Warning" "" "" "2020.01.30.16:13:42 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.01.30.16:13:42 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580429622977 ""}
{ "Info" "" "" "2020.01.30.16:13:45 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2020.01.30.16:13:45 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1580429625076 ""}
{ "Info" "" "" "2020.01.30.16:13:45 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2020.01.30.16:13:45 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1580429625111 ""}
{ "Info" "  ]" "" "2020.01.30.16:13:45 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0002_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0002_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0002_Onchip_SRAM_gen" {  } {  } 0 0 "2020.01.30.16:13:45 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0002_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0002_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0002_Onchip_SRAM_gen" 0 0 "Shell" 0 -1 1580429625112 ""}
{ "Info" "" "" "2020.01.30.16:13:45 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2020.01.30.16:13:45 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1580429625839 ""}
{ "Info" "" "" "2020.01.30.16:13:45 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2020.01.30.16:13:45 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1580429625846 ""}
{ "Info" "" "" "2020.01.30.16:13:46 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2020.01.30.16:13:46 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1580429626801 ""}
{ "Info" "" "" "2020.01.30.16:13:46 Info: fifo_FPGA_to_HPS: Starting RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" {  } {  } 0 0 "2020.01.30.16:13:46 Info: fifo_FPGA_to_HPS: Starting RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" 0 0 "Shell" 0 -1 1580429626826 ""}
{ "Info" "  ]" "" "2020.01.30.16:13:46 Info: fifo_FPGA_to_HPS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Computer_System_fifo_FPGA_to_HPS --dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0003_fifo_FPGA_to_HPS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0003_fifo_FPGA_to_HPS_gen//Computer_System_fifo_FPGA_to_HPS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0003_fifo_FPGA_to_HPS_gen" {  } {  } 0 0 "2020.01.30.16:13:46 Info: fifo_FPGA_to_HPS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Computer_System_fifo_FPGA_to_HPS --dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0003_fifo_FPGA_to_HPS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0003_fifo_FPGA_to_HPS_gen//Computer_System_fifo_FPGA_to_HPS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0003_fifo_FPGA_to_HPS_gen" 0 0 "Shell" 0 -1 1580429626826 ""}
{ "Info" "" "" "2020.01.30.16:13:47 Info: fifo_FPGA_to_HPS: Done RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" {  } {  } 0 0 "2020.01.30.16:13:47 Info: fifo_FPGA_to_HPS: Done RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" 0 0 "Shell" 0 -1 1580429627247 ""}
{ "Info" "" "" "2020.01.30.16:13:47 Info: fifo_FPGA_to_HPS: \"Computer_System\" instantiated altera_avalon_fifo \"fifo_FPGA_to_HPS\"" {  } {  } 0 0 "2020.01.30.16:13:47 Info: fifo_FPGA_to_HPS: \"Computer_System\" instantiated altera_avalon_fifo \"fifo_FPGA_to_HPS\"" 0 0 "Shell" 0 -1 1580429627254 ""}
{ "Info" "" "" "2020.01.30.16:13:47 Info: pll_0: Generating simgen model" {  } {  } 0 0 "2020.01.30.16:13:47 Info: pll_0: Generating simgen model" 0 0 "Shell" 0 -1 1580429627313 ""}
{ "Info" "Computer_System_pll_0.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "58.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4783 megabytes\n    Info: Processing ended: Thu Jan 30 16:14:00 2020\n    Info: Elapsed time: 00:00:11\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4655 megabytes\n    Info: Processing ended: Thu Jan 30 16:14:00 2020\n    Info: Elapsed time: 00:00:12\n    Info: Total CPU time (on all processors): 00:00:02" "" "2020.01.30.16:14:02 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Jan 30 16:13:48 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Jan 30 16:13:49 2020\nInfo: Command: quartus_map Computer_System_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_pll_0.v\n    Info (12023): Found entity 1: Computer_System_pll_0 File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0004_pll_0_gen/Computer_System_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0004_pll_0_gen/Computer_System_pll_0.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0004_pll_0_gen/Computer_System_pll_0.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0004_pll_0_gen" {  } {  } 0 0 "2020.01.30.16:14:02 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Jan 30 16:13:48 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Jan 30 16:13:49 2020\nInfo: Command: quartus_map Computer_System_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_pll_0.v\n    Info (12023): Found entity 1: Computer_System_pll_0 File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0004_pll_0_gen/Computer_System_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0004_pll_0_gen/Computer_System_pll_0.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0004_pll_0_gen/Computer_System_pll_0.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0004_pll_0_gen" 0 0 "Shell" 0 -1 1580429642233 ""}
{ "Info" "" "" "2020.01.30.16:14:02 Info: pll_0: Simgen was successful" {  } {  } 0 0 "2020.01.30.16:14:02 Info: pll_0: Simgen was successful" 0 0 "Shell" 0 -1 1580429642234 ""}
{ "Info" "" "" "2020.01.30.16:14:02 Info: pll_0: \"Computer_System\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2020.01.30.16:14:02 Info: pll_0: \"Computer_System\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1580429642241 ""}
{ "Info" "" "" "2020.01.30.16:14:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:14:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429643923 ""}
{ "Info" "" "" "2020.01.30.16:14:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:14:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429644225 ""}
{ "Info" "" "" "2020.01.30.16:14:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:14:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429644530 ""}
{ "Info" "" "" "2020.01.30.16:14:05 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.01.30.16:14:05 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1580429645945 ""}
{ "Info" "" "" "2020.01.30.16:14:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:14:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429647314 ""}
{ "Info" "" "" "2020.01.30.16:14:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:14:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429647644 ""}
{ "Info" "" "" "2020.01.30.16:14:08 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.01.30.16:14:08 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1580429648676 ""}
{ "Info" "" "" "2020.01.30.16:14:08 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.01.30.16:14:08 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1580429648700 ""}
{ "Info" "" "" "2020.01.30.16:14:08 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.01.30.16:14:08 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1580429648731 ""}
{ "Info" "" "" "2020.01.30.16:14:09 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.01.30.16:14:09 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1580429649095 ""}
{ "Info" "" "" "2020.01.30.16:14:09 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.01.30.16:14:09 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1580429649847 ""}
{ "Info" "" "" "2020.01.30.16:14:09 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2020.01.30.16:14:09 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1580429649908 ""}
{ "Info" "Computer_System_System_PLL_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4785 megabytes\n    Info: Processing ended: Thu Jan 30 16:14:22 2020\n    Info: Elapsed time: 00:00:11\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4655 megabytes\n    Info: Processing ended: Thu Jan 30 16:14:22 2020\n    Info: Elapsed time: 00:00:11\n    Info: Total CPU time (on all processors): 00:00:02" "" "2020.01.30.16:14:24 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Jan 30 16:14:11 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Jan 30 16:14:11 2020\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0008_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0008_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0008_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0008_sys_pll_gen" {  } {  } 0 0 "2020.01.30.16:14:24 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Jan 30 16:14:11 2020\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Jan 30 16:14:11 2020\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0008_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0008_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0008_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0008_sys_pll_gen" 0 0 "Shell" 0 -1 1580429664261 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2020.01.30.16:14:24 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1580429664262 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1580429664269 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1580429664283 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" 0 0 "Shell" 0 -1 1580429664291 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1580429664313 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" 0 0 "Shell" 0 -1 1580429664340 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"fifo_HPS_to_FPGA_in_agent_rsp_fifo\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"fifo_HPS_to_FPGA_in_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1580429664361 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1580429664390 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1580429664410 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1580429664431 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429664447 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" 0 0 "Shell" 0 -1 1580429664503 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429664545 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429664546 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1580429664556 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1580429664583 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1580429664600 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1580429664614 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429664622 ""}
{ "Info" "" "" "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" {  } {  } 0 0 "2020.01.30.16:14:24 Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1580429664632 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429664641 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:24 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429664641 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1580429665207 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1580429665231 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1580429665247 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1580429665253 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1580429665270 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665278 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1580429665282 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1580429665297 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665305 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1580429665412 ""}
{ "Info" "verbosity_pkg.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665413 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665413 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665414 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665414 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665414 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665415 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1580429665415 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.01.30.16:14:25 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1580429665446 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: Computer_System: Done \"Computer_System\" with 36 modules, 64 files" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Computer_System: Done \"Computer_System\" with 36 modules, 64 files" 0 0 "Shell" 0 -1 1580429665452 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.01.30.16:14:25 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1580429665497 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1580429665497 ""}
{ "Info" "" "" "2020.01.30.16:14:25 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.01.30.16:14:25 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1580429665497 ""}
{ "Info" "" --use-relative-paths=true" "" "2020.01.30.16:14:25 Info: sim-script-gen --spd=\"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\\Computer_System.spd\" --output-directory=\"C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.01.30.16:14:25 Info: sim-script-gen --spd=\"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\\Computer_System.spd\" --output-directory=\"C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1580429665497 ""}
{ "Info" " --use-relative-paths=true" "" "2020.01.30.16:14:25 Info: Doing: ip-make-simscript --spd=C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.01.30.16:14:25 Info: Doing: ip-make-simscript --spd=C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1580429665501 ""}
{ "Info" " directory:" "" "2020.01.30.16:14:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.01.30.16:14:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1580429666455 ""}
{ "Info" "msim_setup.tcl" "" "2020.01.30.16:14:26 Info:     mentor" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     mentor" 0 0 "Shell" 0 -1 1580429666462 ""}
{ "Info" " directory:" "" "2020.01.30.16:14:26 Info: Generating the following file(s) for VCS simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.01.30.16:14:26 Info: Generating the following file(s) for VCS simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1580429666467 ""}
{ "Info" "vcs_setup.sh" "" "2020.01.30.16:14:26 Info:     synopsys/vcs" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1580429666473 ""}
{ "Info" " directory:" "" "2020.01.30.16:14:26 Info: Generating the following file(s) for VCSMX simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.01.30.16:14:26 Info: Generating the following file(s) for VCSMX simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1580429666479 ""}
{ "Info" "synopsys_sim.setup" "" "2020.01.30.16:14:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1580429666483 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.01.30.16:14:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1580429666489 ""}
{ "Info" " directory:" "" "2020.01.30.16:14:26 Info: Generating the following file(s) for NCSIM simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.01.30.16:14:26 Info: Generating the following file(s) for NCSIM simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1580429666510 ""}
{ "Info" "cds.lib" "" "2020.01.30.16:14:26 Info:     cadence" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     cadence" 0 0 "Shell" 0 -1 1580429666515 ""}
{ "Info" "hdl.var" "" "2020.01.30.16:14:26 Info:     cadence" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     cadence" 0 0 "Shell" 0 -1 1580429666678 ""}
{ "Info" "ncsim_setup.sh" "" "2020.01.30.16:14:26 Info:     cadence" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     cadence" 0 0 "Shell" 0 -1 1580429666684 ""}
{ "Info" " directory" "" "2020.01.30.16:14:26 Info:     30 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     30 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1580429666684 ""}
{ "Info" " directory:" "" "2020.01.30.16:14:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.01.30.16:14:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1580429666689 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.01.30.16:14:26 Info:     aldec" {  } {  } 0 0 "2020.01.30.16:14:26 Info:     aldec" 0 0 "Shell" 0 -1 1580429666698 ""}
{ "Info" "." "" "2020.01.30.16:14:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" {  } {  } 0 0 "2020.01.30.16:14:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1580429666698 ""}
{ "Info" "" "" "2020.01.30.16:14:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.01.30.16:14:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1580429666698 ""}
{ "Info" "" "" "2020.01.30.16:14:26 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.01.30.16:14:26 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1580429666698 ""}
{ "Info" "" "" "2020.01.30.16:14:26 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.01.30.16:14:26 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1580429666699 ""}
{ "Info" "" "" "2020.01.30.16:14:26 Info: qsys-generate \"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.01.30.16:14:26 Info: qsys-generate \"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1580429666699 ""}
{ "Info" "Computer_System.qsys" "" "2020.01.30.16:14:26 Info: Loading verilog" {  } {  } 0 0 "2020.01.30.16:14:26 Info: Loading verilog" 0 0 "Shell" 0 -1 1580429666701 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Reading input file" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Reading input file" 0 0 "Shell" 0 -1 1580429667076 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1580429667077 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1580429667079 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1580429667084 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1580429667084 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1580429667084 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1580429667084 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1580429667085 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1580429667085 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Adding fifo_FPGA_to_HPS \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Adding fifo_FPGA_to_HPS \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1580429667085 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Parameterizing module fifo_FPGA_to_HPS" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Parameterizing module fifo_FPGA_to_HPS" 0 0 "Shell" 0 -1 1580429667085 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1580429667085 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Parameterizing module fifo_HPS_to_FPGA" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Parameterizing module fifo_HPS_to_FPGA" 0 0 "Shell" 0 -1 1580429667086 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1580429667086 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Parameterizing module pll_0" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1580429667086 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Building connections" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Building connections" 0 0 "Shell" 0 -1 1580429667088 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Parameterizing connections" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1580429667090 ""}
{ "Info" "" "" "2020.01.30.16:14:27 Info: Validating" {  } {  } 0 0 "2020.01.30.16:14:27 Info: Validating" 0 0 "Shell" 0 -1 1580429667090 ""}
{ "Info" "" "" "2020.01.30.16:14:34 Info: Done reading input file" {  } {  } 0 0 "2020.01.30.16:14:34 Info: Done reading input file" 0 0 "Shell" 0 -1 1580429674084 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580429677283 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580429677284 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.01.30.16:14:37 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.01.30.16:14:37 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1580429677284 ""}
{ "Warning" "" "" "2020.01.30.16:14:37 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.01.30.16:14:37 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580429677284 ""}
{ "Warning" "" "" "2020.01.30.16:14:37 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.01.30.16:14:37 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580429677284 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1580429677285 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Computer_System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Computer_System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1580429677285 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Computer_System.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Computer_System.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1580429677286 ""}
{ "Warning" "" "" "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" {  } {  } 0 0 "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" 0 0 "Shell" 0 -1 1580429677286 ""}
{ "Warning" "" "" "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in_csr but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" {  } {  } 0 0 "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in_csr but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" 0 0 "Shell" 0 -1 1580429677286 ""}
{ "Warning" "" "" "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1580429677287 ""}
{ "Warning" "" "" "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1580429677287 ""}
{ "Warning" "" "" "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" {  } {  } 0 0 "2020.01.30.16:14:37 Warning: Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" 0 0 "Shell" 0 -1 1580429677287 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.01.30.16:14:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1580429677637 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1580429677637 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info:" {  } {  } 0 0 "2020.01.30.16:14:37 Info:" 0 0 "Shell" 0 -1 1580429677637 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1580429677637 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: qsys-generate \"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.01.30.16:14:37 Info: qsys-generate \"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\catsr\\source\\repos\\SCARA_robot\\hdl\\FPGA GCodeInterpreter Test\\verilog\\Computer_System\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1580429677638 ""}
{ "Info" "Computer_System.qsys" "" "2020.01.30.16:14:37 Info: Loading verilog" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Loading verilog" 0 0 "Shell" 0 -1 1580429677641 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Reading input file" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Reading input file" 0 0 "Shell" 0 -1 1580429677967 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1580429677968 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1580429677969 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1580429677973 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1580429677973 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1580429677973 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1580429677973 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1580429677973 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1580429677973 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Adding fifo_FPGA_to_HPS \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Adding fifo_FPGA_to_HPS \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1580429677974 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Parameterizing module fifo_FPGA_to_HPS" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Parameterizing module fifo_FPGA_to_HPS" 0 0 "Shell" 0 -1 1580429677974 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1580429677974 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Parameterizing module fifo_HPS_to_FPGA" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Parameterizing module fifo_HPS_to_FPGA" 0 0 "Shell" 0 -1 1580429677974 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1580429677975 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Parameterizing module pll_0" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1580429677975 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Building connections" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Building connections" 0 0 "Shell" 0 -1 1580429677976 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Parameterizing connections" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1580429677977 ""}
{ "Info" "" "" "2020.01.30.16:14:37 Info: Validating" {  } {  } 0 0 "2020.01.30.16:14:37 Info: Validating" 0 0 "Shell" 0 -1 1580429677978 ""}
{ "Info" "" "" "2020.01.30.16:14:44 Info: Done reading input file" {  } {  } 0 0 "2020.01.30.16:14:44 Info: Done reading input file" 0 0 "Shell" 0 -1 1580429684952 ""}
{ "Info" "" "" "2020.01.30.16:14:48 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.01.30.16:14:48 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580429688029 ""}
{ "Info" "" "" "2020.01.30.16:14:48 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.01.30.16:14:48 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580429688029 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.01.30.16:14:48 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.01.30.16:14:48 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1580429688029 ""}
{ "Warning" "" "" "2020.01.30.16:14:48 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.01.30.16:14:48 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580429688029 ""}
{ "Warning" "" "" "2020.01.30.16:14:48 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.01.30.16:14:48 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580429688029 ""}
{ "Info" "" "" "2020.01.30.16:14:48 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2020.01.30.16:14:48 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1580429688030 ""}
{ "Info" "" "" "2020.01.30.16:14:48 Info: Computer_System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2020.01.30.16:14:48 Info: Computer_System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1580429688030 ""}
{ "Info" "" "" "2020.01.30.16:14:48 Info: Computer_System.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2020.01.30.16:14:48 Info: Computer_System.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1580429688031 ""}
{ "Warning" "" "" "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" {  } {  } 0 0 "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" 0 0 "Shell" 0 -1 1580429688031 ""}
{ "Warning" "" "" "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in_csr but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" {  } {  } 0 0 "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in_csr but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" 0 0 "Shell" 0 -1 1580429688031 ""}
{ "Warning" "" "" "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1580429688032 ""}
{ "Warning" "" "" "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1580429688032 ""}
{ "Warning" "" "" "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" {  } {  } 0 0 "2020.01.30.16:14:48 Warning: Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" 0 0 "Shell" 0 -1 1580429688032 ""}
{ "Info" "" "" "2020.01.30.16:14:50 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.01.30.16:14:50 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1580429690798 ""}
{ "Warning" "" "" "2020.01.30.16:14:56 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.01.30.16:14:56 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1580429696210 ""}
{ "Warning" "" "" "2020.01.30.16:14:56 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.01.30.16:14:56 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1580429696210 ""}
{ "Warning" "" "" "2020.01.30.16:14:56 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.01.30.16:14:56 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1580429696211 ""}
{ "Warning" "" "" "2020.01.30.16:14:56 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.01.30.16:14:56 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1580429696211 ""}
{ "Info" "" "" "2020.01.30.16:15:00 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2020.01.30.16:15:00 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1580429700877 ""}
{ "Info" "" "" "2020.01.30.16:15:01 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.01.30.16:15:01 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580429701430 ""}
{ "Info" "" "" "2020.01.30.16:15:01 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.01.30.16:15:01 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580429701841 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.01.30.16:15:01 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2020.01.30.16:15:01 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1580429701844 ""}
{ "Warning" "" "" "2020.01.30.16:15:01 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.01.30.16:15:01 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580429701844 ""}
{ "Warning" "" "" "2020.01.30.16:15:01 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.01.30.16:15:01 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580429701845 ""}
{ "Info" "" "" "2020.01.30.16:15:03 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2020.01.30.16:15:03 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1580429703703 ""}
{ "Info" "" "" "2020.01.30.16:15:03 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2020.01.30.16:15:03 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1580429703720 ""}
{ "Info" "Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2020.01.30.16:15:03 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0032_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0032_Onchip_SRAM_gen/" {  } {  } 0 0 "2020.01.30.16:15:03 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0032_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0032_Onchip_SRAM_gen/" 0 0 "Shell" 0 -1 1580429703721 ""}
{ "Info" "" "" "2020.01.30.16:15:03 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2020.01.30.16:15:03 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1580429703942 ""}
{ "Info" "" "" "2020.01.30.16:15:03 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2020.01.30.16:15:03 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1580429703944 ""}
{ "Info" "" "" "2020.01.30.16:15:04 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2020.01.30.16:15:04 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1580429704863 ""}
{ "Info" "" "" "2020.01.30.16:15:04 Info: fifo_FPGA_to_HPS: Starting RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" {  } {  } 0 0 "2020.01.30.16:15:04 Info: fifo_FPGA_to_HPS: Starting RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" 0 0 "Shell" 0 -1 1580429704877 ""}
{ "Info" "Computer_System_fifo_FPGA_to_HPS_component_configuration.pl  --do_build_sim=0  ]" "" "2020.01.30.16:15:04 Info: fifo_FPGA_to_HPS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Computer_System_fifo_FPGA_to_HPS --dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0033_fifo_FPGA_to_HPS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0033_fifo_FPGA_to_HPS_gen/" {  } {  } 0 0 "2020.01.30.16:15:04 Info: fifo_FPGA_to_HPS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Computer_System_fifo_FPGA_to_HPS --dir=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0033_fifo_FPGA_to_HPS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/catsr/AppData/Local/Temp/alt8292_5631931331774643928.dir/0033_fifo_FPGA_to_HPS_gen/" 0 0 "Shell" 0 -1 1580429704877 ""}
{ "Info" "" "" "2020.01.30.16:15:05 Info: fifo_FPGA_to_HPS: Done RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" {  } {  } 0 0 "2020.01.30.16:15:05 Info: fifo_FPGA_to_HPS: Done RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" 0 0 "Shell" 0 -1 1580429705272 ""}
{ "Info" "" "" "2020.01.30.16:15:05 Info: fifo_FPGA_to_HPS: \"Computer_System\" instantiated altera_avalon_fifo \"fifo_FPGA_to_HPS\"" {  } {  } 0 0 "2020.01.30.16:15:05 Info: fifo_FPGA_to_HPS: \"Computer_System\" instantiated altera_avalon_fifo \"fifo_FPGA_to_HPS\"" 0 0 "Shell" 0 -1 1580429705279 ""}
{ "Info" "" "" "2020.01.30.16:15:05 Info: pll_0: \"Computer_System\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2020.01.30.16:15:05 Info: pll_0: \"Computer_System\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1580429705336 ""}
{ "Info" "" "" "2020.01.30.16:15:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:15:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429707050 ""}
{ "Info" "" "" "2020.01.30.16:15:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:15:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429707382 ""}
{ "Info" "" "" "2020.01.30.16:15:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:15:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429707706 ""}
{ "Info" "" "" "2020.01.30.16:15:09 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.01.30.16:15:09 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1580429709082 ""}
{ "Info" "" "" "2020.01.30.16:15:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:15:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429710446 ""}
{ "Info" "" "" "2020.01.30.16:15:10 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.01.30.16:15:10 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580429710772 ""}
{ "Info" "" "" "2020.01.30.16:15:11 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.01.30.16:15:11 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1580429711791 ""}
{ "Info" "" "" "2020.01.30.16:15:11 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.01.30.16:15:11 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1580429711802 ""}
{ "Info" "" "" "2020.01.30.16:15:11 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.01.30.16:15:11 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1580429711806 ""}
{ "Info" "" "" "2020.01.30.16:15:11 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.01.30.16:15:11 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1580429711887 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1580429712548 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1580429712614 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1580429712617 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" 0 0 "Shell" 0 -1 1580429712619 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1580429712628 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" 0 0 "Shell" 0 -1 1580429712644 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"fifo_HPS_to_FPGA_in_agent_rsp_fifo\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"fifo_HPS_to_FPGA_in_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1580429712659 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1580429712684 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1580429712700 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1580429712704 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1580429712719 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" 0 0 "Shell" 0 -1 1580429712727 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1580429712782 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1580429712784 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1580429712787 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1580429712804 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1580429712822 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1580429712843 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1580429712851 ""}
{ "Info" "" "" "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" {  } {  } 0 0 "2020.01.30.16:15:12 Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1580429712854 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1580429712864 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.01.30.16:15:12 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1580429712865 ""}
{ "Info" "" "" "2020.01.30.16:15:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.01.30.16:15:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1580429713518 ""}
{ "Info" "" "" "2020.01.30.16:15:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.01.30.16:15:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1580429713528 ""}
{ "Info" "" "" "2020.01.30.16:15:13 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.01.30.16:15:13 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1580429713538 ""}
{ "Info" "" "" "2020.01.30.16:15:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.01.30.16:15:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1580429713542 ""}
{ "Info" "" "" "2020.01.30.16:15:13 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.01.30.16:15:13 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1580429713552 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.01.30.16:15:13 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.01.30.16:15:13 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1580429713559 ""}
{ "Info" "" "" "2020.01.30.16:15:13 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.01.30.16:15:13 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1580429713563 ""}
{ "Info" "" "" "2020.01.30.16:15:13 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.01.30.16:15:13 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1580429713572 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.01.30.16:15:13 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2020.01.30.16:15:13 Info: Reusing file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA GCodeInterpreter Test/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1580429713579 ""}
{ "Info" "" "" "2020.01.30.16:15:39 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.01.30.16:15:39 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1580429739180 ""}
{ "Info" "" "" "2020.01.30.16:15:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.01.30.16:15:39 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1580429739411 ""}
{ "Info" "" "" "2020.01.30.16:15:39 Info: Computer_System: Done \"Computer_System\" with 36 modules, 96 files" {  } {  } 0 0 "2020.01.30.16:15:39 Info: Computer_System: Done \"Computer_System\" with 36 modules, 96 files" 0 0 "Shell" 0 -1 1580429739413 ""}
{ "Info" "" "" "2020.01.30.16:15:40 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.01.30.16:15:40 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1580429740528 ""}
{ "Info" "" "" "2020.01.30.16:15:40 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.01.30.16:15:40 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1580429740528 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Computer_System.qsys " "Completed upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1580429740673 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1580429754709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 38 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580429754709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 16:15:54 2020 " "Processing ended: Thu Jan 30 16:15:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580429754709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:26 " "Elapsed time: 00:03:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580429754709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:39 " "Total CPU time (on all processors): 00:04:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580429754709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1580429754709 ""}
