// Seed: 4262816790
module module_0;
  logic id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd52,
    parameter id_3 = 32'd42
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  input logic [7:0] id_4;
  inout wire _id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1[-1] = 1'h0 ^ id_4[~id_3 : id_2];
  logic id_6;
  ;
  assign id_6 = -1;
  wire id_7;
  ;
  localparam id_8 = -1;
  logic [1 : 1] id_9;
endmodule
