#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fffdc259f90 .scope module, "tb_ram_dual_port" "tb_ram_dual_port" 2 1;
 .timescale 0 0;
P_0x7fffdc25a110 .param/l "ADDR_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
P_0x7fffdc25a150 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
P_0x7fffdc25a190 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000010000>;
v0x7fffdc290980_0 .net *"_s1", 0 0, L_0x7fffdc291bd0;  1 drivers
o0x7f5207f60648 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc290a60_0 name=_s2
v0x7fffdc290b40_0 .var "addr_0", 15 0;
v0x7fffdc290be0_0 .var "addr_1", 15 0;
v0x7fffdc290c80_0 .var "clk", 0 0;
v0x7fffdc290d20_0 .var "cs_0", 0 0;
v0x7fffdc290dc0_0 .var "cs_1", 0 0;
RS_0x7f5207f60288 .resolv tri, L_0x7fffdc2916c0, L_0x7fffdc291c70;
v0x7fffdc290e90_0 .net8 "data_0", 7 0, RS_0x7f5207f60288;  2 drivers
v0x7fffdc290f60_0 .net "data_1", 7 0, L_0x7fffdc291a60;  1 drivers
v0x7fffdc291030_0 .var/i "i", 31 0;
v0x7fffdc2910d0_0 .var "oe_0", 0 0;
v0x7fffdc2911a0_0 .var "oe_1", 0 0;
v0x7fffdc291270_0 .var "tb_data", 7 0;
v0x7fffdc291310_0 .var "we_0", 0 0;
v0x7fffdc2913e0_0 .var "we_1", 0 0;
L_0x7fffdc291bd0 .reduce/nor v0x7fffdc2910d0_0;
L_0x7fffdc291c70 .functor MUXZ 8, o0x7f5207f60648, v0x7fffdc291270_0, L_0x7fffdc291bd0, C4<>;
S_0x7fffdc21e280 .scope module, "dut" "ram_dp_sr_sw" 2 26, 3 7 0, S_0x7fffdc259f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7fffdc21e450 .param/l "ADDR_WIDTH" 0 3 22, +C4<00000000000000000000000000010000>;
P_0x7fffdc21e490 .param/l "DATA_0_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x7fffdc21e4d0 .param/l "RAM_DEPTH" 0 3 23, +C4<00000000000000000000000100000000>;
L_0x7fffdc25a410 .functor AND 1, v0x7fffdc290d20_0, v0x7fffdc2910d0_0, C4<1>, C4<1>;
L_0x7fffdc25a540 .functor AND 1, L_0x7fffdc25a410, L_0x7fffdc291530, C4<1>, C4<1>;
L_0x7fffdc25a630 .functor AND 1, v0x7fffdc290dc0_0, v0x7fffdc2911a0_0, C4<1>, C4<1>;
L_0x7fffdc253bf0 .functor AND 1, L_0x7fffdc25a630, L_0x7fffdc2918a0, C4<1>, C4<1>;
v0x7fffdc26be70_0 .net *"_s0", 0 0, L_0x7fffdc25a410;  1 drivers
v0x7fffdc26e2d0_0 .net *"_s10", 0 0, L_0x7fffdc25a630;  1 drivers
v0x7fffdc268c80_0 .net *"_s13", 0 0, L_0x7fffdc2918a0;  1 drivers
v0x7fffdc269400_0 .net *"_s14", 0 0, L_0x7fffdc253bf0;  1 drivers
o0x7f5207f600d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc26a490_0 name=_s16
v0x7fffdc267f90_0 .net *"_s3", 0 0, L_0x7fffdc291530;  1 drivers
v0x7fffdc266d00_0 .net *"_s4", 0 0, L_0x7fffdc25a540;  1 drivers
o0x7f5207f60168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc28fc00_0 name=_s6
v0x7fffdc28fce0_0 .net "address_0", 15 0, v0x7fffdc290b40_0;  1 drivers
v0x7fffdc28fdc0_0 .net "address_1", 15 0, v0x7fffdc290be0_0;  1 drivers
v0x7fffdc28fea0_0 .net "clk", 0 0, v0x7fffdc290c80_0;  1 drivers
v0x7fffdc28ff60_0 .net "cs_0", 0 0, v0x7fffdc290d20_0;  1 drivers
v0x7fffdc290020_0 .net "cs_1", 0 0, v0x7fffdc290dc0_0;  1 drivers
v0x7fffdc2900e0_0 .net8 "data_0", 7 0, RS_0x7f5207f60288;  alias, 2 drivers
v0x7fffdc2901c0_0 .var "data_0_out", 7 0;
v0x7fffdc2902a0_0 .net "data_1", 7 0, L_0x7fffdc291a60;  alias, 1 drivers
v0x7fffdc290380_0 .var "data_1_out", 7 0;
v0x7fffdc290460 .array "mem", 255 0, 7 0;
v0x7fffdc290520_0 .net "oe_0", 0 0, v0x7fffdc2910d0_0;  1 drivers
v0x7fffdc2905e0_0 .net "oe_1", 0 0, v0x7fffdc2911a0_0;  1 drivers
v0x7fffdc2906a0_0 .net "we_0", 0 0, v0x7fffdc291310_0;  1 drivers
v0x7fffdc290760_0 .net "we_1", 0 0, v0x7fffdc2913e0_0;  1 drivers
E_0x7fffdc255e90 .event posedge, v0x7fffdc28fea0_0;
L_0x7fffdc291530 .reduce/nor v0x7fffdc291310_0;
L_0x7fffdc2916c0 .functor MUXZ 8, o0x7f5207f60168, v0x7fffdc2901c0_0, L_0x7fffdc25a540, C4<>;
L_0x7fffdc2918a0 .reduce/nor v0x7fffdc2913e0_0;
L_0x7fffdc291a60 .functor MUXZ 8, o0x7f5207f600d8, v0x7fffdc290380_0, L_0x7fffdc253bf0, C4<>;
S_0x7fffdc26ff30 .scope begin, "MEM_READ_0" "MEM_READ_0" 3 64, 3 64 0, S_0x7fffdc21e280;
 .timescale 0 0;
S_0x7fffdc2700b0 .scope begin, "MEM_READ_1" "MEM_READ_1" 3 80, 3 80 0, S_0x7fffdc21e280;
 .timescale 0 0;
S_0x7fffdc270230 .scope begin, "MEM_WRITE" "MEM_WRITE" 3 49, 3 49 0, S_0x7fffdc21e280;
 .timescale 0 0;
    .scope S_0x7fffdc21e280;
T_0 ;
    %wait E_0x7fffdc255e90;
    %fork t_1, S_0x7fffdc270230;
    %jmp t_0;
    .scope S_0x7fffdc270230;
t_1 ;
    %load/vec4 v0x7fffdc28ff60_0;
    %load/vec4 v0x7fffdc2906a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffdc2900e0_0;
    %ix/getv 3, v0x7fffdc28fce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdc290460, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdc290020_0;
    %load/vec4 v0x7fffdc290760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffdc2902a0_0;
    %ix/getv 3, v0x7fffdc28fdc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdc290460, 0, 4;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0x7fffdc21e280;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdc21e280;
T_1 ;
    %wait E_0x7fffdc255e90;
    %fork t_3, S_0x7fffdc26ff30;
    %jmp t_2;
    .scope S_0x7fffdc26ff30;
t_3 ;
    %load/vec4 v0x7fffdc28ff60_0;
    %load/vec4 v0x7fffdc2906a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffdc290520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v0x7fffdc28fce0_0;
    %load/vec4a v0x7fffdc290460, 4;
    %assign/vec4 v0x7fffdc2901c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffdc2901c0_0, 0;
T_1.1 ;
    %end;
    .scope S_0x7fffdc21e280;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffdc21e280;
T_2 ;
    %wait E_0x7fffdc255e90;
    %fork t_5, S_0x7fffdc2700b0;
    %jmp t_4;
    .scope S_0x7fffdc2700b0;
t_5 ;
    %load/vec4 v0x7fffdc290020_0;
    %load/vec4 v0x7fffdc290760_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffdc2905e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 4, v0x7fffdc28fdc0_0;
    %load/vec4a v0x7fffdc290460, 4;
    %assign/vec4 v0x7fffdc290380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffdc290380_0, 0;
T_2.1 ;
    %end;
    .scope S_0x7fffdc21e280;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdc259f90;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x7fffdc290c80_0;
    %inv;
    %store/vec4 v0x7fffdc290c80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdc259f90;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %split/vec4 8;
    %assign/vec4 v0x7fffdc291270_0, 0;
    %assign/vec4 v0x7fffdc290c80_0, 0;
    %pushi/vec4 0, 0, 19;
    %split/vec4 1;
    %assign/vec4 v0x7fffdc2910d0_0, 0;
    %split/vec4 16;
    %assign/vec4 v0x7fffdc290b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffdc291310_0, 0;
    %assign/vec4 v0x7fffdc290d20_0, 0;
    %pushi/vec4 0, 0, 19;
    %split/vec4 1;
    %assign/vec4 v0x7fffdc2911a0_0, 0;
    %split/vec4 16;
    %assign/vec4 v0x7fffdc290be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffdc2913e0_0, 0;
    %assign/vec4 v0x7fffdc290dc0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffdc255e90;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 50 "$display", "first port" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdc291030_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffdc291030_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0x7fffdc255e90;
    %load/vec4 v0x7fffdc291030_0;
    %pad/s 16;
    %assign/vec4 v0x7fffdc290b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc291310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc290d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc2910d0_0, 0;
    %vpi_func 2 53 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x7fffdc291270_0, 0;
    %vpi_call/w 2 54 "$display", "ram_dp_inp_data %d %d ", v0x7fffdc291270_0, v0x7fffdc290e90_0 {0 0 0};
    %load/vec4 v0x7fffdc291030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdc291030_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 2 57 "$display", "second port" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdc291030_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x7fffdc291030_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.5, 5;
    %wait E_0x7fffdc255e90;
    %load/vec4 v0x7fffdc291030_0;
    %pad/s 16;
    %assign/vec4 v0x7fffdc290be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc2913e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc290dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc2911a0_0, 0;
    %vpi_call/w 2 61 "$display", "ram_dp_out_data %d", v0x7fffdc290f60_0 {0 0 0};
    %load/vec4 v0x7fffdc291030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdc291030_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %delay 200, 0;
    %vpi_call/w 2 64 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fffdc259f90;
T_5 ;
    %vpi_call/w 2 68 "$dumpfile", "test_ram_dual_port.vcd" {0 0 0};
    %vpi_call/w 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdc21e280 {0 0 0};
    %vpi_call/w 2 70 "$dumpflush" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ram_dual_port.v";
    "ram_dual_port.v";
