\hypertarget{group__I2C__Peripheral__Access__Layer}{}\section{I2C Peripheral Access Layer}
\label{group__I2C__Peripheral__Access__Layer}\index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__I2C__Register__Accessor__Macros}{I2\+C -\/ Register accessor macros}
\item 
\hyperlink{group__I2C__Register__Masks}{I2\+C Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}~(0x40066000u)
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0}~((\hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type} $\ast$)\hyperlink{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries I2\+C0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0})\hypertarget{group__I2C__Peripheral__Access__Layer_ga6db92fda81fa3b6a1c8c6a85e66d51a0}{}\label{group__I2C__Peripheral__Access__Layer_ga6db92fda81fa3b6a1c8c6a85e66d51a0}

\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(0x40067000u)
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}~((\hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type} $\ast$)\hyperlink{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries I2\+C1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1})\hypertarget{group__I2C__Peripheral__Access__Layer_gae13da5d584f2a4e2379db927a3f18772}{}\label{group__I2C__Peripheral__Access__Layer_gae13da5d584f2a4e2379db927a3f18772}

\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(0x400\+E6000u)
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}~((\hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type} $\ast$)\hyperlink{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries I2\+C2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2})\hypertarget{group__I2C__Peripheral__Access__Layer_gaa929395ba63163b703e2ceab4d4521d4}{}\label{group__I2C__Peripheral__Access__Layer_gaa929395ba63163b703e2ceab4d4521d4}

\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}, \hyperlink{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}, \hyperlink{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gaee17f364d6d1712b62774e6c33dea554}{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0}, \hyperlink{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}, \hyperlink{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2} \}
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gaa8773ffc80a322ac3833d4ad1853185a}{I2\+C\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a}{I2\+C0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}{I2\+C1\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d}{I2\+C2\+\_\+\+I\+R\+Qn} \}
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}~(0x40066000u)
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0}~((\hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type} $\ast$)\hyperlink{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries I2\+C0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0})\hypertarget{group__I2C__Peripheral__Access__Layer_ga6db92fda81fa3b6a1c8c6a85e66d51a0}{}\label{group__I2C__Peripheral__Access__Layer_ga6db92fda81fa3b6a1c8c6a85e66d51a0}

\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(0x40067000u)
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}~((\hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type} $\ast$)\hyperlink{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries I2\+C1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1})\hypertarget{group__I2C__Peripheral__Access__Layer_gae13da5d584f2a4e2379db927a3f18772}{}\label{group__I2C__Peripheral__Access__Layer_gae13da5d584f2a4e2379db927a3f18772}

\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(0x400\+E6000u)
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}~((\hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type} $\ast$)\hyperlink{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries I2\+C2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2})\hypertarget{group__I2C__Peripheral__Access__Layer_gaa929395ba63163b703e2ceab4d4521d4}{}\label{group__I2C__Peripheral__Access__Layer_gaa929395ba63163b703e2ceab4d4521d4}

\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}, \hyperlink{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}, \hyperlink{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gaee17f364d6d1712b62774e6c33dea554}{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0}, \hyperlink{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}, \hyperlink{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2} \}
\item 
\#define \hyperlink{group__I2C__Peripheral__Access__Layer_gaa8773ffc80a322ac3833d4ad1853185a}{I2\+C\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a}{I2\+C0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}{I2\+C1\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d}{I2\+C2\+\_\+\+I\+R\+Qn} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type} $\ast$ {\bfseries I2\+C\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__I2C__Peripheral__Access__Layer_gad005bce09c857e19746cbfd20824de62}{}\label{group__I2C__Peripheral__Access__Layer_gad005bce09c857e19746cbfd20824de62}

\item 
typedef struct \hyperlink{structI2C__Type}{I2\+C\+\_\+\+Type} $\ast$ {\bfseries I2\+C\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__I2C__Peripheral__Access__Layer_gad005bce09c857e19746cbfd20824de62}{}\label{group__I2C__Peripheral__Access__Layer_gad005bce09c857e19746cbfd20824de62}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C0@{I2\+C0}}
\index{I2\+C0@{I2\+C0}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C0}{I2C0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C0~(({\bf I2\+C\+\_\+\+Type} $\ast$){\bf I2\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}{}\label{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}
Peripheral I2\+C0 base pointer \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C0@{I2\+C0}}
\index{I2\+C0@{I2\+C0}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C0}{I2C0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C0~(({\bf I2\+C\+\_\+\+Type} $\ast$){\bf I2\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}{}\label{group__I2C__Peripheral__Access__Layer_ga86abb2e8858d177c04e60c41e9242045}
Peripheral I2\+C0 base pointer \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C0\+\_\+\+B\+A\+SE@{I2\+C0\+\_\+\+B\+A\+SE}}
\index{I2\+C0\+\_\+\+B\+A\+SE@{I2\+C0\+\_\+\+B\+A\+SE}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C0\+\_\+\+B\+A\+SE}{I2C0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C0\+\_\+\+B\+A\+SE~(0x40066000u)}\hypertarget{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}{}\label{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}
Peripheral I2\+C0 base address \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C0\+\_\+\+B\+A\+SE@{I2\+C0\+\_\+\+B\+A\+SE}}
\index{I2\+C0\+\_\+\+B\+A\+SE@{I2\+C0\+\_\+\+B\+A\+SE}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C0\+\_\+\+B\+A\+SE}{I2C0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C0\+\_\+\+B\+A\+SE~(0x40066000u)}\hypertarget{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}{}\label{group__I2C__Peripheral__Access__Layer_gabf0928baf4e4350633ca9050b65d1939}
Peripheral I2\+C0 base address \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C1@{I2\+C1}}
\index{I2\+C1@{I2\+C1}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C1}{I2C1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1~(({\bf I2\+C\+\_\+\+Type} $\ast$){\bf I2\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}{}\label{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}
Peripheral I2\+C1 base pointer \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C1@{I2\+C1}}
\index{I2\+C1@{I2\+C1}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C1}{I2C1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1~(({\bf I2\+C\+\_\+\+Type} $\ast$){\bf I2\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}{}\label{group__I2C__Peripheral__Access__Layer_gab45d257574da6fe1f091cc45b7eda6cc}
Peripheral I2\+C1 base pointer \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~(0x40067000u)}\hypertarget{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}
Peripheral I2\+C1 base address \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~(0x40067000u)}\hypertarget{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group__I2C__Peripheral__Access__Layer_gacd72dbffb1738ca87c838545c4eb85a3}
Peripheral I2\+C1 base address \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C2@{I2\+C2}}
\index{I2\+C2@{I2\+C2}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C2}{I2C2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2~(({\bf I2\+C\+\_\+\+Type} $\ast$){\bf I2\+C2\+\_\+\+B\+A\+SE})}\hypertarget{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}{}\label{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}
Peripheral I2\+C2 base pointer \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C2@{I2\+C2}}
\index{I2\+C2@{I2\+C2}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C2}{I2C2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2~(({\bf I2\+C\+\_\+\+Type} $\ast$){\bf I2\+C2\+\_\+\+B\+A\+SE})}\hypertarget{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}{}\label{group__I2C__Peripheral__Access__Layer_gafa60ac20c1921ef1002083bb3e1f5d16}
Peripheral I2\+C2 base pointer \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~(0x400\+E6000u)}\hypertarget{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}
Peripheral I2\+C2 base address \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~(0x400\+E6000u)}\hypertarget{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group__I2C__Peripheral__Access__Layer_ga04bda70f25c795fb79f163b633ad4a5d}
Peripheral I2\+C2 base address \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{I2C_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf I2\+C0\+\_\+\+B\+A\+SE}, {\bf I2\+C1\+\_\+\+B\+A\+SE}, {\bf I2\+C2\+\_\+\+B\+A\+SE} \}}\hypertarget{group__I2C__Peripheral__Access__Layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}{}\label{group__I2C__Peripheral__Access__Layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}
Array initializer of I2C peripheral base addresses \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{I2C_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf I2\+C0\+\_\+\+B\+A\+SE}, {\bf I2\+C1\+\_\+\+B\+A\+SE}, {\bf I2\+C2\+\_\+\+B\+A\+SE} \}}\hypertarget{group__I2C__Peripheral__Access__Layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}{}\label{group__I2C__Peripheral__Access__Layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}
Array initializer of I2C peripheral base addresses \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{I2C_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf I2\+C0}, {\bf I2\+C1}, {\bf I2\+C2} \}}\hypertarget{group__I2C__Peripheral__Access__Layer_gaee17f364d6d1712b62774e6c33dea554}{}\label{group__I2C__Peripheral__Access__Layer_gaee17f364d6d1712b62774e6c33dea554}
Array initializer of I2C peripheral base pointers \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{I2C_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf I2\+C0}, {\bf I2\+C1}, {\bf I2\+C2} \}}\hypertarget{group__I2C__Peripheral__Access__Layer_gaee17f364d6d1712b62774e6c33dea554}{}\label{group__I2C__Peripheral__Access__Layer_gaee17f364d6d1712b62774e6c33dea554}
Array initializer of I2C peripheral base pointers \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C\+\_\+\+I\+R\+QS@{I2\+C\+\_\+\+I\+R\+QS}}
\index{I2\+C\+\_\+\+I\+R\+QS@{I2\+C\+\_\+\+I\+R\+QS}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+I\+R\+QS}{I2C_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+I\+R\+QS~\{ {\bf I2\+C0\+\_\+\+I\+R\+Qn}, {\bf I2\+C1\+\_\+\+I\+R\+Qn}, {\bf I2\+C2\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__I2C__Peripheral__Access__Layer_gaa8773ffc80a322ac3833d4ad1853185a}{}\label{group__I2C__Peripheral__Access__Layer_gaa8773ffc80a322ac3833d4ad1853185a}
Interrupt vectors for the I2C peripheral type \index{I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}!I2\+C\+\_\+\+I\+R\+QS@{I2\+C\+\_\+\+I\+R\+QS}}
\index{I2\+C\+\_\+\+I\+R\+QS@{I2\+C\+\_\+\+I\+R\+QS}!I2\+C Peripheral Access Layer@{I2\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+I\+R\+QS}{I2C_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+I\+R\+QS~\{ {\bf I2\+C0\+\_\+\+I\+R\+Qn}, {\bf I2\+C1\+\_\+\+I\+R\+Qn}, {\bf I2\+C2\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__I2C__Peripheral__Access__Layer_gaa8773ffc80a322ac3833d4ad1853185a}{}\label{group__I2C__Peripheral__Access__Layer_gaa8773ffc80a322ac3833d4ad1853185a}
Interrupt vectors for the I2C peripheral type 