Showing papers for search query "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"

     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Testing ICs: Getting to the core of the problem
     Author ['BT Murray', 'JP Hayes']
     Venue Computer
     Year 1996
     Abstract The article examines the market and technology trends affecting the testing of integrated circuits, with emphasis on the role of predesigned components-cores-and built in self test. We explain manufacturing testing, as opposed to design testing, which happens before
     Url https://ieeexplore.ieee.org/abstract/document/544235/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Test Generation for Current Testing (CMOS ICs)
     Author ['P Nigh', 'W Maly']
     Venue IEEE Design & Test of Computers
     Year 1990
     Abstract Current testing is useful for testing CMOS ICs because it can detect a large class of manufacturing defects, including defects that traditional stuck-at fault testing misses. The effectiveness of current testing can be enhanced if built-in current sensors are applied on
     Url https://ieeexplore.ieee.org/abstract/document/46891/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Very-low-voltage testing for weak CMOS logic ICs
     Author ['H Hao', 'EJ McCluskey']
     Venue Proceedings of IEEE International Test …
     Year 1993
     Abstract In this paper we propose a very-low-voltage (VLV) testing technique for CMOS logic ICs. Voltage dependence of CMOS logic circuit operation in the presence of resistive shorts and hot carrier damage is studied. It is shown that at certain much-lower-than-normal power
     Url https://ieeexplore.ieee.org/abstract/document/470686/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Testing oriented analysis of CMOS ICs with opens
     Author ['W Maly', 'PK Nag', 'P Nigh']
     Venue 1988 IEEE International Conference on …
     Year 1988
     Abstract In a typical approach to VLSI testing, open faults are modeled by the transistor-stuck-open fault model or are not explicitly covered at all. It is shown that functional faults caused by opens, ie by regions with missing material, cannot be modeled well by a transistor stuck
     Url https://www.computer.org/csdl/proceedings-article/iccad/1988/00122525/12OmNxXl5Az


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Adaptable wafer probe assembly for testing ICs with different power/ground bond pad configurations
     Author ['GL Small']
     Venue US Patent 5,491,426
     Year 1996
     Abstract An adaptable probe card assembly for testing an IC die includes a probe card and a decoupling apparatus selectably mounted on the probe card. A different decoupling apparatus is used for each IC die to be tested having a different power and ground bond pad
     Url https://patents.google.com/patent/US5491426A/en


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Electrical characteristics and testing considerations for gate oxide shorts in CMOS ICs
     Author ['CF Hawkins', 'JM Soden']
     Venue inte
     Year 1985
     Abstract This paper examines the electrical characteristics and testing considerations of gate oxide shorts. Gate oxide shorts will cause increased IDD and in the majority of cases will degrade logic voltage levels and propagation delay times, but may not affect functionality. Stuck-at
     Url https://ui.adsabs.harvard.edu/abs/1985inte.conf.....H/abstract


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title High performance electron optical column for testing ICs with submicrometer design rules
     Author ['J Frosien', 'E Plies']
     Venue Microelectronic Engineering
     Year 1987
     Abstract An electron optical column has been developed, which is designed to meet the special requirements of electron beam testing for VLSI-ICs. With a spatial resolution of 0.1 μm at an electron acceleration voltage of 1 kV and a corresponding probe current of more than 2 nA
     Url https://www.sciencedirect.com/science/article/pii/S0167931787800084


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Expeditious and low cost testing of RFID ICs
     Author ['BA Kramer']
     Venue US Patent 7,279,920
     Year 2007
     Abstract System and method for integrated circuit manufacturing. A preferred embodiment comprises transmitting a first set of data to integrated circuits (ICs) while they are in an on-wafer state and having each IC store the first set of data into memory, transmitting a second
     Url https://patents.google.com/patent/US7279920B2/en


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Testing TSV-based three-dimensional stacked ICs
     Author ['EJ Marinissen']
     Venue 2010 Design, Automation & Test in Europe …
     Year 2010
     Abstract To meet customer's product-quality expectations, each individual IC needs to be tested for manufacturing defects incurred during its many high-precision, and hence defect-prone manufacturing steps; these tests should be both effective and cost-efficient. The
     Url https://ieeexplore.ieee.org/abstract/document/5457087/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title A gated clock scheme for low power scan testing of logic ICs or embedded cores
     Author ['Y Bonhomme', 'P Girard', 'L Guiller']
     Venue … 10th Asian Test …
     Year 2001
     Abstract Test power is now a big concern in large system-on-chip designs. In this paper, we present a novel approach for minimizing power consumption during scan testing of integrated circuits or embedded cores. The proposed low power technique is based on a gated clock scheme
     Url https://ieeexplore.ieee.org/abstract/document/990291/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Challenges in testing core-based system ICs
     Author ['EJ Marinissen', 'Y Zorian']
     Venue IEEE Communications Magazine
     Year 1999
     Abstract Advances in semiconductor design and manufacturing technology enable the design of complete systems on one IC. To develop these system ICs in a timely manner, traditional IC design in which everything is designed from scratch, is replaced by a design style based on
     Url https://ieeexplore.ieee.org/abstract/document/769283/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Highly resilient cantilever spring probe for testing ICs
     Author ['P Mai']
     Venue US Patent 6,956,389
     Year 2005
     Abstract A probe has a cantilever arm coupled to a base via an anchor. A surface of the arm facing the base or a surface of the base facing the arm has steps with contact points that contact the base when the arm is depressed. Alternatively, the surface of the arm and/or the surface of
     Url https://patents.google.com/patent/US6956389B1/en


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Backside laser testing of ICs for SET sensitivity evaluation
     Author ['D Lewis', 'V Pouget', 'F Beaudoin', 'P Perdu']
     Venue … on Nuclear Science
     Year 2001
     Abstract A new experimental approach combining backside laser testing and analog mapping is presented. A new technique for integrated circuits (ICs) backside preparation by laser ablation is evaluated. The methodology is applied to the study of single-event transient
     Url https://ieeexplore.ieee.org/abstract/document/983195/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Assessing the organizational context for EBP implementation: the development and validity testing of the Implementation Climate Scale (ICS)
     Author ['MG Ehrhart', 'GA Aarons', 'LR Farahnak']
     Venue Implementation Science
     Year 2014
     Abstract Background Although the importance of the organizational environment for implementing evidence-based practices (EBP) has been widely recognized, there are limited options for measuring implementation climate in public sector health settings. The goal of this research
     Url https://link.springer.com/article/10.1186/s13012-014-0157-1


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs
     Author ['M Sachdev', 'P Janssen', 'V Zieren']
     Venue … Test Conference 1998 (IEEE …
     Year 1998
     Abstract Transient current testing (I/sub DDT/) has been often cited as an alternative and/or supplement to I/sub DDQ/testing. In this article we investigate the potential of transient current testing in faulty, chip detection with silicon devices. The effectiveness of the I/sub
     Url https://ieeexplore.ieee.org/abstract/document/743153/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Design of ICs applying built-in current testing
     Author ['W Maly', 'M Patyra']
     Venue IDDQ Testing of VLSI Circuits
     Year 1992
     Abstract Built-in Current (BIC) sensors have proven to be very useful in testing static CMOS ICs. In a number of experimental ICs BIC sensors were able to detect small abnormal I DDQ currents. This paper discusses the design of the circuit under test and Built-in Current (BIC) sensors
     Url https://link.springer.com/chapter/10.1007/978-1-4615-3146-3_11


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Supply current testing of mixed analogue and digital ICs
     Author ['IM Bell', 'DA Camplin', 'GE Taylor']
     Venue Electronics Letters
     Year 1991
     Abstract 6 PEZESHKI, B., THOMAS, D., and HARRIS, I. s., JUN.: 'Optimization 01 modulation ratio and  insertion loss in reflective electroabsorption modulators'. Appl. Phys. Lett., 1990, 57, (lS), pp.  1491-1492 WHITEHEAD, M., RIVERS, A., PARRY, G., and ROBERTS, J. s.: 'Very
     Url https://ieeexplore.ieee.org/abstract/document/132817/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Electrical model of the floating gate defect in CMOS ICs: implications on I/sub DDQ/testing
     Author ['VH Champac', 'A Rubio']
     Venue IEEE Transactions on …
     Year 1994
     Abstract The behavior of an MOS transistor with an open in the polygate path (floating transistor gate defect) is investigated and its effect on the quiescent power supply current I/sub DDQ/is studied. The possible detection of this defect by current testing is explored in fully
     Url https://ieeexplore.ieee.org/abstract/document/265677/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis
     Author ['Y Chen', 'D Niu', 'Y Xie']
     Venue 2010 IEEE/ACM …
     Year 2010
     Abstract Three-dimensional (3D) ICs promise to overcome barriers in interconnect scaling by leveraging fast, dense inter-die vias, thereby offering benefits of improved performance, higher memory bandwidth, smaller form factors, and heterogeneous integration. However
     Url https://ieeexplore.ieee.org/abstract/document/5653753/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Challenges and emerging solutions in testing TSV-based 2 1 over 2D-and 3D-stacked ICs
     Author ['EJ Marinissen']
     Venue 2012 Design, Automation & Test in Europe …
     Year 2012
     Abstract Through-Silicon Vias (TSVs) provide high-density, low-latency, and low-power vertical interconnects through a thinned-down wafer substrate, thereby enabling the creation of 2.5 D-and 3D-Stacked ICs. In 2.5 D-SICs, multiple dies are stacked side-by-side on top of a
     Url https://ieeexplore.ieee.org/abstract/document/6176689/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Current signatures for production testing [CMOS ICs]
     Author ['A Gattiker', 'P Nigh', 'D Grosch']
     Venue … on IDDQ Testing
     Year 1996
     Abstract The concept of the current signature has been proposed as a means for improving testing  resolution over single-thresh- old Iddq testing. This paper postulates a practical method- ology  for applying the current signature concept for die selection in a production environment
     Url https://ieeexplore.ieee.org/abstract/document/557804/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Small delay testing for TSVs in 3-D ICs
     Author ['SY Huang', 'YH Lin', 'KH Tsai', 'WT Cheng']
     Venue DAC Design …
     Year 2012
     Abstract In this work, we present a robust small delay test scheme for through-silicon vias (TSVs) in a 3D IC. By changing the output inverter's threshold of a TSV in a testable oscillation ring structure, we can approximate the propagation delay across that TSV, and thereby detecting
     Url https://ieeexplore.ieee.org/abstract/document/6241631/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Defect-oriented testing of mixed-signal ICs: Some industrial experience
     Author ['Y Xing']
     Venue Proceedings International Test Conference 1998 (IEEE …
     Year 1998
     Abstract Some of Philips' industrial experience are presented in this paper on defect-oriented testing of mixed-signal ICs. Case studies on analog circuit blocks in two automotive mixed-signal ICs are described. This is done to demonstrate the potential of the defect-oriented testing
     Url https://ieeexplore.ieee.org/abstract/document/743212/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Optimization methods for post-bond die-internal/external testing in 3D stacked ICs
     Author ['B Noia', 'K Chakrabarty']
     Venue 2010 IEEE International …
     Year 2010
     Abstract Testing of three-dimensional (3D) stacked ICs (SICs) is starting to receive considerable attention in the semiconductor industry. Since the die-stacking steps of thinning, alignment, and bonding can introduce defects, there is a need to test multiple subsequent partial stacks
     Url https://ieeexplore.ieee.org/abstract/document/5699219/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title CAD and Testing of ICs and Systems: Where are we going?
     Author ['B Courtois']
     Venue NA
     Year 1994
     Abstract The purpose of this document is to look at different facets of the development of integrated circuits and systems: CAD from industrial and research viewpoints, and manufacturing cost and its consequences on the development of packaging techniques. Dependability
     Url https://hal.archives-ouvertes.fr/hal-00007940/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title MINVDD testing for weak CMOS ICs
     Author ['CW Tseng', 'R Chen', 'P Nigh']
     Venue Proceedings 19th IEEE …
     Year 2001
     Abstract A weak chip is one that contains flaws-defects that do not interfere with correct circuit operation at normal conditions but may cause intermittent or early-life failures. MINVDD testing can detect weak CMOS chips. The minvdd of a chip is the minimum supply voltage
     Url https://ieeexplore.ieee.org/abstract/document/923459/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Local laser irradiation technique for SEE testing of ICs
     Author ['AI Chumakov', 'AA Pechenkin']
     Venue 2011 12th European …
     Year 2011
     Abstract I. INTRODUCTION he application of VLSI devices in space electronics requires the investigation  of their sensitivity to single event effects (SEE), especially single event upset (SEU) and single  event latchup (SEL) [1-3]. The most adequate technique of SEE sensitivity parameters estimation
     Url https://ieeexplore.ieee.org/abstract/document/6131420/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title The role of test protocols in testing embedded-core-based system ICs
     Author ['EJ Marinissen', 'M Lousberg']
     Venue European Test Workshop 1999 …
     Year 1999
     Abstract A core-based design style introduces new test challenges, which, if not dealt with properly, might defeat the entire purpose of using pre-designed cores. Macro Test is a liberal test approach for core-based designs, ie, it supports all kinds of test access mechanisms to the
     Url https://ieeexplore.ieee.org/abstract/document/804248/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Micro-granular delay testing of configurable ICs
     Author ['B Fox']
     Venue US Patent 8,072,234
     Year 2011
     Abstract A method for testing a set of circuitry in an integrated circuit (IC) is described. The IC includes multiple configurable circuits for configurably performing multiple operations. The method configures the IC to operate in a user mode with a set of test paths that satisfies a set
     Url https://patents.google.com/patent/US8072234B2/en


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Delay-fault testing and defects in deep sub-micron ICs-does critical resistance really mean anything?
     Author ['W Moore', 'G Gronthoud', 'K Baker']
     Venue … Test Conference 2000 …
     Year 2000
     Abstract This paper reflects on some recent results that show the value of delay-fault tests on a deep sub-micron process. However, the results also suggest that untargetted test patterns perform almost as well as those targetted on a transition fault model, despite appearing to have a
     Url https://ieeexplore.ieee.org/abstract/document/894196/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Multicast-based testing and thermal-aware test scheduling for 3D ICs with a stacked network-on-chip
     Author ['D Xiang', 'K Chakrabarty']
     Venue IEEE Transactions on …
     Year 2015
     Abstract A 3D stacked network-on-chip (NOC) promises the integration of a large number of cores in a many-core system-on-chip (SOC). The NOC can be used to test the embedded cores in such SOCs, whereby the added cost of dedicated test-access hardware can be avoided
     Url https://ieeexplore.ieee.org/abstract/document/7303920/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Using memory propagation tree to improve performance of protocol fuzzer when testing ICS
     Author ['K Chen', 'C Song', 'L Wang', 'Z Xu']
     Venue Computers & Security
     Year 2019
     Abstract Protocol fuzzers are widely used for finding vulnerabilities and security bugs in the program. The main techniques used by protocol fuzzers can be divided into 2 categories: generation-based and mutation-based fuzzing. The generation-based fuzzing generates data
     Url https://www.sciencedirect.com/science/article/pii/S0167404819301385


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Defect-oriented testing of mixed-signal ICs: Some industrial experience
     Author ['Y Xing']
     Venue Proceedings International Test Conference 1998 (IEEE …
     Year 1998
     Abstract Some of Philips' industrial experience are presented in this paper on defect-oriented testing of mixed-signal ICs. Case studies on analog circuit blocks in two automotive mixed-signal ICs are described. This is done to demonstrate the potential of the defect-oriented testing
     Url https://ieeexplore.ieee.org/abstract/document/743212/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Low-power clock tree design for pre-bond testing of 3-D stacked ICs
     Author ['X Zhao', 'DL Lewis', 'HHS Lee']
     Venue IEEE Transactions on …
     Year 2011
     Abstract Pre-bond testing of 3-D stacked integrated circuits (ICs) involves testing each individual die before bonding. The overall yield of 3-D ICs improves with pre-bond testability because manufacturers can avoid stacking defective dies with good ones. However, pre-bond
     Url https://ieeexplore.ieee.org/abstract/document/5752408/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Cost effective outliers screening with moving limits and correlation testing for analogue ICs
     Author ['L Fang', 'M Lemnawar', 'Y Xing']
     Venue 2006 IEEE International Test …
     Year 2006
     Abstract In order to meet the zero-defect product quality requirements on ICs by the automotive industry, new test methods are needed to screen out the outliers that give potential lifetime failures. In this paper, how to apply the combination of moving limits and multiple-parameter
     Url https://ieeexplore.ieee.org/abstract/document/4079369/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Penetration testing of industrial control systems
     Author ['D Duggan', 'M Berg', 'J Dillinger']
     Venue Sandia national …
     Year 2005
     Abstract Performing network penetration testing on Industrial Control Systems (ICS) should not be  These types of systems include systems also known as Supervisory Control and Data Acquisition (SCADA) systems, Electric Management Systems (EMS), Distribution Control
     Url http://energy.sandia.gov/wp-content/gallery/uploads/sand_2005_2846p.pdf


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Polar: Function code aware fuzz testing of ics protocol
     Author ['Z Luo', 'F Zuo', 'Y Jiang', 'J Gao', 'X Jiao', 'J Sun']
     Venue ACM Transactions on …
     Year 2019
     Abstract Industrial Control System (ICS) protocols are widely used to build communications among system components. Compared with common internet protocols, ICS protocols have more control over remote devices by carrying a specific field called “function code”, which assigns
     Url https://dl.acm.org/doi/abs/10.1145/3358227


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title High performance electron optical column for testing ICs with submicrometer design rules
     Author ['J Frosien', 'E Plies']
     Venue Microelectronic Engineering
     Year 1987
     Abstract An electron optical column has been developed, which is designed to meet the special requirements of electron beam testing for VLSI-ICs. With a spatial resolution of 0.1 μm at an electron acceleration voltage of 1 kV and a corresponding probe current of more than 2 nA
     Url https://www.sciencedirect.com/science/article/pii/S0167931787800084


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Optimization methods for post-bond testing of 3D stacked ICs
     Author ['B Noia', 'K Chakrabarty', 'EJ Marinissen']
     Venue Journal of Electronic Testing
     Year 2012
     Abstract Testing of three-dimensional (3D) stacked ICs (SICs) is starting to receive considerable attention in the semiconductor industry. Since the die-stacking steps of thinning, alignment, and bonding can introduce defects, there may be a need to test multiple subsequent partial
     Url https://link.springer.com/article/10.1007/s10836-011-5233-8


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions
     Author ['K Chang', 'A Koneru', 'K Chakrabarty']
     Venue 2017 IEEE/ACM …
     Year 2017
     Abstract Monolithic 3D ICs (M3D) are fabricated using a sequential process that grows new device and interconnect tiers in a bottom-up fashion. This fabrication process is in contrast to through-silicon via (TSV) technology that aligns and bonds pre-built tiers. M3D offers key
     Url https://ieeexplore.ieee.org/abstract/document/8203860/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Electromechanical reliability testing of flexible hybrid electronics incorporating flex silicon-on-polymer ics
     Author ['DE Leber', 'BN Meek', 'SD Leija']
     Venue … IEEE Workshop on …
     Year 2016
     Abstract Flexible Hybrid Electronics combine the best characteristics of printed electronics and silicon ICs to create high performance, ultra-thin, physically flexible systems. New static and dynamic tests are being developed to evaluate the performance of these systems. Dynamic
     Url https://ieeexplore.ieee.org/abstract/document/7458276/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Process of performing burn-in and parallel functional testing of integrated circuit memories in an environmental chamber
     Author ['AG Varadi', 'WH Maghribi']
     Venue US Patent 4,379,259
     Year 1983
     Abstract A summary of conventional techniques for testing ICs, both digital and linear, is set forth in an article written by Alan B. Grebene and Hans H. Stellrecht beginning at page 8-83 of the book entitled ELECTRONIC ENGINEER'S HANDBOOK, Copyright 1975, by McGraw-Hill, Inc
     Url https://patents.google.com/patent/US4379259A/en


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Towards configurable real-time hybrid structural testing: a cyber-physical system approach
     Author ['T Tidwell', 'X Gao', 'HM Huang', 'C Lu']
     Venue … Symposium on Object …
     Year 2009
     Abstract Real-time hybrid testing of civil structures represents a grand challenge in the emerging area of cyber-physical systems. Hybrid testing improves significantly on either purely numerical or purely empirical approaches by integrating physical structural components and
     Url https://ieeexplore.ieee.org/abstract/document/5231975/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Operational testing of 4H-SiC JFET ICs for 60 days directly exposed to Venus surface atmospheric conditions
     Author ['PG Neudeck', 'L Chen', 'RD Meredith']
     Venue IEEE Journal of the …
     Year 2018
     Abstract Prolonged Venus surface missions (lasting months instead of hours) have proven infeasible to date in the absence of a complete suite of electronics able to function for such durations without protection from the planet's extreme conditions of~ 460° C,~ 9.3 MPa (~ 92 Earth
     Url https://ieeexplore.ieee.org/abstract/document/8571187/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Scan-based testing of post-bond silicon interposer interconnects in 2.5-D ICs
     Author ['R Wang', 'K Chakrabarty', 'B Eklow']
     Venue IEEE Transactions on …
     Year 2014
     Abstract 2.5-D integration is emerging as the precursor to stacked 3-D ICs. Since the silicon interposer and micro-bumps in 2.5-D integration can suffer from fabrication and assembly defects, post-bond testing is necessary for product qualification. This paper proposes and
     Url https://ieeexplore.ieee.org/abstract/document/6879596/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Identification of defective TSVs in pre-bond testing of 3D ICs
     Author ['B Noia', 'K Chakrabarty']
     Venue 2011 Asian Test Symposium
     Year 2011
     Abstract Pre-bond testing of TSVs has been identified as a major challenge for yield assurance in 3D ICs. We present a defective-TSV localization technique based on pre-bond probing of a network of TSVs. We describe an efficient algorithm for designing parallel TSV test sessions
     Url https://ieeexplore.ieee.org/abstract/document/6114534/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Fault localization and functional testing of ICs by lock-in thermography
     Author ['O Breitenstein', 'JP Rakotoniaina']
     Venue … FOR TESTING …
     Year 2002
     Abstract In this paper new thermographic techniques with significant improved temperature and/or spatial resolution are presented and compared with existing techniques. In infrared (IR) lock-in thermography heat sources in an electronic device are periodically activated electrically
     Url https://www-old.mpi-halle.mpg.de/mpi/publi/pdf/1962_02.pdf


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title I/sub DDQ/testing for deep-submicron ICs: challenges and solutions
     Author ['Z Chen', 'L Wei', 'A Keshavarzi']
     Venue IEEE design & test of …
     Year 2002
     Abstract THE GROWING USE of portable and wireless electronic systems has made low-power design  critically important. Power dissipation in CMOS circuits has both static and dynamic compo-  nents. Because static power is approximately proportional to the supply voltage (Vdd) and dynamic
     Url https://ieeexplore.ieee.org/abstract/document/990439/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title On-chip spectrum analyzer for built-in testing analog ICs
     Author ['M Mendez-Rivera', 'J Silva-Martínez']
     Venue … on Circuits and …
     Year 2002
     Abstract An on-chip spectrum analyzer using switched-capacitor techniques is described. This system is used for built-in testing analog circuits. The main property of the proposed architecture is its inherent synchronization, which facilitates the testing task saving time
     Url https://ieeexplore.ieee.org/abstract/document/1010640/


     Search term "Testing"+"Cyber-physical+system"+OR+"Industrial+control+system"+OR+"ICS"+OR+"SCADA"+OR+"Distributed+control+system"+OR+"DCS"
     Title Design of ICs applying built-in current testing
     Author ['W Maly', 'M Patyra']
     Venue IDDQ Testing of VLSI Circuits
     Year 1992
     Abstract Built-in Current (BIC) sensors have proven to be very useful in testing static CMOS ICs. In a number of experimental ICs BIC sensors were able to detect small abnormal I DDQ currents. This paper discusses the design of the circuit under test and Built-in Current (BIC) sensors
     Url https://link.springer.com/chapter/10.1007/978-1-4615-3146-3_11

