## Truth Table

| B   | A   | Z   |
| --- | --- | --- |
| 0   | 0   | 1   |
| 0   | 1   | 1   |
| 1   | 0   | 1   |
| 1   | 1   | 0   |

## Symbol
![[NAND Gate symbol.png]]
## transistor form
When it comes to NAND gate, it is the opposite of an [[AND]] gate (Inversion) or when you have the AND gate you have a series NMOS on top and a parallel PMOS at the bottom. For  a NAND it is the opposite you have a parallel PMOS on top and a series NMOS on bottom.
![[NAND Gate sim.png]]

![[NAND Gate sim timing diagram.png]]