Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jun 28 00:21:09 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              23 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------+-----------------------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal           |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------+-----------------------------------------+------------------+----------------+
| ~clk_i_IBUF_BUFG |                                   |                                         |                2 |              3 |
|  clk_i_IBUF_BUFG | spi_driver_intance/data_tx0_in[7] |                                         |                2 |              7 |
|  clk_i_IBUF_BUFG | spi_driver_intance/E[0]           |                                         |                2 |              8 |
|  clk_i_IBUF_BUFG | spi_driver_intance/ready          | spi_driver_intance/buffer_tx[7]_i_1_n_0 |                1 |              8 |
|  clk_i_IBUF_BUFG | spi_driver_intance/data_rx        |                                         |                2 |              8 |
|  clk_i_IBUF_BUFG |                                   |                                         |               12 |             41 |
+------------------+-----------------------------------+-----------------------------------------+------------------+----------------+


