<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SaTC: STARSS: Collaborative: IPTrust: A Comprehensive Framework for IP Integrity Validation</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>09/01/2015</AwardEffectiveDate>
<AwardExpirationDate>09/30/2020</AwardExpirationDate>
<AwardTotalIntnAmount>190969.00</AwardTotalIntnAmount>
<AwardAmount>198969</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CNS</Abbreviation>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sandip Kundu</SignBlockName>
<PO_EMAI/>
<PO_PHON/>
</ProgramOfficer>
<AbstractNarration>To reduce production cost while meeting time-to-market constraints, semiconductor companies usually design hardware systems with reusable hardware modules, popularly known as Intellectual Property (IP) blocks. Growing reliance on these hardware IPs, often gathered from untrusted third-party vendors, severely affects the security and trustworthiness of the final system. The hardware IPs acquired from external sources may come with deliberate malicious implants, undocumented interfaces working as hidden backdoor, or other integrity issues. Tampered hardware IPs can lead to security and privacy concerns (e.g., when used in handheld devices) as well as life-threatening consequences (e.g., when used in safety-critical systems). It is extremely difficult to verify the integrity and trustworthiness of hardware IPs due to incomplete functional specifications and lack of golden reference models. To address this critical need, in this project, we develop a comprehensive and scalable framework for IP trust analysis and verification. We evaluate IPs of diverse types and forms and develop threat models, taxonomy and instances of IP trust/integrity issues. We investigate an integrative IP trust validation framework that combines the complementary abilities of functional, structural and parametric verification. We employ both statistical as well as judicious directed tests to sensitize rarely triggered malicious changes and observe their effects. The unified validation framework is flexible to detect diverse tampering efforts, scalable to large designs, and eliminates the need for a golden model. A platform for IP trust validation, threat analysis, and trust metrics would provide enabling technology to future designers to implement secure and trusted systems for diverse applications.</AbstractNarration>
<MinAmdLetterDate>01/27/2016</MinAmdLetterDate>
<MaxAmdLetterDate>08/01/2019</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>1603483</AwardID>
<Investigator>
<FirstName>Swarup</FirstName>
<LastName>Bhunia</LastName>
<PI_MID_INIT>K</PI_MID_INIT>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Swarup K Bhunia</PI_FULL_NAME>
<EmailAddress>swarup@ece.ufl.edu</EmailAddress>
<PI_PHON>3523925989</PI_PHON>
<NSF_ID>000436434</NSF_ID>
<StartDate>01/27/2016</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Florida</Name>
<CityName>GAINESVILLE</CityName>
<ZipCode>326112002</ZipCode>
<PhoneNumber>3523923516</PhoneNumber>
<StreetAddress>1 UNIVERSITY OF FLORIDA</StreetAddress>
<StreetAddress2/>
<CountryName>United States</CountryName>
<StateName>Florida</StateName>
<StateCode>FL</StateCode>
<CONGRESSDISTRICT>03</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>FL03</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>969663814</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>UNIVERSITY OF FLORIDA</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>159621697</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[University of Florida]]></Name>
<CityName/>
<StateCode>FL</StateCode>
<ZipCode>326112002</ZipCode>
<StreetAddress/>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Florida</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>03</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>FL03</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>1714</Code>
<Text>Special Projects - CNS</Text>
</ProgramElement>
<ProgramElement>
<Code>8060</Code>
<Text>Secure &amp;Trustworthy Cyberspace</Text>
</ProgramElement>
<ProgramReference>
<Code>021Z</Code>
<Text>Industry Partnerships</Text>
</ProgramReference>
<ProgramReference>
<Code>025Z</Code>
<Text>SaTC: Secure and Trustworthy Cyberspace</Text>
</ProgramReference>
<ProgramReference>
<Code>7434</Code>
<Text>CNCI</Text>
</ProgramReference>
<ProgramReference>
<Code>8225</Code>
<Text>SaTC Special Projects</Text>
</ProgramReference>
<ProgramReference>
<Code>9178</Code>
<Text>UNDERGRADUATE EDUCATION</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<Appropriation>
<Code>0114</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0119</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2014~190969</FUND_OBLG>
<FUND_OBLG>2019~8000</FUND_OBLG>
<POR>
<DRECONTENT><![CDATA[<div class="porColContainerWBG"> <div class="porContentCol"><p>Primary goals of this NSF research project were to analyze the major hardware security issues related to third-party intellectual property blocks (3PIPs), which are increasingly used in modern system on chip (SoC) designs and then investigate an integrative approach to trust verification of these IP blocks. Modern SoC designs involve integration of a large number of IP blocks, many of which are acquired from untrusted third-party vendors. This project greatly enhances our understanding of the related threat space, trust metrics to quantify level of assurance, and effective solutions for trust verification or trusted system operation with untrusted IP blocks.</p> <p>The major intellectual contributions of the project are described next in detail.</p> <p>The need to secure hardware devices in the untrusted supply chain ecosystem has instigated a wide body of research. However, newer attacks are developed that are capable of bypassing the known methods, thus creating an arms race commonly observed in software security research. Detection of malicious circuits in broader categories of microelectronic components and emerging technologies provide an interesting avenue for future research. We have explored combination of design for test (DFT) and trust verification solutions could be explored to combat these new challenges.</p> <p>Quantifying the degree to which a device can be trusted is also challenging problem. We have developed a suite of trust metrics that quantify the presence of a specific vulnerability in the hardware or the coverage of a solution against a particular vulnerability. Logic testing based Trojan detection methods can benefit from trigger coverage and Trojan coverage metric to represent the ability of generated test patterns in triggering and detecting a large number of hard-to-activate Trojans. Hardware Trojans are likely to be formed utilizing the rarely switching nets of the design. Even when they are triggered, their malicious impact may not be observable at the output. Test vectors with high trigger coverage are expected to switch those nets to their rare values; thus, increasing the probability of triggering potential Trojans.</p> <p>We have developed novel countermeasures that apply to COTS-based manufacturing processes used in consumer, commercial and military products is an interesting avenue for exploration. Trust verification of COTS components using logic testing would require efficient test generation using only high-level specification of the suspect component. Application of side-channel analysis (SCA) based verification has been studied as well by leveraging self-referencing techniques that can utilize the side-channel signature of an untrusted component as a reference.</p> <p>An IP containing a security vulnerability&mdash;whether inadvertent or malicious&mdash;may compromise the trustworthiness of the entire SoC, e.g., by leaking sensitive information or causing execution failures at key points. Existing functional validation approaches, post-manufacturing tests, and IP trust verification techniques are inadequate to accomplish comprehensive system-level security assurance in the presence of untrusted IPs. In this work, we have also analyzed the security issues at the SoC level caused by untrusted IPs. We have developed a novel, resilient SoC security architecture to ensure trusted SoC operation with untrusted IPs. Our architecture realizes fine-grained IP-trust aware security policies in an efficient security policy checker that enables runtime monitoring of security issues arising from untrusted IPs. We have demonstrated the effectiveness of this framework for system protection using several illustrative practical use cases.&nbsp;</p> <p><strong>Outreach</strong></p> <p>We have pursued diverse outreach activities in this project. Besides publishing and presenting technical articles, organizing special sessions or tutorials in conferences, guest-editing special issues in journal, we have also developed the CAD for Assurance Website, supported by the Hardware Security Community: <a href="https://cadforassurance.org/">https://cadforassurance.org</a><a href="https://cadforassurance.org/">/</a></p> <p>The&nbsp;CAD for Trust and Assurance&nbsp;website is an academic dissemination effort by researchers in the field of hardware security. The goal is to assemble information on all CAD for trust/assurance activities in academia and industry in one place and share them with the broader community of researchers and practitioners in a timely manner, with an easy-to-search and easy-to-access interface. We&rsquo;ve included information on many major CAD tools the research community have developed over the past decade, including open-source license-free or ready-for-licensing tools, associated metrics, relevant publications and video-demos.</p> <p><strong>Future Directions:</strong></p> <p>The research findings and educational efforts undertaken in this project are expected to create pathways for many future explorations and development.</p> <p>(1) Exploration of new attack modalities and further enhancing the threat space for third-party IP blocks of various types, including analog and mixed-signal IP blocks, which this project &nbsp;</p> <p>(2)&nbsp;&nbsp; Future work on hardware IP protection will involve extension of the functional and machine learning based trust verification of large intellectual property blocks and SoCs and development of new metrics and evaluation on industrial designs.</p> <p>(3)&nbsp;&nbsp; Future work on hardware Trojan detection will involve application of advanced statistical analysis as well as machine learning techniques to improve the detection accuracy and the confidence level.</p><br> <p>            Last Modified: 02/03/2021<br>      Modified by: Swarup&nbsp;K&nbsp;Bhunia</p> </div> <div class="porSideCol"></div> </div>]]></DRECONTENT>
<POR_COPY_TXT><![CDATA[ Primary goals of this NSF research project were to analyze the major hardware security issues related to third-party intellectual property blocks (3PIPs), which are increasingly used in modern system on chip (SoC) designs and then investigate an integrative approach to trust verification of these IP blocks. Modern SoC designs involve integration of a large number of IP blocks, many of which are acquired from untrusted third-party vendors. This project greatly enhances our understanding of the related threat space, trust metrics to quantify level of assurance, and effective solutions for trust verification or trusted system operation with untrusted IP blocks.  The major intellectual contributions of the project are described next in detail.  The need to secure hardware devices in the untrusted supply chain ecosystem has instigated a wide body of research. However, newer attacks are developed that are capable of bypassing the known methods, thus creating an arms race commonly observed in software security research. Detection of malicious circuits in broader categories of microelectronic components and emerging technologies provide an interesting avenue for future research. We have explored combination of design for test (DFT) and trust verification solutions could be explored to combat these new challenges.  Quantifying the degree to which a device can be trusted is also challenging problem. We have developed a suite of trust metrics that quantify the presence of a specific vulnerability in the hardware or the coverage of a solution against a particular vulnerability. Logic testing based Trojan detection methods can benefit from trigger coverage and Trojan coverage metric to represent the ability of generated test patterns in triggering and detecting a large number of hard-to-activate Trojans. Hardware Trojans are likely to be formed utilizing the rarely switching nets of the design. Even when they are triggered, their malicious impact may not be observable at the output. Test vectors with high trigger coverage are expected to switch those nets to their rare values; thus, increasing the probability of triggering potential Trojans.  We have developed novel countermeasures that apply to COTS-based manufacturing processes used in consumer, commercial and military products is an interesting avenue for exploration. Trust verification of COTS components using logic testing would require efficient test generation using only high-level specification of the suspect component. Application of side-channel analysis (SCA) based verification has been studied as well by leveraging self-referencing techniques that can utilize the side-channel signature of an untrusted component as a reference.  An IP containing a security vulnerability&mdash;whether inadvertent or malicious&mdash;may compromise the trustworthiness of the entire SoC, e.g., by leaking sensitive information or causing execution failures at key points. Existing functional validation approaches, post-manufacturing tests, and IP trust verification techniques are inadequate to accomplish comprehensive system-level security assurance in the presence of untrusted IPs. In this work, we have also analyzed the security issues at the SoC level caused by untrusted IPs. We have developed a novel, resilient SoC security architecture to ensure trusted SoC operation with untrusted IPs. Our architecture realizes fine-grained IP-trust aware security policies in an efficient security policy checker that enables runtime monitoring of security issues arising from untrusted IPs. We have demonstrated the effectiveness of this framework for system protection using several illustrative practical use cases.   Outreach  We have pursued diverse outreach activities in this project. Besides publishing and presenting technical articles, organizing special sessions or tutorials in conferences, guest-editing special issues in journal, we have also developed the CAD for Assurance Website, supported by the Hardware Security Community: https://cadforassurance.org/  The CAD for Trust and Assurance website is an academic dissemination effort by researchers in the field of hardware security. The goal is to assemble information on all CAD for trust/assurance activities in academia and industry in one place and share them with the broader community of researchers and practitioners in a timely manner, with an easy-to-search and easy-to-access interface. Weâ€™ve included information on many major CAD tools the research community have developed over the past decade, including open-source license-free or ready-for-licensing tools, associated metrics, relevant publications and video-demos.  Future Directions:  The research findings and educational efforts undertaken in this project are expected to create pathways for many future explorations and development.  (1) Exploration of new attack modalities and further enhancing the threat space for third-party IP blocks of various types, including analog and mixed-signal IP blocks, which this project    (2)   Future work on hardware IP protection will involve extension of the functional and machine learning based trust verification of large intellectual property blocks and SoCs and development of new metrics and evaluation on industrial designs.  (3)   Future work on hardware Trojan detection will involve application of advanced statistical analysis as well as machine learning techniques to improve the detection accuracy and the confidence level.       Last Modified: 02/03/2021       Submitted by: Swarup K Bhunia]]></POR_COPY_TXT>
</POR>
</Award>
</rootTag>
