verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_zynq_ultra_ps_e_0_0/sim/TEST_00_Block_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_xbar_0/sim/TEST_00_Block_xbar_0.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/ip/fifo_generator_3/sim/fifo_generator_3.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/ip/fifo_generator_2/sim/fifo_generator_2.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/ip/fifo_generator_1/sim/fifo_generator_1.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/ip/fifo_generator_0/sim/fifo_generator_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ipshared/be80/new/AXI2FIFO.sv" \
"../../../bd/TEST_00_Block/ipshared/be80/new/GPO_Core.sv" \
"../../../bd/TEST_00_Block/ipshared/be80/new/RFDC_Controller.sv" \
"../../../bd/TEST_00_Block/ipshared/be80/new/RTO_Core.sv" \
"../../../bd/TEST_00_Block/ipshared/be80/new/DAC_Controller.sv" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/sim/TEST_00_Block_DAC_Controller_0_0.sv" \
"../../../bd/TEST_00_Block/ipshared/39db/AXI2COM.sv" \
"../../../bd/TEST_00_Block/ipshared/39db/Timestamp_Counter.sv" \
"../../../bd/TEST_00_Block/ipshared/39db/TimeController.sv" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_TimeController_0_0/sim/TEST_00_Block_TimeController_0_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/sim/TEST_00_Block.v" \

verilog xil_defaultlib "glbl.v"

nosort
