# compile vhdl design source files
vhdl xil_defaultlib  "../../../verilog_project.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd"

# Do not sort compile order
nosort
