;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	CMP -702, -10
	JMZ 20, <-12
	SUB #0, -33
	CMP 12, @10
	CMP -207, <-130
	CMP -207, <-130
	SLT 108, <-21
	CMP @121, 106
	CMP @121, 106
	SLT 108, <-1
	JMP 200, #90
	SUB <0, @2
	CMP <-127, 100
	SUB 82, @10
	SUB #72, <200
	SUB #72, <200
	SUB <-126, 100
	SUB #72, <200
	DJN 300, 90
	SUB #72, <200
	ADD #210, <-2
	SLT 20, @12
	SLT 20, @12
	JMN 410, <332
	SUB #72, @200
	JMN 410, <332
	SUB #72, <200
	SUB #72, <200
	ADD <-30, 9
	ADD <-30, 9
	SUB #72, <200
	CMP -606, <-130
	ADD <-30, 9
	SLT #270, <1
	ADD <-30, 9
	SUB #72, @200
	SUB #72, @200
	SLT 280, @10
	SUB #72, @200
	ADD #70, <1
	MOV -1, <-20
	ADD #70, <1
	SPL 0, <402
	MOV -1, <-20
	ADD #70, <1
