--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

Design file:              glib_gbt_example_design.ncd
Physical constraint file: glib_gbt_example_design.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X33Y52.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.257ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.222ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X40Y54.A2      net (fanout=1)        0.594   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X40Y54.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X34Y51.A1      net (fanout=2)        1.005   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y51.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X33Y52.B1      net (fanout=1)        0.592   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X33Y52.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X33Y52.A4      net (fanout=1)        0.399   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X33Y52.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (0.632ns logic, 2.590ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X41Y54.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.221ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X40Y54.A2      net (fanout=1)        0.594   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X40Y54.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X41Y54.AX      net (fanout=2)        0.135   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X41Y54.CLK     Tdick                 0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.457ns logic, 0.729ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X40Y54.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.014ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X40Y54.A2      net (fanout=1)        0.594   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X40Y54.CLK     Tas                   0.030   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.385ns logic, 0.594ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X40Y54.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.230ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X40Y54.A2      net (fanout=1)        0.211   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X40Y54.CLK     Tah         (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (0.019ns logic, 0.211ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X41Y54.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.320ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X40Y54.A2      net (fanout=1)        0.211   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X40Y54.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X41Y54.AX      net (fanout=2)        0.056   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X41Y54.CLK     Tckdi       (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.053ns logic, 0.267ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X33Y52.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.168ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.168ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X40Y54.A2      net (fanout=1)        0.211   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X40Y54.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X34Y51.A1      net (fanout=2)        0.465   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y51.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X33Y52.B1      net (fanout=1)        0.210   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X33Y52.B       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X33Y52.A4      net (fanout=1)        0.140   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X33Y52.CLK     Tah         (-Th)     0.055   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.142ns logic, 1.026ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y54.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.579ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.154ns (Levels of Logic = 0)
  Clock Path Skew:      -2.823ns (1.569 - 4.392)
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y58.AQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X43Y54.SR      net (fanout=9)        0.520   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X43Y54.CLK     Trck                  0.297   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.634ns logic, 0.520ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y54.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.503ns (data path)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.503ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y77.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X59Y77.D2      net (fanout=1)        0.478   usr/icon/U0/U_ICON/iSYNC
    SLICE_X59Y77.D       Tilo                  0.068   usr/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X45Y55.A5      net (fanout=24)       2.200   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X45Y55.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X43Y54.CLK     net (fanout=5)        0.352   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (0.473ns logic, 3.030ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.091ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.091ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X63Y60.A4      net (fanout=2)        0.538   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X63Y60.AMUX    Tilo                  0.186   usr/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X45Y55.A1      net (fanout=20)       1.610   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X45Y55.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X43Y54.CLK     net (fanout=5)        0.352   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.591ns logic, 2.500ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.037ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.037ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X63Y60.A2      net (fanout=3)        0.476   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X63Y60.AMUX    Tilo                  0.194   usr/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X45Y55.A1      net (fanout=20)       1.610   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X45Y55.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X43Y54.CLK     net (fanout=5)        0.352   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.599ns logic, 2.438ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y54.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.915ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      -0.536ns (1.729 - 2.265)
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y58.AQ      Tcko                  0.098   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X43Y54.SR      net (fanout=9)        0.206   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X43Y54.CLK     Tremck      (-Th)    -0.075   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.173ns logic, 0.206ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y92.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y92.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" 
TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.398ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_20 (SLICE_X35Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_20 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.911 - 0.942)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y92.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X27Y92.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X35Y110.SR     net (fanout=5)        1.983   system/rst/rst_from_orGate
    SLICE_X35Y110.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (2.063ns logic, 2.269ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_21 (SLICE_X35Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.911 - 0.942)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y92.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X27Y92.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X35Y110.SR     net (fanout=5)        1.983   system/rst/rst_from_orGate
    SLICE_X35Y110.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (2.063ns logic, 2.269ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_22 (SLICE_X35Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.911 - 0.942)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y92.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X27Y92.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X35Y110.SR     net (fanout=5)        1.983   system/rst/rst_from_orGate
    SLICE_X35Y110.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_22
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (2.063ns logic, 2.269ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_10 (SLICE_X35Y106.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_10 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_10 to system/rst/dlyRstCtrl.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y106.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_10
    SLICE_X35Y106.C5     net (fanout=4)        0.070   system/rst/dlyRstCtrl.timer_10
    SLICE_X35Y106.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT21
                                                       system/rst/dlyRstCtrl.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_7 (SLICE_X35Y105.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_7 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_7 to system/rst/dlyRstCtrl.timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y105.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/dlyRstCtrl.timer_7
    SLICE_X35Y105.C5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_7
    SLICE_X35Y105.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT251
                                                       system/rst/dlyRstCtrl.timer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_17 (SLICE_X35Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_17 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_17 to system/rst/dlyRstCtrl.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_17
    SLICE_X35Y109.C5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_17
    SLICE_X35Y109.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT91
                                                       system/rst/dlyRstCtrl.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y92.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y92.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" 
TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51 paths analyzed, 46 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.836ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.156ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (1.608 - 1.709)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y52.AQ      Tcko                  0.337   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X55Y47.CX      net (fanout=1)        1.785   usr/sync_from_vio<12>
    SLICE_X55Y47.CLK     Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.371ns logic, 1.785ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y1.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/txpll/mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      2.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (1.536 - 1.515)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y47.AMUX    Tshcko                0.422   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y1.PSEN   net (fanout=2)        0.712   usr/txpll/phaseShift_to_pll
    MMCM_ADV_X0Y1.PSCLK  Tmmcmdck_PSEN         1.040   usr/txpll/mmcm_inst/pll/mmcm_adv_inst
                                                       usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (1.462ns logic, 0.712ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X55Y47.B6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.944 - 1.003)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    SLICE_X52Y47.A2      net (fanout=2)        0.477   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<1>
    SLICE_X52Y47.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y48.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y48.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X55Y47.B6      net (fanout=1)        0.241   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X55Y47.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (1.073ns logic, 0.718ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.944 - 1.003)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X52Y47.A3      net (fanout=2)        0.355   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X52Y47.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y48.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y48.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X55Y47.B6      net (fanout=1)        0.241   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X55Y47.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (1.073ns logic, 0.596ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.944 - 1.003)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X52Y47.A3      net (fanout=2)        0.355   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X52Y47.COUT    Topcya                0.369   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y48.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y48.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X55Y47.B6      net (fanout=1)        0.241   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X55Y47.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (1.033ns logic, 0.596ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X55Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y47.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X55Y47.A5      net (fanout=3)        0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X55Y47.CLK     Tah         (-Th)     0.082   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.016ns logic, 0.070ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X55Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y47.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X55Y47.A5      net (fanout=3)        0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X55Y47.CLK     Tah         (-Th)     0.055   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0 (SLICE_X53Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0 to usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0
    SLICE_X53Y47.A5      net (fanout=1)        0.062   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<0>
    SLICE_X53Y47.CLK     Tah         (-Th)     0.017   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut<0>
                                                       usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" 
TS_XPOINT1_CLK3_P         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y36.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X4Y36.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y35.CLKARDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" 
TS_XPOINT1_CLK3_P         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" TS_XPOINT1_CLK3_P
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X43Y57.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X43Y57.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" 
TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txData_from_dtcfetop<3>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_50/CK
  Location pin: SLICE_X81Y82.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txData_from_dtcfetop<3>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_50/CK
  Location pin: SLICE_X81Y82.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout1_0"         TS_XPOINT1_CLK3_N / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5320 paths analyzed, 3460 endpoints analyzed, 41 failing endpoints
 41 timing errors detected. (41 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.004ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_16 (SLICE_X77Y88.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.737ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (0.859 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y35.DOADO0  Trcko_DOA             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X77Y87.B1      net (fanout=1)        0.920   usr/dtc_top/dtc/dout_buff_0<0>
    SLICE_X77Y87.BMUX    Tilo                  0.197   usr/dtc_top/dtc/EPORT_OUT<31>
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X77Y88.AX      net (fanout=8)        0.513   usr/dtc_top/dtc/cic_out<0>
    SLICE_X77Y88.CLK     Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<16>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (2.304ns logic, 1.433ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.583ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (0.859 - 1.040)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y36.DO0     Trcko_DOA             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X77Y87.B5      net (fanout=1)        0.767   usr/dtc_top/dtc/dout_buff_1<0>
    SLICE_X77Y87.BMUX    Tilo                  0.196   usr/dtc_top/dtc/EPORT_OUT<31>
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X77Y88.AX      net (fanout=8)        0.513   usr/dtc_top/dtc/cic_out<0>
    SLICE_X77Y88.CLK     Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<16>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (2.303ns logic, 1.280ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.072ns (0.859 - 0.931)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y90.AQ      Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X77Y87.B2      net (fanout=18)       0.901   usr/dtc_top/dtc/cycle
    SLICE_X77Y87.BMUX    Tilo                  0.197   usr/dtc_top/dtc/EPORT_OUT<31>
                                                       usr/dtc_top/dtc/Mmux_cic_out11
    SLICE_X77Y88.AX      net (fanout=8)        0.513   usr/dtc_top/dtc/cic_out<0>
    SLICE_X77Y88.CLK     Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<16>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_16
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.568ns logic, 1.414ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_18 (SLICE_X79Y88.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.857 - 1.040)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y36.DO16    Trcko_DOB             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X76Y87.D3      net (fanout=1)        0.926   usr/dtc_top/dtc/dout_buff_1<2>
    SLICE_X76Y87.DMUX    Tilo                  0.190   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X79Y88.DX      net (fanout=8)        0.497   usr/dtc_top/dtc/cic_out<2>
    SLICE_X79Y88.CLK     Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<18>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (2.297ns logic, 1.423ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.189ns (0.857 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y35.DOBDO0  Trcko_DOB             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X76Y87.D2      net (fanout=1)        0.827   usr/dtc_top/dtc/dout_buff_0<2>
    SLICE_X76Y87.DMUX    Tilo                  0.196   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X79Y88.DX      net (fanout=8)        0.497   usr/dtc_top/dtc/cic_out<2>
    SLICE_X79Y88.CLK     Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<18>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (2.303ns logic, 1.324ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.105ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.857 - 0.931)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y90.AQ      Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X76Y87.D1      net (fanout=18)       1.041   usr/dtc_top/dtc/cycle
    SLICE_X76Y87.DMUX    Tilo                  0.196   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X79Y88.DX      net (fanout=8)        0.497   usr/dtc_top/dtc/cic_out<2>
    SLICE_X79Y88.CLK     Tdick                 0.034   usr/dtc_top/dtc/EPORT_OUT<18>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.567ns logic, 1.538ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_2 (SLICE_X78Y89.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (0.856 - 1.040)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y36.DO16    Trcko_DOB             2.073   usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X76Y87.D3      net (fanout=1)        0.926   usr/dtc_top/dtc/dout_buff_1<2>
    SLICE_X76Y87.DMUX    Tilo                  0.190   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X78Y89.AX      net (fanout=8)        0.503   usr/dtc_top/dtc/cic_out<2>
    SLICE_X78Y89.CLK     Tdick                 0.015   usr/dtc_top/dtc/EPORT_OUT<3>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (2.278ns logic, 1.429ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (0.856 - 1.046)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc_top/dtc/eports_trig/eport_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y35.DOBDO0  Trcko_DOB             2.073   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X76Y87.D2      net (fanout=1)        0.827   usr/dtc_top/dtc/dout_buff_0<2>
    SLICE_X76Y87.DMUX    Tilo                  0.196   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X78Y89.AX      net (fanout=8)        0.503   usr/dtc_top/dtc/cic_out<2>
    SLICE_X78Y89.CLK     Tdick                 0.015   usr/dtc_top/dtc/EPORT_OUT<3>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (2.284ns logic, 1.330ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/eports_trig/eport_out_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.092ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (0.856 - 0.931)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/eports_trig/eport_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y90.AQ      Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X76Y87.D1      net (fanout=18)       1.041   usr/dtc_top/dtc/cycle
    SLICE_X76Y87.DMUX    Tilo                  0.196   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/Mmux_cic_out31
    SLICE_X78Y89.AX      net (fanout=8)        0.503   usr/dtc_top/dtc/cic_out<2>
    SLICE_X78Y89.CLK     Tdick                 0.015   usr/dtc_top/dtc/EPORT_OUT<3>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_2
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (0.548ns logic, 1.544ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X73Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_TQ1.G_TW[1].U_TQ (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.722 - 0.617)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_TQ1.G_TW[1].U_TQ to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y41.BQ      Tcko                  0.098   usr/txrxIla/U0/iTRIG_IN<87>
                                                       usr/txrxIla/U0/I_TQ1.G_TW[1].U_TQ
    SLICE_X73Y39.BX      net (fanout=2)        0.101   usr/txrxIla/U0/iTRIG_IN<85>
    SLICE_X73Y39.CLK     Tckdi       (-Th)     0.076   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X5Y9.DIBDI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.543 - 0.388)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y49.CQ        Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<83>
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF
    RAMB36_X5Y9.DIBDI12    net (fanout=1)        0.257   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<84>
    RAMB36_X5Y9.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.174ns (-0.083ns logic, 0.257ns route)
                                                         (-47.7% logic, 147.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X5Y9.DIBDI19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[326].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.543 - 0.389)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[326].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y46.CQ        Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<325>
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[326].I_SRLT_NE_0.FF
    RAMB36_X5Y9.DIBDI19    net (fanout=1)        0.256   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<326>
    RAMB36_X5Y9.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.173ns (-0.083ns logic, 0.256ns route)
                                                         (-48.0% logic, 148.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y36.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X4Y36.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y35.CLKARDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout0_0"         TS_XPOINT1_CLK3_N HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP "usr_clkDiv_clkout0_0"
        TS_XPOINT1_CLK3_N HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X43Y57.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X43Y57.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout2_0"         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.928ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_63 (SLICE_X82Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_19 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_63 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.071ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (2.919 - 3.111)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_19 to usr/dtc_top/dtc/DTC_FE_OUT_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y85.DQ      Tcko                  0.381   usr/dtc_top/dtc/EPORT_OUT<19>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_19
    SLICE_X82Y84.BX      net (fanout=1)        1.675   usr/dtc_top/dtc/EPORT_OUT<19>
    SLICE_X82Y84.CLK     Tdick                 0.015   usr/txData_from_dtcfetop<25>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_63
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.396ns logic, 1.675ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_52 (SLICE_X81Y82.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_24 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_52 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.980ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (2.914 - 3.109)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_24 to usr/dtc_top/dtc/DTC_FE_OUT_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y88.BQ      Tcko                  0.381   usr/dtc_top/dtc/EPORT_OUT<26>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_24
    SLICE_X81Y82.C5      net (fanout=1)        1.554   usr/dtc_top/dtc/EPORT_OUT<24>
    SLICE_X81Y82.CLK     Tas                   0.045   usr/txData_from_dtcfetop<3>
                                                       usr/dtc_top/dtc/EPORT_OUT<24>_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_52
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.426ns logic, 1.554ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_45 (SLICE_X81Y83.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_1 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_45 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (2.914 - 3.108)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_1 to usr/dtc_top/dtc/DTC_FE_OUT_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y89.BQ      Tcko                  0.381   usr/dtc_top/dtc/EPORT_OUT<3>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_1
    SLICE_X81Y83.D2      net (fanout=1)        1.481   usr/dtc_top/dtc/EPORT_OUT<1>
    SLICE_X81Y83.CLK     Tas                   0.042   usr/txData_from_dtcfetop<29>
                                                       usr/dtc_top/dtc/EPORT_OUT<1>_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_45
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.423ns logic, 1.481ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_40 (SLICE_X81Y82.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_4 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (1.397 - 1.313)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_4 to usr/dtc_top/dtc/DTC_FE_OUT_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y87.AQ      Tcko                  0.115   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_4
    SLICE_X81Y82.AX      net (fanout=1)        0.410   usr/dtc_top/dtc/EPORT_OUT<4>
    SLICE_X81Y82.CLK     Tckdi       (-Th)     0.076   usr/txData_from_dtcfetop<3>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_40
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.039ns logic, 0.410ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_62 (SLICE_X82Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_18 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.398 - 1.311)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_18 to usr/dtc_top/dtc/DTC_FE_OUT_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y88.DQ      Tcko                  0.098   usr/dtc_top/dtc/EPORT_OUT<18>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_18
    SLICE_X82Y84.AX      net (fanout=1)        0.459   usr/dtc_top/dtc/EPORT_OUT<18>
    SLICE_X82Y84.CLK     Tckdi       (-Th)     0.089   usr/txData_from_dtcfetop<25>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_62
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.009ns logic, 0.459ns route)
                                                       (1.9% logic, 98.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_42 (SLICE_X81Y82.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_6 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (1.397 - 1.313)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_6 to usr/dtc_top/dtc/DTC_FE_OUT_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y87.CQ      Tcko                  0.115   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_6
    SLICE_X81Y82.CX      net (fanout=1)        0.457   usr/dtc_top/dtc/EPORT_OUT<6>
    SLICE_X81Y82.CLK     Tckdi       (-Th)     0.076   usr/txData_from_dtcfetop<3>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_42
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.039ns logic, 0.457ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txData_from_dtcfetop<3>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_50/CK
  Location pin: SLICE_X81Y82.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txData_from_dtcfetop<3>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_50/CK
  Location pin: SLICE_X81Y82.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txbram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/txbram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y10.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Logical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: usr/txpll/mmcm_inst/pll/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4999 paths analyzed, 827 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.823ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm (SLICE_X65Y54.B5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10 (FF)
  Destination:          usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (1.402 - 1.513)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10 to usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10
    SLICE_X43Y78.B1      net (fanout=2)        0.715   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.D3      net (fanout=2)        0.333   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.D       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X45Y75.C5      net (fanout=1)        0.299   usr/dtc_top/gbtBankRst/N01
    SLICE_X45Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X65Y54.B5      net (fanout=29)       1.875   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X65Y54.CLK     Tas                   0.070   usr/dtc_top/gbtBankRst/manual_reset_rx_r2
                                                       usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (0.679ns logic, 3.928ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26 (FF)
  Destination:          usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (1.511 - 1.506)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26 to usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26
    SLICE_X43Y78.B2      net (fanout=2)        0.604   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.D3      net (fanout=2)        0.333   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.D       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X45Y75.C5      net (fanout=1)        0.299   usr/dtc_top/gbtBankRst/N01
    SLICE_X45Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X65Y54.B5      net (fanout=29)       1.875   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X65Y54.CLK     Tas                   0.070   usr/dtc_top/gbtBankRst/manual_reset_rx_r2
                                                       usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.679ns logic, 3.817ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15 (FF)
  Destination:          usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (1.402 - 1.514)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15 to usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.AQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<18>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15
    SLICE_X43Y78.B3      net (fanout=2)        0.455   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<15>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.D3      net (fanout=2)        0.333   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.D       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X45Y75.C5      net (fanout=1)        0.299   usr/dtc_top/gbtBankRst/N01
    SLICE_X45Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X65Y54.B5      net (fanout=29)       1.875   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X65Y54.CLK     Tas                   0.070   usr/dtc_top/gbtBankRst/manual_reset_rx_r2
                                                       usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (0.679ns logic, 3.668ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm (SLICE_X65Y54.A4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10 (FF)
  Destination:          usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (1.402 - 1.513)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10 to usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10
    SLICE_X43Y78.B1      net (fanout=2)        0.715   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.B3      net (fanout=2)        0.461   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X47Y75.A6      net (fanout=1)        0.246   usr/dtc_top/gbtBankRst/N2
    SLICE_X47Y75.A       Tilo                  0.068   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X65Y54.A4      net (fanout=30)       1.772   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X65Y54.CLK     Tas                   0.074   usr/dtc_top/gbtBankRst/manual_reset_rx_r2
                                                       usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (0.683ns logic, 3.900ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26 (FF)
  Destination:          usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.472ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (1.511 - 1.506)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26 to usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26
    SLICE_X43Y78.B2      net (fanout=2)        0.604   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.B3      net (fanout=2)        0.461   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X47Y75.A6      net (fanout=1)        0.246   usr/dtc_top/gbtBankRst/N2
    SLICE_X47Y75.A       Tilo                  0.068   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X65Y54.A4      net (fanout=30)       1.772   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X65Y54.CLK     Tas                   0.074   usr/dtc_top/gbtBankRst/manual_reset_rx_r2
                                                       usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (0.683ns logic, 3.789ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15 (FF)
  Destination:          usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (1.402 - 1.514)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15 to usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.AQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<18>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15
    SLICE_X43Y78.B3      net (fanout=2)        0.455   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<15>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.B3      net (fanout=2)        0.461   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X47Y75.A6      net (fanout=1)        0.246   usr/dtc_top/gbtBankRst/N2
    SLICE_X47Y75.A       Tilo                  0.068   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X65Y54.A4      net (fanout=30)       1.772   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X65Y54.CLK     Tas                   0.074   usr/dtc_top/gbtBankRst/manual_reset_rx_r2
                                                       usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (0.683ns logic, 3.640ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 (SLICE_X43Y80.C2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10 (FF)
  Destination:          usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 5)
  Clock Path Skew:      -0.212ns (1.416 - 1.628)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10 to usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.DQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_10
    SLICE_X43Y78.B1      net (fanout=2)        0.715   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<10>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.B3      net (fanout=2)        0.461   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X47Y75.A6      net (fanout=1)        0.246   usr/dtc_top/gbtBankRst/N2
    SLICE_X47Y75.A       Tilo                  0.068   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X43Y80.C2      net (fanout=30)       1.142   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X43Y80.CLK     Tas                   0.073   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/Mmux__n0243181
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.682ns logic, 3.270ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15 (FF)
  Destination:          usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 5)
  Clock Path Skew:      -0.213ns (1.416 - 1.629)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15 to usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.AQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<18>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_15
    SLICE_X43Y78.B3      net (fanout=2)        0.455   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<15>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.B3      net (fanout=2)        0.461   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X47Y75.A6      net (fanout=1)        0.246   usr/dtc_top/gbtBankRst/N2
    SLICE_X47Y75.A       Tilo                  0.068   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X43Y80.C2      net (fanout=30)       1.142   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X43Y80.CLK     Tas                   0.073   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/Mmux__n0243181
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (0.682ns logic, 3.010ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_16 (FF)
  Destination:          usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.213ns (1.416 - 1.629)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_16 to usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<18>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_16
    SLICE_X43Y78.B4      net (fanout=2)        0.396   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<16>
    SLICE_X43Y78.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C2      net (fanout=1)        0.706   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X43Y75.C       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X43Y75.B3      net (fanout=2)        0.461   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X43Y75.B       Tilo                  0.068   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_state_FSM_FFd3
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X47Y75.A6      net (fanout=1)        0.246   usr/dtc_top/gbtBankRst/N2
    SLICE_X47Y75.A       Tilo                  0.068   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X43Y80.C2      net (fanout=30)       1.142   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X43Y80.CLK     Tas                   0.073   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/Mmux__n0243181
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.682ns logic, 2.951ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_6 (SLICE_X95Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_8 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_8 to usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y56.CQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<9>
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_8
    SLICE_X95Y56.C5      net (fanout=11)       0.066   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<8>
    SLICE_X95Y56.CLK     Tah         (-Th)     0.082   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<9>
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/TX_DATA_I[6]_feedbackRegister[8]_XOR_154_o1
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_6
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_7 (SLICE_X96Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_9 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_9 to usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.115   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<33>
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_9
    SLICE_X96Y55.C5      net (fanout=10)       0.072   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<30>
    SLICE_X96Y55.CLK     Tah         (-Th)     0.101   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<33>
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/TX_DATA_I[7]_feedbackRegister[9]_XOR_156_o1
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_7
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_16 (SLICE_X97Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_18 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_18 to usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y53.CQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<61>
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_18
    SLICE_X97Y53.C5      net (fanout=11)       0.071   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<60>
    SLICE_X97Y53.CLK     Tah         (-Th)     0.082   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<61>
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/TX_DATA_I[16]_feedbackRegister[18]_XOR_174_o1
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_16
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txbram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/txbram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y10.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Logical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: usr/txpll/mmcm_inst/pll/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_XPOINT1_CLK1_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK1_P              |     25.000ns|      1.700ns|      4.398ns|            0|            0|            0|         2334|
| TS_XPOINT1_CLK1_N             |     25.000ns|      4.398ns|          N/A|            0|            0|         2334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK3_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK3_P              |     25.000ns|     10.000ns|     32.032ns|            0|           41|            0|         5352|
| TS_XPOINT1_CLK3_N             |     25.000ns|     10.000ns|     32.032ns|            0|           41|            0|         5352|
|  TS_usr_clkDiv_clkout1_0      |      3.125ns|      4.004ns|          N/A|           41|            0|         5320|            0|
|  TS_usr_clkDiv_clkout0_0      |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clkDiv_clkout2_0      |     25.000ns|     19.928ns|          N/A|            0|            0|           32|            0|
| TS_usr_clkDiv_clkout1         |      3.125ns|      2.500ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout0         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout2         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      2.800ns|      2.836ns|            0|            0|            0|         5050|
| TS_cdce_out0_n                |      4.167ns|      2.836ns|      0.804ns|            0|            0|           51|         4999|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|      4.823ns|          N/A|            0|            0|         4999|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CDCE_OUT0_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    4.823|         |         |         |
CDCE_OUT0_P    |    4.823|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDCE_OUT0_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    4.823|         |         |         |
CDCE_OUT0_P    |    4.823|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.398|         |         |         |
XPOINT1_CLK1_P |    4.398|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.398|         |         |         |
XPOINT1_CLK1_P |    4.398|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    4.004|         |         |         |
XPOINT1_CLK3_P |    4.004|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    4.004|         |         |         |
XPOINT1_CLK3_P |    4.004|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 41  Score: 21124  (Setup/Max: 21124, Hold: 0)

Constraints cover 12751 paths, 0 nets, and 6280 connections

Design statistics:
   Minimum period:  19.928ns{1}   (Maximum frequency:  50.181MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 24 08:03:07 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 614 MB



