
module uart_fifo  #(parameter 
       TX_RAM_ADDRESS_BITS = 10,
       RX_RAM_ADDRESS_BITS = 10)
  (input  reset,
   input  sys_clk,
   input  tx_wren,
   input  [7:0] tx_data,
   input  tx_accept,
   input  [7:0] rx_data,
   input  rx_data_ready,
   input  rx_accept,
   output reg tx_out_wren,
   output tx_fifo_full,
   output reg tx_fifo_ram_wren,
   output reg [7:0] tx_data_out,
   output reg [(0-1)+TX_RAM_ADDRESS_BITS:0] tx_fifo_ram_read_address,
   output reg [(0-1)+TX_RAM_ADDRESS_BITS:0] tx_fifo_ram_write_address,
   output reg [7:0] rx_data_out,
   output reg [RX_RAM_ADDRESS_BITS-1:0] rx_fifo_ram_read_address,
   output reg [RX_RAM_ADDRESS_BITS-1:0] rx_fifo_ram_write_address,
   output rx_fifo_full,
   output reg rx_fifo_ram_wren,
   output reg rx_data_out_ready);

  localparam  FIFO_TX_SIZE = 1<<TX_RAM_ADDRESS_BITS;
  localparam  FIFO_RX_SIZE = 1<<<RX_RAM_ADDRESS_BITS;
  reg  [TX_RAM_ADDRESS_BITS:0] tx_count;

  assign tx_fifo_full = tx_count == FIFO_TX_SIZE;
  reg  [RX_RAM_ADDRESS_BITS:0] rx_count;

  assign rx_fifo_full = rx_count == FIFO_RX_SIZE;
  localparam 
       TX_IDLE      = 2'd0,
       TX_WAIT_MEM  = 2'd1,
       TX_WAIT_UART = 2'd2;

  reg  [1:0] tx_state;

  wire  write_tx_ram = ~tx_fifo_full && tx_wren;

  reg  rx_data_ready_wait;

  wire 
       write_rx_ram = ~rx_data_ready_wait && ~rx_fifo_full && rx_data_ready;

  localparam 
       RX_IDLE        = 2'd0,
       RX_WAIT_MEM1   = 2'd1,
       RX_WAIT_MEM2   = 2'd2,
       RX_WAIT_ACCEPT = 2'd3;

  reg  [1:0] rx_state;

  
  always @(posedge sys_clk or posedge reset)
      begin
        if (reset) 
          begin
            tx_fifo_ram_read_address <= {TX_RAM_ADDRESS_BITS{1'b0}};
            tx_count <= 'b0;
            tx_fifo_ram_write_address <= {TX_RAM_ADDRESS_BITS{1'b0}};
            tx_fifo_ram_wren <= 'b0;
            tx_data_out <= 8'b0;
            tx_out_wren <= 'b0;
            tx_state <= TX_IDLE;
          end
        else 
          begin
            tx_fifo_ram_wren <= write_tx_ram;
            if (write_tx_ram) tx_data_out <= tx_data;
              
            tx_fifo_ram_write_address <= (tx_fifo_ram_wren ? 1 : 0)+tx_fifo_ram_write_address;
            tx_count <= ((write_tx_ram ? 1 : 0)+tx_count)+(((tx_state == TX_WAIT_UART) && tx_accept) ? -1 : 0);
            case (tx_state)

              TX_IDLE: begin
                    if (|tx_count && ~tx_accept) 
                      begin
                        tx_state <= TX_WAIT_MEM;
                      end
                      
                  end

              TX_WAIT_MEM: begin
                    tx_out_wren <= 1'b1;
                    tx_state <= TX_WAIT_UART;
                  end

              TX_WAIT_UART: begin
                    if (tx_accept) 
                      begin
                        tx_out_wren <= 1'b0;
                        tx_fifo_ram_read_address <= 1'b1+tx_fifo_ram_read_address;
                        tx_state <= TX_IDLE;
                      end
                      
                  end

              default: begin
                    tx_out_wren <= 1'b0;
                    tx_state <= TX_IDLE;
                  end

            endcase

          end
      end
  
  always @(posedge sys_clk or posedge reset)
      begin
        if (reset) 
          begin
            rx_fifo_ram_read_address <= {RX_RAM_ADDRESS_BITS{1'b0}};
            rx_fifo_ram_write_address <= {RX_RAM_ADDRESS_BITS{1'b0}};
            rx_count <= 'b0;
            rx_fifo_ram_wren <= 'b0;
            rx_data_out <= 8'b0;
            rx_data_out_ready <= 1'b0;
            rx_data_ready_wait <= 1'b0;
            rx_state <= RX_IDLE;
          end
        else 
          begin
            rx_fifo_ram_wren <= write_rx_ram;
            if (write_rx_ram) 
              begin
                rx_data_out <= rx_data;
                rx_data_ready_wait <= 1'b1;
              end
            else if (rx_data_ready_wait && ~rx_data_ready) 
              begin
                rx_data_ready_wait <= 1'b0;
              end
              
            rx_fifo_ram_write_address <= (rx_fifo_ram_wren ? 1 : 0)+rx_fifo_ram_write_address;
            rx_count <= (((rx_accept && (rx_state == RX_WAIT_ACCEPT)) ? -1 : 0)+(write_rx_ram ? 1 : 0))+rx_count;
            case (rx_state)

              RX_IDLE: begin
                    if (|rx_count && ~rx_accept) 
                      begin
                        rx_state <= RX_WAIT_MEM1;
                      end
                      
                  end

              RX_WAIT_MEM1: begin
                    rx_state <= RX_WAIT_MEM2;
                  end

              RX_WAIT_MEM2: begin
                    rx_data_out_ready <= 1'b1;
                    rx_state <= RX_WAIT_ACCEPT;
                  end

              RX_WAIT_ACCEPT: begin
                    if (rx_accept) 
                      begin
                        rx_data_out_ready <= 1'b0;
                        rx_fifo_ram_read_address <= rx_fifo_ram_read_address+1'b1;
                        rx_state <= RX_IDLE;
                      end
                      
                  end

              default: begin
                    rx_data_out_ready <= 1'b0;
                    rx_state <= RX_IDLE;
                  end

            endcase

          end
      end
endmodule

