<!DOCTYPE html><html lang="en-us" >


<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  
  
  
    <meta name="generator" content="Wowchemy 5.6.0 for Hugo" />
  

  
  












  
  










  







  
  
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  

  
  
  
    
      
      <link rel="preload" as="style" href="https://fonts.googleapis.com/css2?family=Montserrat:wght@400;700&family=Roboto+Mono&family=Roboto:wght@400;700&display=swap">
      <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Montserrat:wght@400;700&family=Roboto+Mono&family=Roboto:wght@400;700&display=swap" media="print" onload="this.media='all'">
    
  

  
  
  
  
  
    
    
    
  
  

  <meta name="author" content="Fabia Farlin Athena" />

  
  
  
    
  
  <meta name="description" content="We demonstrate a gate dielectric engineering approach leveraging an ultrathin, atomic layer deposited (ALD) silicon oxide interfacial layer (SiL) between the amorphous oxide semiconductor (AOS) channel and the high-k gate dielectric. SiL positively shifts the threshold voltage (V&lt;sub&gt;T&lt;/sub&gt;) of AOS transistors, providing at least four distinct V&lt;sub&gt;T&lt;/sub&gt; levels with a maximum increase of 500 mV. It achieves stable V&lt;sub&gt;T&lt;/sub&gt; control without significantly degrading critical device parameters such as mobility and on-state current, all while keeping the process temperature below 225 °C and requiring no additional heat treatment to activate the dipole. Positive-bias temperature instability tests at 85 °C indicate a significant reduction in negative V&lt;sub&gt;T&lt;/sub&gt; shifts for SiL-integrated devices, highlighting enhanced reliability. Incorporating this SiL gate stack into two-transistor gain-cell (GC) memory maintains a more stable storage node voltage (V&lt;sub&gt;SN&lt;/sub&gt;)—reducing V&lt;sub&gt;SN&lt;/sub&gt; drop by 67%—by limiting unwanted charge losses. SiL-engineered GCs also reach retention times up to 10,000 s at room temperature and reduce standby leakage current by three orders of magnitude relative to the baseline device, substantially lowering refresh energy consumption." />

  
  <link rel="alternate" hreflang="en-us" href="https://ffathena.github.io/publication/si_dipole/" />

  
  
  
    <meta name="theme-color" content="#1565c0" />
  

  
  

  

  <link rel="stylesheet" href="/css/vendor-bundle.min.c7b8d9abd591ba2253ea42747e3ac3f5.css" media="print" onload="this.media='all'">

  
  
  
    
    
      <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/academicons@1.9.1/css/academicons.min.css" integrity="sha512-W0xM4mr6dEP9nREo7Z9z+9X70wytKvMGeDsj7ps2+xg5QPrEBXC8tAW1IFnzjR6eoJ90JmCnFzerQJTLzIEHjA==" crossorigin="anonymous" media="print" onload="this.media='all'">
    

    
    
    
    
      
      
    
    
    

    
    
    

    

    
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
      
      

      
      
        
      

      
    
      
      

      
      

      
    
      
      

      
      

      
    
  

  
  
  
  
  
  
  <link rel="stylesheet" href="/css/wowchemy.c40cee9c298ee90336f4db62e97f82d5.css" />

  
  
  
  
  
  
  
    
    
    <link rel="stylesheet" href="/css/libs/chroma/github-light.min.css" title="hl-light" media="print" onload="this.media='all'" >
    <link rel="stylesheet" href="/css/libs/chroma/dracula.min.css" title="hl-dark" media="print" onload="this.media='all'" disabled>
  

  
  




<script async src="https://www.googletagmanager.com/gtag/js?id=G-FJ6C16W7TB"></script>
<script>
  window.dataLayer = window.dataLayer || [];

  function gtag() {
      dataLayer.push(arguments);
  }

  function trackOutboundLink(url, target) {
    gtag('event', 'click', {
         'event_category': 'outbound',
         'event_label': url,
         'transport_type': 'beacon',
         'event_callback': function () {
           if (target !== '_blank') {
             document.location = url;
           }
         }
    });
    console.debug("Outbound link clicked: " + url);
  }

  function onClickCallback(event) {
    if ((event.target.tagName !== 'A') || (event.target.host === window.location.host)) {
      return;
    }
    trackOutboundLink(event.target, event.target.getAttribute('target'));  
  }

  gtag('js', new Date());
  gtag('config', 'G-FJ6C16W7TB', {});
  gtag('set', {'cookie_flags': 'SameSite=None;Secure'});

  
  document.addEventListener('click', onClickCallback, false);
</script>


  


  


  




  
  
  

  
  

  
  
    <link rel="manifest" href="/manifest.webmanifest" />
  

  
  <link rel="icon" type="image/png" href="/media/icon_hu62d21fd657aca5f846ccf7c4913a0d54_373785_32x32_fill_lanczos_center_3.png" />
  <link rel="apple-touch-icon" type="image/png" href="/media/icon_hu62d21fd657aca5f846ccf7c4913a0d54_373785_180x180_fill_lanczos_center_3.png" />

  <link rel="canonical" href="https://ffathena.github.io/publication/si_dipole/" />

  
  
  
  
  
  
  
  
    
    
  
  

  
  
    
    
  
  <meta property="twitter:card" content="summary" />
  
    <meta property="twitter:site" content="@FabiaAthena" />
    <meta property="twitter:creator" content="@FabiaAthena" />
  
  <meta property="og:site_name" content="Fabia Farlin Athena" />
  <meta property="og:url" content="https://ffathena.github.io/publication/si_dipole/" />
  <meta property="og:title" content="Gate Dielectric Engineering with an Ultrathin Silicon-oxide Interfacial Dipole Layer for Low-Leakage Oxide-Semiconductor Memories | Fabia Farlin Athena" />
  <meta property="og:description" content="We demonstrate a gate dielectric engineering approach leveraging an ultrathin, atomic layer deposited (ALD) silicon oxide interfacial layer (SiL) between the amorphous oxide semiconductor (AOS) channel and the high-k gate dielectric. SiL positively shifts the threshold voltage (V&lt;sub&gt;T&lt;/sub&gt;) of AOS transistors, providing at least four distinct V&lt;sub&gt;T&lt;/sub&gt; levels with a maximum increase of 500 mV. It achieves stable V&lt;sub&gt;T&lt;/sub&gt; control without significantly degrading critical device parameters such as mobility and on-state current, all while keeping the process temperature below 225 °C and requiring no additional heat treatment to activate the dipole. Positive-bias temperature instability tests at 85 °C indicate a significant reduction in negative V&lt;sub&gt;T&lt;/sub&gt; shifts for SiL-integrated devices, highlighting enhanced reliability. Incorporating this SiL gate stack into two-transistor gain-cell (GC) memory maintains a more stable storage node voltage (V&lt;sub&gt;SN&lt;/sub&gt;)—reducing V&lt;sub&gt;SN&lt;/sub&gt; drop by 67%—by limiting unwanted charge losses. SiL-engineered GCs also reach retention times up to 10,000 s at room temperature and reduce standby leakage current by three orders of magnitude relative to the baseline device, substantially lowering refresh energy consumption." /><meta property="og:image" content="https://ffathena.github.io/media/logo_hu4457a7692a5ff61705c8f38db5cd7af9_231257_300x300_fit_lanczos_3.png" />
    <meta property="twitter:image" content="https://ffathena.github.io/media/logo_hu4457a7692a5ff61705c8f38db5cd7af9_231257_300x300_fit_lanczos_3.png" /><meta property="og:locale" content="en-us" />
  
    
      <meta
        property="article:published_time"
        content="2026-02-02T00:00:00&#43;00:00"
      />
    
    <meta property="article:modified_time" content="2026-02-02T00:00:00&#43;00:00">
  

  


    









<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "Article",
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://ffathena.github.io/publication/si_dipole/"
  },
  "headline": "Gate Dielectric Engineering with an Ultrathin Silicon-oxide Interfacial Dipole Layer for Low-Leakage Oxide-Semiconductor Memories",
  
  "datePublished": "2026-02-02T00:00:00Z",
  "dateModified": "2026-02-02T00:00:00Z",
  
  "author": {
    "@type": "Person",
    "name": "Fabia Farlin Athena"
  },
  
  "publisher": {
    "@type": "Organization",
    "name": "Fabia Farlin Athena",
    "logo": {
      "@type": "ImageObject",
      "url": "https://ffathena.github.io/media/logo_hu4457a7692a5ff61705c8f38db5cd7af9_231257_192x192_fit_lanczos_3.png"
    }
  },
  "description": "We demonstrate a gate dielectric engineering approach leveraging an ultrathin, atomic layer deposited (ALD) silicon oxide interfacial layer (SiL) between the amorphous oxide semiconductor (AOS) channel and the high-k gate dielectric. SiL positively shifts the threshold voltage (V\u003csub\u003eT\u003c/sub\u003e) of AOS transistors, providing at least four distinct V\u003csub\u003eT\u003c/sub\u003e levels with a maximum increase of 500 mV. It achieves stable V\u003csub\u003eT\u003c/sub\u003e control without significantly degrading critical device parameters such as mobility and on-state current, all while keeping the process temperature below 225 °C and requiring no additional heat treatment to activate the dipole. Positive-bias temperature instability tests at 85 °C indicate a significant reduction in negative V\u003csub\u003eT\u003c/sub\u003e shifts for SiL-integrated devices, highlighting enhanced reliability. Incorporating this SiL gate stack into two-transistor gain-cell (GC) memory maintains a more stable storage node voltage (V\u003csub\u003eSN\u003c/sub\u003e)—reducing V\u003csub\u003eSN\u003c/sub\u003e drop by 67%—by limiting unwanted charge losses. SiL-engineered GCs also reach retention times up to 10,000 s at room temperature and reduce standby leakage current by three orders of magnitude relative to the baseline device, substantially lowering refresh energy consumption."
}
</script>

  

  

  


  <title>Gate Dielectric Engineering with an Ultrathin Silicon-oxide Interfacial Dipole Layer for Low-Leakage Oxide-Semiconductor Memories | Fabia Farlin Athena</title>

  
  
  
  











</head>


<body id="top" data-spy="scroll" data-offset="70" data-target="#TableOfContents" class="page-wrapper   " data-wc-page-id="2211dc338a74752c7f5290fc79b5c52f" >

  
  
  
  
  
  
  
  
  
  <script src="/js/wowchemy-init.min.1ee5462d74c6c0de1f8881b384ecc58d.js"></script>

  




  <div class="page-header">
    











  


<header class="header--fixed">
  <nav class="navbar navbar-expand-lg navbar-light compensate-for-scrollbar" id="navbar-main">
    <div class="container-xl">

      
      <div class="d-none d-lg-inline-flex">
        <a class="navbar-brand" href="/"><img src="/media/logo_hu4457a7692a5ff61705c8f38db5cd7af9_231257_0x70_resize_lanczos_3.png" alt="Fabia Farlin Athena"
            
            ></a>
      </div>
      

      
      <button type="button" class="navbar-toggler" data-toggle="collapse"
              data-target="#navbar-content" aria-controls="navbar-content" aria-expanded="false" aria-label="Toggle navigation">
      <span><i class="fas fa-bars"></i></span>
      </button>
      

      
      <div class="navbar-brand-mobile-wrapper d-inline-flex d-lg-none">
        <a class="navbar-brand" href="/"><img src="/media/logo_hu4457a7692a5ff61705c8f38db5cd7af9_231257_0x70_resize_lanczos_3.png" alt="Fabia Farlin Athena"
          
          ></a>
      </div>
      

      
      
      <div class="navbar-collapse main-menu-item collapse justify-content-end" id="navbar-content">

        
        <ul class="navbar-nav d-md-inline-flex">
          

          

          
          
          
            
          

          

          
          
          
          

          
            
              
              
            
            
              
              
              
                
              
              
            
          

          <li class="nav-item">
            <a class="nav-link " href="/#about"><span>Home</span></a>
          </li>

          
          

          

          
          
          
            
          

          

          
          
          
          

          
            
              
              
            
            
              
              
              
                
              
              
            
          

          <li class="nav-item">
            <a class="nav-link " href="/#posts"><span>Updates</span></a>
          </li>

          
          

          

          
          
          
            
          

          

          
          
          
          

          
            
              
              
            
            
              
              
              
                
              
              
            
          

          <li class="nav-item">
            <a class="nav-link " href="/#experience"><span>Experience</span></a>
          </li>

          
          

          

          
          
          
            
          

          

          
          
          
          

          
            
              
              
            
            
              
              
              
                
              
              
            
          

          <li class="nav-item">
            <a class="nav-link " href="/#accomplishments"><span>Awards</span></a>
          </li>

          
          

          

          
          
          
            
          

          

          
          
          
          

          
            
              
              
            
            
              
              
              
                
              
              
            
          

          <li class="nav-item">
            <a class="nav-link " href="/#publications"><span>Publications</span></a>
          </li>

          
          

        

          
        </ul>
      </div>

      <ul class="nav-icons navbar-nav flex-row ml-auto d-flex pl-md-2">

        
        
          
        

        
        

        
        
        

        
        

      </ul>

    </div>
  </nav>
</header>


  </div>

  <div class="page-body">
    
    
    

    








<div class="pub">

  












  

  
  
  
<div class="article-container pt-3">
  <h1>Gate Dielectric Engineering with an Ultrathin Silicon-oxide Interfacial Dipole Layer for Low-Leakage Oxide-Semiconductor Memories</h1>

  

  
    


<div class="article-metadata">

  
  
  
  
  <div>
    

  <span class="author-highlighted">
      Fabia Farlin Athena</span>, <span >
      Jonathan Hartanto</span>, <span >
      Matthias Passlack</span>, <span >
      Jack C. Evans</span>, <span >
      Jimmy Qin</span>, <span >
      Didem Dede</span>, <span >
      Koustav Jana</span>, <span >
      Shuhan Liu</span>, <span >
      Tara Peña</span>, <span >
      Eric Pop</span>, <span >
      Greg Pitner</span>, <span >
      Iuliana P. Radu</span>, <span >
      Paul C. McIntyre</span>, <span >
      H.-S. Philip Wong</span>
  </div>
  
  

  
  <span class="article-date">
    
    
      
    
    February, 2026
  </span>
  

  

  

  
  
  
  

  
  

</div>

    




<div class="btn-links mb-3">
  
  








  
    
  



<a class="btn btn-outline-primary btn-page-header" href="https://doi.org/10.1021/acs.nanolett.5c05167" target="_blank" rel="noopener">
  PDF
</a>

















</div>


  
</div>



  <div class="article-container">

    
    <h3>Abstract</h3>
    <p class="pub-abstract">We demonstrate a gate dielectric engineering approach leveraging an ultrathin, atomic layer deposited (ALD) silicon oxide interfacial layer (SiL) between the amorphous oxide semiconductor (AOS) channel and the high-k gate dielectric. SiL positively shifts the threshold voltage (V<sub>T</sub>) of AOS transistors, providing at least four distinct V<sub>T</sub> levels with a maximum increase of 500 mV. It achieves stable V<sub>T</sub> control without significantly degrading critical device parameters such as mobility and on-state current, all while keeping the process temperature below 225 °C and requiring no additional heat treatment to activate the dipole. Positive-bias temperature instability tests at 85 °C indicate a significant reduction in negative V<sub>T</sub> shifts for SiL-integrated devices, highlighting enhanced reliability. Incorporating this SiL gate stack into two-transistor gain-cell (GC) memory maintains a more stable storage node voltage (V<sub>SN</sub>)—reducing V<sub>SN</sub> drop by 67%—by limiting unwanted charge losses. SiL-engineered GCs also reach retention times up to 10,000 s at room temperature and reduce standby leakage current by three orders of magnitude relative to the baseline device, substantially lowering refresh energy consumption.</p>
    

    
    
    <div class="row">
      <div class="col-md-1"></div>
      <div class="col-md-10">
        <div class="row">
          <div class="col-12 col-md-3 pub-row-heading">Type</div>
          <div class="col-12 col-md-9">
            <a href="/publication/#2">
              Journal article
            </a>
          </div>
        </div>
      </div>
      <div class="col-md-1"></div>
    </div>
    <div class="d-md-none space-below"></div>
    

    
    <div class="row">
      <div class="col-md-1"></div>
      <div class="col-md-10">
        <div class="row">
          <div class="col-12 col-md-3 pub-row-heading">Publication</div>
          <div class="col-12 col-md-9">In <em><strong>Nano Letters</strong></em></div>
        </div>
      </div>
      <div class="col-md-1"></div>
    </div>
    <div class="d-md-none space-below"></div>
    

    <div class="space-below"></div>

    <div class="article-style"></div>

    







<div class="share-box">
  <ul class="share">
    
      
      
      
        
      
      
      
      <li>
        <a href="https://twitter.com/intent/tweet?url=https://ffathena.github.io/publication/si_dipole/&amp;text=Gate%20Dielectric%20Engineering%20with%20an%20Ultrathin%20Silicon-oxide%20Interfacial%20Dipole%20Layer%20for%20Low-Leakage%20Oxide-Semiconductor%20Memories" target="_blank" rel="noopener" class="share-btn-twitter" aria-label="twitter">
          <i class="fab fa-twitter"></i>
        </a>
      </li>
    
      
      
      
        
      
      
      
      <li>
        <a href="https://www.facebook.com/sharer.php?u=https://ffathena.github.io/publication/si_dipole/&amp;t=Gate%20Dielectric%20Engineering%20with%20an%20Ultrathin%20Silicon-oxide%20Interfacial%20Dipole%20Layer%20for%20Low-Leakage%20Oxide-Semiconductor%20Memories" target="_blank" rel="noopener" class="share-btn-facebook" aria-label="facebook">
          <i class="fab fa-facebook"></i>
        </a>
      </li>
    
      
      
      
        
      
      
      
      <li>
        <a href="mailto:?subject=Gate%20Dielectric%20Engineering%20with%20an%20Ultrathin%20Silicon-oxide%20Interfacial%20Dipole%20Layer%20for%20Low-Leakage%20Oxide-Semiconductor%20Memories&amp;body=https://ffathena.github.io/publication/si_dipole/" target="_blank" rel="noopener" class="share-btn-email" aria-label="envelope">
          <i class="fas fa-envelope"></i>
        </a>
      </li>
    
      
      
      
        
      
      
      
      <li>
        <a href="https://www.linkedin.com/shareArticle?url=https://ffathena.github.io/publication/si_dipole/&amp;title=Gate%20Dielectric%20Engineering%20with%20an%20Ultrathin%20Silicon-oxide%20Interfacial%20Dipole%20Layer%20for%20Low-Leakage%20Oxide-Semiconductor%20Memories" target="_blank" rel="noopener" class="share-btn-linkedin" aria-label="linkedin-in">
          <i class="fab fa-linkedin-in"></i>
        </a>
      </li>
    
      
      
      
        
      
      
      
      <li>
        <a href="whatsapp://send?text=Gate%20Dielectric%20Engineering%20with%20an%20Ultrathin%20Silicon-oxide%20Interfacial%20Dipole%20Layer%20for%20Low-Leakage%20Oxide-Semiconductor%20Memories%20https://ffathena.github.io/publication/si_dipole/" target="_blank" rel="noopener" class="share-btn-whatsapp" aria-label="whatsapp">
          <i class="fab fa-whatsapp"></i>
        </a>
      </li>
    
      
      
      
        
      
      
      
      <li>
        <a href="https://service.weibo.com/share/share.php?url=https://ffathena.github.io/publication/si_dipole/&amp;title=Gate%20Dielectric%20Engineering%20with%20an%20Ultrathin%20Silicon-oxide%20Interfacial%20Dipole%20Layer%20for%20Low-Leakage%20Oxide-Semiconductor%20Memories" target="_blank" rel="noopener" class="share-btn-weibo" aria-label="weibo">
          <i class="fab fa-weibo"></i>
        </a>
      </li>
    
  </ul>
</div>











  
  
    



  
  
  
    
  
  
  
  <div class="media author-card content-widget-hr">
    
      
      <a href="https://ffathena.github.io/"><img class="avatar mr-3 avatar-circle" src="/authors/admin/avatar_hu8fbb3c8edd14858be09a3297dffe4eca_1268887_270x270_fill_q75_lanczos_center.jpg" alt="Fabia Farlin Athena"></a>
    

    <div class="media-body">
      <h5 class="card-title"><a href="https://ffathena.github.io/">Fabia Farlin Athena</a></h5>
      <h6 class="card-subtitle">Energy Postdoctoral Fellow</h6>
      <p class="card-text">My research interests include emerging memory and transistors for energy-efficient AI.</p>
      <ul class="network-icon" aria-hidden="true">
  
    
    
    
      
    
    
    
    
    
    <li>
      <a href="mailto:fathena@stanford.edu" >
        <i class="fas fa-envelope"></i>
      </a>
    </li>
  
    
    
    
      
    
    
    
    
    
      
    
    <li>
      <a href="https://scholar.google.co.uk/citations?hl=en&amp;user=ezKi4UAAAAAJ&amp;view_op=list_works&amp;sortby=pubdate" target="_blank" rel="noopener">
        <i class="fas fa-graduation-cap"></i>
      </a>
    </li>
  
    
    
    
      
    
    
    
    
    
      
    
    <li>
      <a href="https://www.linkedin.com/in/fabia-farlin-athena/" target="_blank" rel="noopener">
        <i class="fab fa-linkedin"></i>
      </a>
    </li>
  
</ul>

    </div>
  </div>


  
    




  
    




  
    




  
    




  
    




  
    




  
    




  
    




  
    




  
    




  
    




  
    




  
    




  
















  </div>
</div>
  </div>

  <div class="page-footer">
    
    
    <div class="container">
      <footer class="site-footer">

  












  

  

  

  
  






  




  <p class="powered-by">
    
    
    
      
      
      
      
      
      
    
  </p>
</footer>

    </div>
    
  </div>

  


<script src="/js/vendor-bundle.min.b4708d4364577c16ab7001b265a063a4.js"></script>




  

  
  

  






























<script id="page-data" type="application/json">{"use_headroom":true}</script>



  <script src="/js/wowchemy-headroom.c251366b4128fd5e6b046d4c97a62a51.js" type="module"></script>









<script src="/en/js/wowchemy.min.aff6e28815892750cc47e9e239b36593.js"></script>







  
<div id="modal" class="modal fade" role="dialog">
  <div class="modal-dialog">
    <div class="modal-content">
      <div class="modal-header">
        <h5 class="modal-title">Cite</h5>
        <button type="button" class="close" data-dismiss="modal" aria-label="Close">
          <span aria-hidden="true">&times;</span>
        </button>
      </div>
      <div class="modal-body">
        
        <pre><code></code></pre>
      </div>
      <div class="modal-footer">
        <a class="btn btn-outline-primary my-1 js-copy-cite" href="#" target="_blank">
          <i class="fas fa-copy"></i> Copy
        </a>
        <a class="btn btn-outline-primary my-1 js-download-cite" href="#" target="_blank">
          <i class="fas fa-download"></i> Download
        </a>
        <div id="modal-error"></div>
      </div>
    </div>
  </div>
</div>


  <script src="/js/wowchemy-publication.68f8d7090562ca65fc6d3cb3f8f2d2cb.js" type="module"></script>
















</body>
</html>
