<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>
	            System Register index by encoding
	          </title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="sysregindex">System Register index by instruction and encoding</h1><p>Below are indexes for registers and operations accessed in the following ways:</p><p>For AArch32</p><ul><li><a href="#mcr_mrc_32">MCR/MRC</a></li><li><a href="#mcrr_mrrc_32">MCRR/MRRC</a></li><li><a href="#mrs_msr_32">MRS/MSR</a></li><li><a href="#vmrs_vmsr_32">VMRS/VMSR</a></li></ul><p>For AArch64</p><ul><li><a href="#at_64">AT</a></li><li><a href="#brb_64">BRB</a></li><li><a href="#cfp_64">CFP</a></li><li><a href="#cpp_64">CPP</a></li><li><a href="#dc_64">DC</a></li><li><a href="#dvp_64">DVP</a></li><li><a href="#ic_64">IC</a></li><li><a href="#mrs_msr_64">MRS/MSR</a></li><li><a href="#mrrs_msrr_64">MRRS/MSRR</a></li><li><a href="#tlbi_64">TLBI</a></li><li><a href="#tlbip_64">TLBIP</a></li></ul><h2>Registers and operations in AArch32</h2><h2 class="sysregindex"><a id="mcr_mrc_32">
		        Accessed using MCR/MRC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th><th>Access</th><th>Mnemonic</th><th>Register</th></tr></thead><tbody><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-dbgdidr.html">DBGDIDR</a></td><td>DBGDIDR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a></td><td>DBGDTRRXext</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-dbgdscrint.html">DBGDSCRint</a></td><td>DBGDSCRint</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dbgdccint.html">DBGDCCINT</a></td><td>DBGDCCINT</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-dbgdscrext.html">DBGDSCRext</a></td><td>DBGDSCRext</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a></td><td>DBGDTRTXext</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a></td><td>DBGDTRRXint</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>WO</td><td><a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a></td><td>DBGDTRTXint</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dbgwfar.html">DBGWFAR</a></td><td>DBGWFAR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-dbgoseccr.html">DBGOSECCR</a></td><td>DBGOSECCR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dbgvcr.html">DBGVCR</a></td><td>DBGVCR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-dbgbvrn.html">DBGBVR&lt;m></a></td><td>DBGBVR[]</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-dbgbcrn.html">DBGBCR&lt;m></a></td><td>DBGBCR[]</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch32-dbgwvrn.html">DBGWVR&lt;m></a></td><td>DBGWVR[]</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-dbgwcrn.html">DBGWCR&lt;m></a></td><td>DBGWCR[]</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-dbgdrar.html">DBGDRAR</a></td><td>DBGDRAR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>WO</td><td><a href="AArch32-dbgoslar.html">DBGOSLAR</a></td><td>DBGOSLAR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch32-dbgoslsr.html">DBGOSLSR</a></td><td>DBGOSLSR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-dbgosdlr.html">DBGOSDLR</a></td><td>DBGOSDLR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-dbgprcr.html">DBGPRCR</a></td><td>DBGPRCR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">m[3:0]</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;m></a></td><td>DBGBXVR[]</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-dbgdsar.html">DBGDSAR</a></td><td>DBGDSAR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch32-dbgdevid2.html">DBGDEVID2</a></td><td>DBGDEVID2</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch32-dbgdevid1.html">DBGDEVID1</a></td><td>DBGDEVID1</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch32-dbgdevid.html">DBGDEVID</a></td><td>DBGDEVID</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch32-dbgclaimset.html">DBGCLAIMSET</a></td><td>DBGCLAIMSET</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch32-dbgclaimclr.html">DBGCLAIMCLR</a></td><td>DBGCLAIMCLR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch32-dbgauthstatus.html">DBGAUTHSTATUS</a></td><td>DBGAUTHSTATUS</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">111</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-jidr.html">JIDR</a></td><td>JIDR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">111</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-joscr.html">JOSCR</a></td><td>JOSCR</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">111</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-jmcr.html">JMCR</a></td><td>JMCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-midr.html">MIDR</a></td><td>MIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-midr.html">MIDR</a></td><td>VPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-midr.html">MIDR</a></td><td>VPIDR_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-vpidr.html">MIDR</a></td><td>MIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-vpidr.html">MIDR</a></td><td>VPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-vpidr.html">MIDR</a></td><td>VPIDR_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-ctr.html">CTR</a></td><td>CTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-tcmtr.html">TCMTR</a></td><td>TCMTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch32-tlbtr.html">TLBTR</a></td><td>TLBTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-mpidr.html">MPIDR</a></td><td>MPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-mpidr.html">MPIDR</a></td><td>VMPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-mpidr.html">MPIDR</a></td><td>VMPIDR_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-vmpidr.html">MPIDR</a></td><td>MPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-vmpidr.html">MPIDR</a></td><td>VMPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-vmpidr.html">MPIDR</a></td><td>VMPIDR_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch32-revidr.html">REVIDR</a></td><td>REVIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-id_pfr0.html">ID_PFR0</a></td><td>ID_PFR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-id_pfr1.html">ID_PFR1</a></td><td>ID_PFR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-id_dfr0.html">ID_DFR0</a></td><td>ID_DFR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch32-id_afr0.html">ID_AFR0</a></td><td>ID_AFR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch32-id_mmfr0.html">ID_MMFR0</a></td><td>ID_MMFR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-id_mmfr1.html">ID_MMFR1</a></td><td>ID_MMFR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch32-id_mmfr2.html">ID_MMFR2</a></td><td>ID_MMFR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch32-id_mmfr3.html">ID_MMFR3</a></td><td>ID_MMFR3</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-id_isar0.html">ID_ISAR0</a></td><td>ID_ISAR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-id_isar1.html">ID_ISAR1</a></td><td>ID_ISAR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-id_isar2.html">ID_ISAR2</a></td><td>ID_ISAR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch32-id_isar3.html">ID_ISAR3</a></td><td>ID_ISAR3</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch32-id_isar4.html">ID_ISAR4</a></td><td>ID_ISAR4</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-id_isar5.html">ID_ISAR5</a></td><td>ID_ISAR5</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch32-id_mmfr4.html">ID_MMFR4</a></td><td>ID_MMFR4</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch32-id_isar6.html">ID_ISAR6</a></td><td>ID_ISAR6</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch32-id_pfr2.html">ID_PFR2</a></td><td>ID_PFR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-id_dfr1.html">ID_DFR1</a></td><td>ID_DFR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch32-id_mmfr5.html">ID_MMFR5</a></td><td>ID_MMFR5</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-sctlr.html">SCTLR</a></td><td>SCTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-sctlr.html">SCTLR</a></td><td>SCTLR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-sctlr.html">SCTLR</a></td><td>SCTLR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-actlr.html">ACTLR</a></td><td>ACTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-actlr.html">ACTLR</a></td><td>ACTLR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-actlr.html">ACTLR</a></td><td>ACTLR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-cpacr.html">CPACR</a></td><td>CPACR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-actlr2.html">ACTLR2</a></td><td>ACTLR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-actlr2.html">ACTLR2</a></td><td>ACTLR2_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-actlr2.html">ACTLR2</a></td><td>ACTLR2_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-scr.html">SCR</a></td><td>SCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-sder.html">SDER</a></td><td>SDER</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-nsacr.html">NSACR</a></td><td>NSACR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-trfcr.html">TRFCR</a></td><td>TRFCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-sdcr.html">SDCR</a></td><td>SDCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-ttbr0.html">TTBR0</a></td><td>TTBR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-ttbr0.html">TTBR0</a></td><td>TTBR0_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-ttbr0.html">TTBR0</a></td><td>TTBR0_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-ttbr1.html">TTBR1</a></td><td>TTBR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-ttbr1.html">TTBR1</a></td><td>TTBR1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-ttbr1.html">TTBR1</a></td><td>TTBR1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-ttbcr.html">TTBCR</a></td><td>TTBCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-ttbcr.html">TTBCR</a></td><td>TTBCR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-ttbcr.html">TTBCR</a></td><td>TTBCR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-ttbcr2.html">TTBCR2</a></td><td>TTBCR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-ttbcr2.html">TTBCR2</a></td><td>TTBCR2_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-ttbcr2.html">TTBCR2</a></td><td>TTBCR2_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0011</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dacr.html">DACR</a></td><td>DACR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0011</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dacr.html">DACR</a></td><td>DACR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0011</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dacr.html">DACR</a></td><td>DACR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-icc_pmr.html">ICC_PMR</a></td><td>ICC_PMR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-icc_pmr.html">ICC_PMR</a></td><td>ICV_PMR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-icv_pmr.html">ICC_PMR</a></td><td>ICC_PMR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-icv_pmr.html">ICC_PMR</a></td><td>ICV_PMR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dfsr.html">DFSR</a></td><td>DFSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dfsr.html">DFSR</a></td><td>DFSR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dfsr.html">DFSR</a></td><td>DFSR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-ifsr.html">IFSR</a></td><td>IFSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-ifsr.html">IFSR</a></td><td>IFSR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-ifsr.html">IFSR</a></td><td>IFSR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-adfsr.html">ADFSR</a></td><td>ADFSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-adfsr.html">ADFSR</a></td><td>ADFSR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-adfsr.html">ADFSR</a></td><td>ADFSR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-aifsr.html">AIFSR</a></td><td>AIFSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-aifsr.html">AIFSR</a></td><td>AIFSR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-aifsr.html">AIFSR</a></td><td>AIFSR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-erridr.html">ERRIDR</a></td><td>ERRIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-errselr.html">ERRSELR</a></td><td>ERRSELR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-erxfr.html">ERXFR</a></td><td>ERXFR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-erxctlr.html">ERXCTLR</a></td><td>ERXCTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-erxstatus.html">ERXSTATUS</a></td><td>ERXSTATUS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-erxaddr.html">ERXADDR</a></td><td>ERXADDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch32-erxfr2.html">ERXFR2</a></td><td>ERXFR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-erxctlr2.html">ERXCTLR2</a></td><td>ERXCTLR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-erxaddr2.html">ERXADDR2</a></td><td>ERXADDR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-erxmisc0.html">ERXMISC0</a></td><td>ERXMISC0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-erxmisc1.html">ERXMISC1</a></td><td>ERXMISC1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-erxmisc4.html">ERXMISC4</a></td><td>ERXMISC4</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-erxmisc5.html">ERXMISC5</a></td><td>ERXMISC5</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-erxmisc2.html">ERXMISC2</a></td><td>ERXMISC2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-erxmisc3.html">ERXMISC3</a></td><td>ERXMISC3</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch32-erxmisc6.html">ERXMISC6</a></td><td>ERXMISC6</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-erxmisc7.html">ERXMISC7</a></td><td>ERXMISC7</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dfar.html">DFAR</a></td><td>DFAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dfar.html">DFAR</a></td><td>DFAR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dfar.html">DFAR</a></td><td>DFAR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-ifar.html">IFAR</a></td><td>IFAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-ifar.html">IFAR</a></td><td>IFAR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-ifar.html">IFAR</a></td><td>IFAR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-icialluis.html">ICIALLUIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>-</td><td><a href="AArch32-bpiallis.html">BPIALLIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>-</td><td><a href="AArch32-cfprctx.html">CFPRCTX</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-dvprctx.html">DVPRCTX</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>-</td><td><a href="AArch32-cosprctx.html">COSPRCTX</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>-</td><td><a href="AArch32-cpprctx.html">CPPRCTX</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">000</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-par.html">PAR</a></td><td>PAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">000</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-par.html">PAR</a></td><td>PAR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">000</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-par.html">PAR</a></td><td>PAR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-iciallu.html">ICIALLU</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-icimvau.html">ICIMVAU</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>-</td><td><a href="AArch32-cp15isb.html">CP15ISB</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">110</td><td>-</td><td><a href="AArch32-bpiall.html">BPIALL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>-</td><td><a href="AArch32-bpimva.html">BPIMVA</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-dcimvac.html">DCIMVAC</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>-</td><td><a href="AArch32-dcisw.html">DCISW</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-ats1cpr.html">ATS1CPR</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-ats1cpw.html">ATS1CPW</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>-</td><td><a href="AArch32-ats1cur.html">ATS1CUR</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>-</td><td><a href="AArch32-ats1cuw.html">ATS1CUW</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">100</td><td>-</td><td><a href="AArch32-ats12nsopr.html">ATS12NSOPR</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-ats12nsopw.html">ATS12NSOPW</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>-</td><td><a href="AArch32-ats12nsour.html">ATS12NSOUR</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">111</td><td>-</td><td><a href="AArch32-ats12nsouw.html">ATS12NSOUW</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-ats1cprp.html">ATS1CPRP</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-ats1cpwp.html">ATS1CPWP</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-dccmvac.html">DCCMVAC</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">010</td><td>-</td><td><a href="AArch32-dccsw.html">DCCSW</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">100</td><td>-</td><td><a href="AArch32-cp15dsb.html">CP15DSB</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-cp15dmb.html">CP15DMB</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-dccmvau.html">DCCMVAU</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-dccimvac.html">DCCIMVAC</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>-</td><td><a href="AArch32-dccisw.html">DCCISW</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-tlbiallis.html">TLBIALLIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-tlbimvais.html">TLBIMVAIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>-</td><td><a href="AArch32-tlbiasidis.html">TLBIASIDIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>-</td><td><a href="AArch32-tlbimvaais.html">TLBIMVAAIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-tlbimvalis.html">TLBIMVALIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>-</td><td><a href="AArch32-tlbimvaalis.html">TLBIMVAALIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-itlbiall.html">ITLBIALL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-itlbimva.html">ITLBIMVA</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>-</td><td><a href="AArch32-itlbiasid.html">ITLBIASID</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-dtlbiall.html">DTLBIALL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-dtlbimva.html">DTLBIMVA</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>-</td><td><a href="AArch32-dtlbiasid.html">DTLBIASID</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-tlbiall.html">TLBIALL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-tlbimva.html">TLBIMVA</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>-</td><td><a href="AArch32-tlbiasid.html">TLBIASID</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>-</td><td><a href="AArch32-tlbimvaa.html">TLBIMVAA</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-tlbimval.html">TLBIMVAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">111</td><td>-</td><td><a href="AArch32-tlbimvaal.html">TLBIMVAAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-pmcr.html">PMCR</a></td><td>PMCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-pmcntenset.html">PMCNTENSET</a></td><td>PMCNTENSET</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-pmcntenclr.html">PMCNTENCLR</a></td><td>PMCNTENCLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-pmovsr.html">PMOVSR</a></td><td>PMOVSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>WO</td><td><a href="AArch32-pmswinc.html">PMSWINC</a></td><td>PMSWINC</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-pmselr.html">PMSELR</a></td><td>PMSELR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch32-pmceid0.html">PMCEID0</a></td><td>PMCEID0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch32-pmceid1.html">PMCEID1</a></td><td>PMCEID1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">000</td><td><ins>RW</ins><del>RO</del></td><td><a href="AArch32-pmccntr.html">PMCCNTR</a></td><td>PMCCNTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-pmxevtyper.html">PMXEVTYPER</a></td><td>PMCCFILTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-pmxevtyper.html">PMXEVTYPER</a></td><td>PMEVTYPER</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-pmxevcntr.html">PMXEVCNTR</a></td><td>PMEVCNTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-pmuserenr.html">PMUSERENR</a></td><td>PMUSERENR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-pmintenset.html">PMINTENSET</a></td><td>PMINTENSET</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-pmintenclr.html">PMINTENCLR</a></td><td>PMINTENCLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-pmovsset.html">PMOVSSET</a></td><td>PMOVSSET</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch32-pmceid2.html">PMCEID2</a></td><td>PMCEID2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-pmceid3.html">PMCEID3</a></td><td>PMCEID3</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch32-pmmir.html">PMMIR</a></td><td>PMMIR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-mair0.html">PRRR-MAIR0</a></td><td>MAIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-mair0.html">PRRR-MAIR0</a></td><td>MAIR0_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-mair0.html">PRRR-MAIR0</a></td><td>MAIR0_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-mair0.html">PRRR-MAIR0</a></td><td>PRRR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-mair0.html">PRRR-MAIR0</a></td><td>PRRR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-mair0.html">PRRR-MAIR0</a></td><td>PRRR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-prrr.html">PRRR-MAIR0</a></td><td>MAIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-prrr.html">PRRR-MAIR0</a></td><td>MAIR0_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-prrr.html">PRRR-MAIR0</a></td><td>MAIR0_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-prrr.html">PRRR-MAIR0</a></td><td>PRRR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-prrr.html">PRRR-MAIR0</a></td><td>PRRR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-prrr.html">PRRR-MAIR0</a></td><td>PRRR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-mair1.html">NMRR-MAIR1</a></td><td>MAIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-mair1.html">NMRR-MAIR1</a></td><td>MAIR1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-mair1.html">NMRR-MAIR1</a></td><td>MAIR1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-mair1.html">NMRR-MAIR1</a></td><td>NMRR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-mair1.html">NMRR-MAIR1</a></td><td>NMRR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-mair1.html">NMRR-MAIR1</a></td><td>NMRR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-nmrr.html">NMRR-MAIR1</a></td><td>MAIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-nmrr.html">NMRR-MAIR1</a></td><td>MAIR1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-nmrr.html">NMRR-MAIR1</a></td><td>MAIR1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-nmrr.html">NMRR-MAIR1</a></td><td>NMRR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-nmrr.html">NMRR-MAIR1</a></td><td>NMRR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-nmrr.html">NMRR-MAIR1</a></td><td>NMRR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-amair0.html">AMAIR0</a></td><td>AMAIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-amair0.html">AMAIR0</a></td><td>AMAIR0_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-amair0.html">AMAIR0</a></td><td>AMAIR0_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-amair1.html">AMAIR1</a></td><td>AMAIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-amair1.html">AMAIR1</a></td><td>AMAIR1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-amair1.html">AMAIR1</a></td><td>AMAIR1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-vbar.html">VBAR</a></td><td>VBAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-vbar.html">VBAR</a></td><td>VBAR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-vbar.html">VBAR</a></td><td>VBAR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-mvbar.html">RVBAR-MVBAR</a></td><td>RVBAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-rvbar.html">RVBAR-MVBAR</a></td><td>MVBAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-rvbar.html">RVBAR-MVBAR</a></td><td>RVBAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-mvbar.html">RVBAR-MVBAR</a></td><td>MVBAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-rmr.html">RMR</a></td><td>RMR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-isr.html">ISR</a></td><td>ISR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-disr.html">DISR</a></td><td>DISR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-disr.html">DISR</a></td><td>VDISR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-disr.html">DISR</a></td><td>VDISR_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-vdisr.html">DISR</a></td><td>DISR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-vdisr.html">DISR</a></td><td>VDISR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-vdisr.html">DISR</a></td><td>VDISR_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-icc_iar0.html">ICC_IAR0</a></td><td>ICC_IAR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-icc_iar0.html">ICC_IAR0</a></td><td>ICV_IAR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-icv_iar0.html">ICC_IAR0</a></td><td>ICC_IAR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-icv_iar0.html">ICC_IAR0</a></td><td>ICV_IAR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icc_eoir0.html">ICC_EOIR0</a></td><td>ICC_EOIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icc_eoir0.html">ICC_EOIR0</a></td><td>ICV_EOIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icv_eoir0.html">ICC_EOIR0</a></td><td>ICC_EOIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icv_eoir0.html">ICC_EOIR0</a></td><td>ICV_EOIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-icc_hppir0.html">ICC_HPPIR0</a></td><td>ICC_HPPIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-icc_hppir0.html">ICC_HPPIR0</a></td><td>ICV_HPPIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-icv_hppir0.html">ICC_HPPIR0</a></td><td>ICC_HPPIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-icv_hppir0.html">ICC_HPPIR0</a></td><td>ICV_HPPIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icc_bpr0.html">ICC_BPR0</a></td><td>ICC_BPR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icc_bpr0.html">ICC_BPR0</a></td><td>ICV_BPR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icv_bpr0.html">ICC_BPR0</a></td><td>ICC_BPR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icv_bpr0.html">ICC_BPR0</a></td><td>ICV_BPR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td><a href="AArch32-icc_ap0rn.html">ICC_AP0R&lt;m></a></td><td>ICC_AP0R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td><a href="AArch32-icc_ap0rn.html">ICC_AP0R&lt;m></a></td><td>ICV_AP0R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td><a href="AArch32-icv_ap0rn.html">ICC_AP0R&lt;m></a></td><td>ICC_AP0R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td><a href="AArch32-icv_ap0rn.html">ICC_AP0R&lt;m></a></td><td>ICV_AP0R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;m></a></td><td>ICC_AP1R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;m></a></td><td>ICC_AP1R_NS[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;m></a></td><td>ICC_AP1R_S[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;m></a></td><td>ICV_AP1R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-icv_ap1rn.html">ICC_AP1R&lt;m></a></td><td>ICC_AP1R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-icv_ap1rn.html">ICC_AP1R&lt;m></a></td><td>ICC_AP1R_NS[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-icv_ap1rn.html">ICC_AP1R&lt;m></a></td><td>ICC_AP1R_S[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-icv_ap1rn.html">ICC_AP1R&lt;m></a></td><td>ICV_AP1R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icc_dir.html">ICC_DIR</a></td><td>ICC_DIR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icc_dir.html">ICC_DIR</a></td><td>ICV_DIR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icv_dir.html">ICC_DIR</a></td><td>ICC_DIR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icv_dir.html">ICC_DIR</a></td><td>ICV_DIR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch32-icc_rpr.html">ICC_RPR</a></td><td>ICC_RPR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch32-icc_rpr.html">ICC_RPR</a></td><td>ICV_RPR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch32-icv_rpr.html">ICC_RPR</a></td><td>ICC_RPR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch32-icv_rpr.html">ICC_RPR</a></td><td>ICV_RPR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-icc_iar1.html">ICC_IAR1</a></td><td>ICC_IAR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-icc_iar1.html">ICC_IAR1</a></td><td>ICV_IAR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-icv_iar1.html">ICC_IAR1</a></td><td>ICC_IAR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-icv_iar1.html">ICC_IAR1</a></td><td>ICV_IAR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icc_eoir1.html">ICC_EOIR1</a></td><td>ICC_EOIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icc_eoir1.html">ICC_EOIR1</a></td><td>ICV_EOIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icv_eoir1.html">ICC_EOIR1</a></td><td>ICC_EOIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch32-icv_eoir1.html">ICC_EOIR1</a></td><td>ICV_EOIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-icc_hppir1.html">ICC_HPPIR1</a></td><td>ICC_HPPIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-icc_hppir1.html">ICC_HPPIR1</a></td><td>ICV_HPPIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-icv_hppir1.html">ICC_HPPIR1</a></td><td>ICC_HPPIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-icv_hppir1.html">ICC_HPPIR1</a></td><td>ICV_HPPIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icc_bpr1.html">ICC_BPR1</a></td><td>ICC_BPR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icc_bpr1.html">ICC_BPR1</a></td><td>ICC_BPR1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icc_bpr1.html">ICC_BPR1</a></td><td>ICC_BPR1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icc_bpr1.html">ICC_BPR1</a></td><td>ICV_BPR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icv_bpr1.html">ICC_BPR1</a></td><td>ICC_BPR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icv_bpr1.html">ICC_BPR1</a></td><td>ICC_BPR1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icv_bpr1.html">ICC_BPR1</a></td><td>ICC_BPR1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-icv_bpr1.html">ICC_BPR1</a></td><td>ICV_BPR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icc_ctlr.html">ICC_CTLR</a></td><td>ICC_CTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icc_ctlr.html">ICC_CTLR</a></td><td>ICC_CTLR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icc_ctlr.html">ICC_CTLR</a></td><td>ICC_CTLR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icc_ctlr.html">ICC_CTLR</a></td><td>ICV_CTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icv_ctlr.html">ICC_CTLR</a></td><td>ICC_CTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icv_ctlr.html">ICC_CTLR</a></td><td>ICC_CTLR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icv_ctlr.html">ICC_CTLR</a></td><td>ICC_CTLR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icv_ctlr.html">ICC_CTLR</a></td><td>ICV_CTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-icc_sre.html">ICC_SRE</a></td><td>ICC_SRE</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-icc_sre.html">ICC_SRE</a></td><td>ICC_SRE_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-icc_sre.html">ICC_SRE</a></td><td>ICC_SRE_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch32-icc_igrpen0.html">ICC_IGRPEN0</a></td><td>ICC_IGRPEN0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch32-icc_igrpen0.html">ICC_IGRPEN0</a></td><td>ICV_IGRPEN0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch32-icv_igrpen0.html">ICC_IGRPEN0</a></td><td>ICC_IGRPEN0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch32-icv_igrpen0.html">ICC_IGRPEN0</a></td><td>ICV_IGRPEN0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a></td><td>ICC_IGRPEN1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a></td><td>ICC_IGRPEN1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a></td><td>ICC_IGRPEN1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a></td><td>ICV_IGRPEN1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icv_igrpen1.html">ICC_IGRPEN1</a></td><td>ICC_IGRPEN1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icv_igrpen1.html">ICC_IGRPEN1</a></td><td>ICC_IGRPEN1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icv_igrpen1.html">ICC_IGRPEN1</a></td><td>ICC_IGRPEN1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icv_igrpen1.html">ICC_IGRPEN1</a></td><td>ICV_IGRPEN1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-fcseidr.html">FCSEIDR</a></td><td>FCSEIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-contextidr.html">CONTEXTIDR</a></td><td>CONTEXTIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-contextidr.html">CONTEXTIDR</a></td><td>CONTEXTIDR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-contextidr.html">CONTEXTIDR</a></td><td>CONTEXTIDR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-tpidrurw.html">TPIDRURW</a></td><td>TPIDRURW</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-tpidrurw.html">TPIDRURW</a></td><td>TPIDRURW_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-tpidrurw.html">TPIDRURW</a></td><td>TPIDRURW_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-tpidruro.html">TPIDRURO</a></td><td>TPIDRURO</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-tpidruro.html">TPIDRURO</a></td><td>TPIDRURO_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-tpidruro.html">TPIDRURO</a></td><td>TPIDRURO_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-tpidrprw.html">TPIDRPRW</a></td><td>TPIDRPRW</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-tpidrprw.html">TPIDRPRW</a></td><td>TPIDRPRW_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-tpidrprw.html">TPIDRPRW</a></td><td>TPIDRPRW_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-amcr.html">AMCR</a></td><td>AMCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-amcfgr.html">AMCFGR</a></td><td>AMCFGR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-amcgcr.html">AMCGCR</a></td><td>AMCGCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-amuserenr.html">AMUSERENR</a></td><td>AMUSERENR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-amcntenclr0.html">AMCNTENCLR0</a></td><td>AMCNTENCLR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-amcntenset0.html">AMCNTENSET0</a></td><td>AMCNTENSET0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a></td><td>AMCNTENCLR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-amcntenset1.html">AMCNTENSET1</a></td><td>AMCNTENSET1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">011:m[3]</td><td class="bitfields">m[2:0]</td><td>RO</td><td><a href="AArch32-amevtyper0n.html">AMEVTYPER0&lt;m></a></td><td>AMEVTYPER0[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">111:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;m></a></td><td>AMEVTYPER1[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-cntfrq.html">CNTFRQ</a></td><td>CNTFRQ</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-cntkctl.html">CNTKCTL</a></td><td>CNTKCTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-cnthp_tval.html">CNTP_TVAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-cnthps_tval.html">CNTP_TVAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-cntp_tval.html">CNTP_TVAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthp_ctl.html">CNTP_CTL</a></td><td>CNTHPS_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthp_ctl.html">CNTP_CTL</a></td><td>CNTHP_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthp_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthp_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthp_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthps_ctl.html">CNTP_CTL</a></td><td>CNTHPS_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthps_ctl.html">CNTP_CTL</a></td><td>CNTHP_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthps_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthps_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthps_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cntp_ctl.html">CNTP_CTL</a></td><td>CNTHPS_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cntp_ctl.html">CNTP_CTL</a></td><td>CNTHP_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cntp_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cntp_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cntp_ctl.html">CNTP_CTL</a></td><td>CNTP_CTL_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-cnthv_tval.html">CNTV_TVAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-cnthvs_tval.html">CNTV_TVAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-cntv_tval.html">CNTV_TVAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthv_ctl.html">CNTV_CTL</a></td><td>CNTHVS_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthv_ctl.html">CNTV_CTL</a></td><td>CNTHV_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthv_ctl.html">CNTV_CTL</a></td><td>CNTV_CTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthvs_ctl.html">CNTV_CTL</a></td><td>CNTHVS_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthvs_ctl.html">CNTV_CTL</a></td><td>CNTHV_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthvs_ctl.html">CNTV_CTL</a></td><td>CNTV_CTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cntv_ctl.html">CNTV_CTL</a></td><td>CNTHVS_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cntv_ctl.html">CNTV_CTL</a></td><td>CNTHV_CTL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cntv_ctl.html">CNTV_CTL</a></td><td>CNTV_CTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">10:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;m></a></td><td>PMEVCNTR[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">1111</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-pmccfiltr.html">PMCCFILTR</a></td><td>PMCCFILTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">11:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch32-pmevtypern.html">PMEVTYPER&lt;m></a></td><td>PMEVTYPER[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-ccsidr.html">CCSIDR</a></td><td>CCSIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-clidr.html">CLIDR</a></td><td>CLIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-ccsidr2.html">CCSIDR2</a></td><td>CCSIDR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch32-aidr.html">AIDR</a></td><td>AIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">010</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-csselr.html">CSSELR</a></td><td>CSSELR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">010</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-csselr.html">CSSELR</a></td><td>CSSELR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">010</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-csselr.html">CSSELR</a></td><td>CSSELR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-dspsr.html">DSPSR</a></td><td>DSPSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-dlr.html">DLR</a></td><td>DLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-dspsr2.html">DSPSR2</a></td><td>DSPSR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch32-vpidr.html">VPIDR</a></td><td>MIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-vpidr.html">VPIDR</a></td><td>VPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-vmpidr.html">VMPIDR</a></td><td>MPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-vmpidr.html">VMPIDR</a></td><td>VMPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-hsctlr.html">HSCTLR</a></td><td>HSCTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-hactlr.html">HACTLR</a></td><td>HACTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-hactlr2.html">HACTLR2</a></td><td>HACTLR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-hcr.html">HCR</a></td><td>HCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-hdcr.html">HDCR</a></td><td>HDCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-hcptr.html">HCPTR</a></td><td>HCPTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-hstr.html">HSTR</a></td><td>HSTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-hcr2.html">HCR2</a></td><td>HCR2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-hacr.html">HACR</a></td><td>HACR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-htrfcr.html">HTRFCR</a></td><td>HTRFCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-htcr.html">HTCR</a></td><td>HTCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-vtcr.html">VTCR</a></td><td>VTCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-hadfsr.html">HADFSR</a></td><td>HADFSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-haifsr.html">HAIFSR</a></td><td>HAIFSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-hsr.html">HSR</a></td><td>HSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch32-vdfsr.html">VDFSR</a></td><td>VDFSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-hdfar.html">HDFAR</a></td><td>HDFAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-hifar.html">HIFAR</a></td><td>HIFAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-hpfar.html">HPFAR</a></td><td>HPFAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-ats1hr.html">ATS1HR</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-ats1hw.html">ATS1HW</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-tlbiipas2is.html">TLBIIPAS2IS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-tlbiipas2lis.html">TLBIIPAS2LIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-tlbiallhis.html">TLBIALLHIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-tlbimvahis.html">TLBIMVAHIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>-</td><td><a href="AArch32-tlbiallnsnhis.html">TLBIALLNSNHIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-tlbimvalhis.html">TLBIMVALHIS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-tlbiipas2.html">TLBIIPAS2</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-tlbiipas2l.html">TLBIIPAS2L</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-tlbiallh.html">TLBIALLH</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>-</td><td><a href="AArch32-tlbimvah.html">TLBIMVAH</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>-</td><td><a href="AArch32-tlbiallnsnh.html">TLBIALLNSNH</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>-</td><td><a href="AArch32-tlbimvalh.html">TLBIMVALH</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-hmair0.html">HMAIR0</a></td><td>HMAIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-hmair1.html">HMAIR1</a></td><td>HMAIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-hamair0.html">HAMAIR0</a></td><td>HAMAIR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-hamair1.html">HAMAIR1</a></td><td>HAMAIR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-hvbar.html">HVBAR</a></td><td>HVBAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-hrmr.html">HRMR</a></td><td>HRMR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-vdisr.html">VDISR</a></td><td>VDISR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;m></a></td><td>ICH_AP0R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;m></a></td><td>ICH_AP1R[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-icc_hsre.html">ICC_HSRE</a></td><td>ICC_HSRE</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-ich_hcr.html">ICH_HCR</a></td><td>ICH_HCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch32-ich_vtr.html">ICH_VTR</a></td><td>ICH_VTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch32-ich_misr.html">ICH_MISR</a></td><td>ICH_MISR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch32-ich_eisr.html">ICH_EISR</a></td><td>ICH_EISR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch32-ich_elrsr.html">ICH_ELRSR</a></td><td>ICH_ELRSR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-ich_vmcr.html">ICH_VMCR</a></td><td>ICH_VMCR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">110:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch32-ich_lrn.html">ICH_LR&lt;m></a></td><td>ICH_LR[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">111:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch32-ich_lrcn.html">ICH_LRC&lt;m></a></td><td>ICH_LRC[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch32-htpidr.html">HTPIDR</a></td><td>HTPIDR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch32-cnthctl.html">CNTHCTL</a></td><td>CNTHCTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch32-cnthp_tval.html">CNTHP_TVAL</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a></td><td>CNTHP_CTL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch32-icc_mctlr.html">ICC_MCTLR</a></td><td>ICC_MCTLR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch32-icc_msre.html">ICC_MSRE</a></td><td>ICC_MSRE</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch32-icc_mgrpen1.html">ICC_MGRPEN1</a></td><td>ICC_MGRPEN1</td></tr></tbody></table><h2 class="sysregindex"><a id="mcrr_mrrc_32">
		        Accessed using MCRR/MRRC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>coproc</th><th>opc1</th><th>CRm</th><th>Access</th><th>Mnemonic</th><th>Register</th></tr></thead><tbody><tr><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td>-</td><td><a href="AArch32-dbgdrar.html">DBGDRAR</a></td><td>-</td></tr><tr><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td>-</td><td><a href="AArch32-dbgdsar.html">DBGDSAR</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td>WO</td><td><a href="AArch32-ttbr0.html">TTBR0</a></td><td>TTBR0</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td>WO</td><td><a href="AArch32-ttbr0.html">TTBR0</a></td><td>TTBR0_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td>WO</td><td><a href="AArch32-ttbr0.html">TTBR0</a></td><td>TTBR0_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td>WO</td><td><a href="AArch32-par.html">PAR</a></td><td>PAR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td>WO</td><td><a href="AArch32-par.html">PAR</a></td><td>PAR_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td>WO</td><td><a href="AArch32-par.html">PAR</a></td><td>PAR_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">1001</td><td>WO</td><td><a href="AArch32-pmccntr.html">PMCCNTR</a></td><td>PMCCNTR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">1100</td><td>WO</td><td><a href="AArch32-icc_sgi1r.html">ICC_SGI1R</a></td><td>ICC_SGI1R</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">1110</td><td>-</td><td><a href="AArch32-cntpct.html">CNTPCT</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td>WO</td><td><a href="AArch32-ttbr1.html">TTBR1</a></td><td>TTBR1</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td>WO</td><td><a href="AArch32-ttbr1.html">TTBR1</a></td><td>TTBR1_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td>WO</td><td><a href="AArch32-ttbr1.html">TTBR1</a></td><td>TTBR1_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0001</td><td class="bitfields">1100</td><td>WO</td><td><a href="AArch32-icc_asgi1r.html">ICC_ASGI1R</a></td><td>ICC_ASGI1R</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0001</td><td class="bitfields">1110</td><td>-</td><td><a href="AArch32-cntvct.html">CNTVCT</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1100</td><td>WO</td><td><a href="AArch32-icc_sgi0r.html">ICC_SGI0R</a></td><td>ICC_SGI0R</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthp_cval.html">CNTP_CVAL</a></td><td>CNTHPS_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthp_cval.html">CNTP_CVAL</a></td><td>CNTHP_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthp_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthp_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthp_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthps_cval.html">CNTP_CVAL</a></td><td>CNTHPS_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthps_cval.html">CNTP_CVAL</a></td><td>CNTHP_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthps_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthps_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthps_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntp_cval.html">CNTP_CVAL</a></td><td>CNTHPS_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntp_cval.html">CNTP_CVAL</a></td><td>CNTHP_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntp_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntp_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL_NS</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntp_cval.html">CNTP_CVAL</a></td><td>CNTP_CVAL_S</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthv_cval.html">CNTV_CVAL</a></td><td>CNTHVS_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthv_cval.html">CNTV_CVAL</a></td><td>CNTHV_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthv_cval.html">CNTV_CVAL</a></td><td>CNTV_CVAL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthvs_cval.html">CNTV_CVAL</a></td><td>CNTHVS_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthvs_cval.html">CNTV_CVAL</a></td><td>CNTHV_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthvs_cval.html">CNTV_CVAL</a></td><td>CNTV_CVAL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntv_cval.html">CNTV_CVAL</a></td><td>CNTHVS_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntv_cval.html">CNTV_CVAL</a></td><td>CNTHV_CVAL_EL2</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntv_cval.html">CNTV_CVAL</a></td><td>CNTV_CVAL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td>WO</td><td><a href="AArch32-httbr.html">HTTBR</a></td><td>HTTBR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0100</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cntvoff.html">CNTVOFF</a></td><td>CNTVOFF</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0110</td><td class="bitfields">0010</td><td>WO</td><td><a href="AArch32-vttbr.html">VTTBR</a></td><td>VTTBR</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0110</td><td class="bitfields">1110</td><td>WO</td><td><a href="AArch32-cnthp_cval.html">CNTHP_CVAL</a></td><td>CNTHP_CVAL</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">000:m[3]</td><td>WO</td><td><a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;m></a></td><td>AMEVCNTR0[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">010:m[3]</td><td>WO</td><td><a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;m></a></td><td>AMEVCNTR1[]</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">1000</td><td class="bitfields">1110</td><td>-</td><td><a href="AArch32-cntpctss.html">CNTPCTSS</a></td><td>-</td></tr><tr><td class="bitfields">1111</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td>-</td><td><a href="AArch32-cntvctss.html">CNTVCTSS</a></td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="mrs_msr_32">
		        Accessed using MRS/MSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>R</th><th>M</th><th>M1</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">0</td><td class="bitfields">1</td><td class="bitfields">1110</td><td><a href="AArch32-elr_hyp.html">ELR_hyp</a></td></tr><tr><td class="bitfields">1</td><td class="bitfields">0</td><td class="bitfields">1110</td><td><a href="AArch32-spsr_fiq.html">SPSR_fiq</a></td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">0000</td><td><a href="AArch32-spsr_irq.html">SPSR_irq</a></td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">0010</td><td><a href="AArch32-spsr_svc.html">SPSR_svc</a></td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">0100</td><td><a href="AArch32-spsr_abt.html">SPSR_abt</a></td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">0110</td><td><a href="AArch32-spsr_und.html">SPSR_und</a></td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">1100</td><td><a href="AArch32-spsr_mon.html">SPSR_mon</a></td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">1110</td><td><a href="AArch32-spsr_hyp.html">SPSR_hyp</a></td></tr></tbody></table><h2 class="sysregindex"><a id="vmrs_vmsr_32">
		        Accessed using VMRS/VMSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>reg</th><th>Access</th><th>Mnemonic</th><th>Register</th></tr></thead><tbody><tr><td>0000</td><td>RO</td><td><a href="AArch32-fpsid.html">FPSID</a></td><td>FPSID</td></tr><tr><td>0001</td><td>RW</td><td><a href="AArch32-fpscr.html">FPSCR</a></td><td>FPSCR</td></tr><tr><td>0101</td><td>RO</td><td><a href="AArch32-mvfr2.html">MVFR2</a></td><td>MVFR2</td></tr><tr><td>0110</td><td>RO</td><td><a href="AArch32-mvfr1.html">MVFR1</a></td><td>MVFR1</td></tr><tr><td>0111</td><td>RO</td><td><a href="AArch32-mvfr0.html">MVFR0</a></td><td>MVFR0</td></tr><tr><td>1000</td><td>RW</td><td><a href="AArch32-fpexc.html">FPEXC</a></td><td>FPEXC</td></tr></tbody></table><h2>Registers and operations in AArch64</h2><h2 class="sysregindex"><a id="at_64">
		        Accessed using AT:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td><a href="AArch64-at-s1e1r.html">AT S1E1R</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td><a href="AArch64-at-s1e1w.html">AT S1E1W</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">010</td><td><a href="AArch64-at-s1e0r.html">AT S1E0R</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">011</td><td><a href="AArch64-at-s1e0w.html">AT S1E0W</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">000</td><td><a href="AArch64-at-s1e1rp.html">AT S1E1RP</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">001</td><td><a href="AArch64-at-s1e1wp.html">AT S1E1WP</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td><a href="AArch64-at-s1e2r.html">AT S1E2R</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td><a href="AArch64-at-s1e2w.html">AT S1E2W</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">100</td><td><a href="AArch64-at-s12e1r.html">AT S12E1R</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">101</td><td><a href="AArch64-at-s12e1w.html">AT S12E1W</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td><a href="AArch64-at-s12e0r.html">AT S12E0R</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">111</td><td><a href="AArch64-at-s12e0w.html">AT S12E0W</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td><a href="AArch64-at-s1e3r.html">AT S1E3R</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td><a href="AArch64-at-s1e3w.html">AT S1E3W</a></td></tr></tbody></table><h2 class="sysregindex"><a id="brb_64">
		        Accessed using BRB:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">100</td><td><a href="AArch64-brb-iall.html">BRB IALL</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-brb-inj.html">BRB INJ</a></td></tr></tbody></table><h2 class="sysregindex"><a id="cfp_64">
		        Accessed using CFP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">100</td><td><a href="AArch64-cfp-rctx.html">CFP RCTX</a></td></tr></tbody></table><h2 class="sysregindex"><a id="cpp_64">
		        Accessed using CPP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">111</td><td><a href="AArch64-cpp-rctx.html">CPP RCTX</a></td></tr></tbody></table><h2 class="sysregindex"><a id="dc_64">
		        Accessed using DC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-dc-ivac.html">DC IVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">010</td><td><a href="AArch64-dc-isw.html">DC ISW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">011</td><td><a href="AArch64-dc-igvac.html">DC IGVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">100</td><td><a href="AArch64-dc-igsw.html">DC IGSW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-dc-igdvac.html">DC IGDVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">110</td><td><a href="AArch64-dc-igdsw.html">DC IGDSW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">010</td><td><a href="AArch64-dc-csw.html">DC CSW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">100</td><td><a href="AArch64-dc-cgsw.html">DC CGSW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">110</td><td><a href="AArch64-dc-cgdsw.html">DC CGDSW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">010</td><td><a href="AArch64-dc-cisw.html">DC CISW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">100</td><td><a href="AArch64-dc-cigsw.html">DC CIGSW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">110</td><td><a href="AArch64-dc-cigdsw.html">DC CIGDSW</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">001</td><td><a href="AArch64-dc-zva.html">DC ZVA</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">011</td><td><a href="AArch64-dc-gva.html">DC GVA</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">100</td><td><a href="AArch64-dc-gzva.html">DC GZVA</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">001</td><td><a href="AArch64-dc-cvac.html">DC CVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">011</td><td><a href="AArch64-dc-cgvac.html">DC CGVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">101</td><td><a href="AArch64-dc-cgdvac.html">DC CGDVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1011</td><td class="bitfields">001</td><td><a href="AArch64-dc-cvau.html">DC CVAU</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1100</td><td class="bitfields">001</td><td><a href="AArch64-dc-cvap.html">DC CVAP</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1100</td><td class="bitfields">011</td><td><a href="AArch64-dc-cgvap.html">DC CGVAP</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1100</td><td class="bitfields">101</td><td><a href="AArch64-dc-cgdvap.html">DC CGDVAP</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1101</td><td class="bitfields">001</td><td><a href="AArch64-dc-cvadp.html">DC CVADP</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1101</td><td class="bitfields">011</td><td><a href="AArch64-dc-cgvadp.html">DC CGVADP</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1101</td><td class="bitfields">101</td><td><a href="AArch64-dc-cgdvadp.html">DC CGDVADP</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">001</td><td><a href="AArch64-dc-civac.html">DC CIVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">011</td><td><a href="AArch64-dc-cigvac.html">DC CIGVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">101</td><td><a href="AArch64-dc-cigdvac.html">DC CIGDVAC</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">000</td><td><a href="AArch64-dc-cipae.html">DC CIPAE</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">111</td><td><a href="AArch64-dc-cigdpae.html">DC CIGDPAE</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">001</td><td><a href="AArch64-dc-cipapa.html">DC CIPAPA</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">101</td><td><a href="AArch64-dc-cigdpapa.html">DC CIGDPAPA</a></td></tr></tbody></table><h2 class="sysregindex"><a id="dvp_64">
		        Accessed using DVP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-dvp-rctx.html">DVP RCTX</a></td></tr></tbody></table><h2 class="sysregindex"><a id="ic_64">
		        Accessed using IC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0001</td><td class="bitfields">000</td><td><a href="AArch64-ic-ialluis.html">IC IALLUIS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">000</td><td><a href="AArch64-ic-iallu.html">IC IALLU</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-ic-ivau.html">IC IVAU</a></td></tr></tbody></table><h2 class="sysregindex"><a id="mrs_msr_64">
		        Accessed using MRS/MSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Access</th><th>Mnemonic</th><th>Register</th></tr></thead><tbody><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-osdtrrx_el1.html">OSDTRRX_EL1</a></td><td>OSDTRRX_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mdccint_el1.html">MDCCINT_EL1</a></td><td>MDCCINT_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-mdscr_el1.html">MDSCR_EL1</a></td><td>MDSCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-osdtrtx_el1.html">OSDTRTX_EL1</a></td><td>OSDTRTX_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-mdselr_el1.html">MDSELR_EL1</a></td><td>MDSELR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-oseccr_el1.html">OSECCR_EL1</a></td><td>OSECCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;m>_EL1</a></td><td>DBGBVR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;m>_EL1</a></td><td>DBGBVR_EL1[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;m>_EL1</a></td><td>DBGBCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;m>_EL1</a></td><td>DBGBCR_EL1[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;m>_EL1</a></td><td>DBGWVR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;m>_EL1</a></td><td>DBGWVR_EL1[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;m>_EL1</a></td><td>DBGWCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;m>_EL1</a></td><td>DBGWCR_EL1[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-mdrar_el1.html">MDRAR_EL1</a></td><td>MDRAR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>WO</td><td><a href="AArch64-oslar_el1.html">OSLAR_EL1</a></td><td>OSLAR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-oslsr_el1.html">OSLSR_EL1</a></td><td>OSLSR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-osdlr_el1.html">OSDLR_EL1</a></td><td>OSDLR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a></td><td>DBGPRCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a></td><td>DBGCLAIMSET_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a></td><td>DBGCLAIMCLR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a></td><td>DBGAUTHSTATUS_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">00:m[0]</td><td>RO</td><td><a href="AArch64-spmcgcrn_el1.html">SPMCGCR&lt;m>_EL1</a></td><td>SPMCGCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmaccessr_el1.html">SPMACCESSR_EL1</a></td><td>SPMACCESSR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmaccessr_el1.html">SPMACCESSR_EL1</a></td><td>SPMACCESSR_EL2</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmaccessr_el2.html">SPMACCESSR_EL1</a></td><td>SPMACCESSR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmaccessr_el2.html">SPMACCESSR_EL1</a></td><td>SPMACCESSR_EL2</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-spmiidr_el1.html">SPMIIDR_EL1</a></td><td>SPMIIDR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-spmdevarch_el1.html">SPMDEVARCH_EL1</a></td><td>SPMDEVARCH_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-spmdevaff_el1.html">SPMDEVAFF_EL1</a></td><td>SPMDEVAFF_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-spmcfgr_el1.html">SPMCFGR_EL1</a></td><td>SPMCFGR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-spmintenset_el1.html">SPMINTENSET_EL1</a></td><td>SPMINTENSET_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-spmintenclr_el1.html">SPMINTENCLR_EL1</a></td><td>SPMINTENCLR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-pmccntsvr_el1.html">PMCCNTSVR_EL1</a></td><td>PMCCNTSVR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">10:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RO</td><td><a href="AArch64-pmevcntsvrn_el1.html">PMEVCNTSVR&lt;m>_EL1</a></td><td>PMEVCNTSVR_EL1[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-pmicntsvr_el1.html">PMICNTSVR_EL1</a></td><td>PMICNTSVR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trctraceidr.html">TRCTRACEIDR</a></td><td>TRCTRACEIDR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trcvictlr.html">TRCVICTLR</a></td><td>TRCVICTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-trcidr8.html">TRCIDR8</a></td><td>TRCIDR8</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-trcimspec0.html">TRCIMSPEC0</a></td><td>TRCIMSPEC0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a></td><td>TRCPRGCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trcqctlr.html">TRCQCTLR</a></td><td>TRCQCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trcviiectlr.html">TRCVIIECTLR</a></td><td>TRCVIIECTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-trcidr9.html">TRCIDR9</a></td><td>TRCIDR9</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trciteedcr.html">TRCITEEDCR</a></td><td>TRCITEEDCR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trcvissctlr.html">TRCVISSCTLR</a></td><td>TRCVISSCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-trcidr10.html">TRCIDR10</a></td><td>TRCIDR10</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-trcstatr.html">TRCSTATR</a></td><td>TRCSTATR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trcvipcssctlr.html">TRCVIPCSSCTLR</a></td><td>TRCVIPCSSCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-trcidr11.html">TRCIDR11</a></td><td>TRCIDR11</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">00:m[1:0]</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-trcseqevrn.html">TRCSEQEVR&lt;m></a></td><td>TRCSEQEVR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">00:m[1:0]</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-trccntrldvrn.html">TRCCNTRLDVR&lt;m></a></td><td>TRCCNTRLDVR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trcconfigr.html">TRCCONFIGR</a></td><td>TRCCONFIGR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-trcidr12.html">TRCIDR12</a></td><td>TRCIDR12</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-trcidr13.html">TRCIDR13</a></td><td>TRCIDR13</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a></td><td>TRCAUXCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-trcseqrstevr.html">TRCSEQRSTEVR</a></td><td>TRCSEQRSTEVR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-trcseqstr.html">TRCSEQSTR</a></td><td>TRCSEQSTR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">01:m[1:0]</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-trccntctlrn.html">TRCCNTCTLR&lt;m></a></td><td>TRCCNTCTLR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;m></a></td><td>TRCIMSPEC[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trceventctl0r.html">TRCEVENTCTL0R</a></td><td>TRCEVENTCTL0R</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1000</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcidr0.html">TRCIDR0</a></td><td>TRCIDR0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trceventctl1r.html">TRCEVENTCTL1R</a></td><td>TRCEVENTCTL1R</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1001</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcidr1.html">TRCIDR1</a></td><td>TRCIDR1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trcrsr.html">TRCRSR</a></td><td>TRCRSR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1010</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcidr2.html">TRCIDR2</a></td><td>TRCIDR2</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trcstallctlr.html">TRCSTALLCTLR</a></td><td>TRCSTALLCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcidr3.html">TRCIDR3</a></td><td>TRCIDR3</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">10:m[1:0]</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-trcextinselrn.html">TRCEXTINSELR&lt;m></a></td><td>TRCEXTINSELR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">10:m[1:0]</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-trccntvrn.html">TRCCNTVR&lt;m></a></td><td>TRCCNTVR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trctsctlr.html">TRCTSCTLR</a></td><td>TRCTSCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcidr4.html">TRCIDR4</a></td><td>TRCIDR4</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trcsyncpr.html">TRCSYNCPR</a></td><td>TRCSYNCPR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1101</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcidr5.html">TRCIDR5</a></td><td>TRCIDR5</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trcccctlr.html">TRCCCCTLR</a></td><td>TRCCCCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcidr6.html">TRCIDR6</a></td><td>TRCIDR6</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1111</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trcbbctlr.html">TRCBBCTLR</a></td><td>TRCBBCTLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1111</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcidr7.html">TRCIDR7</a></td><td>TRCIDR7</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-trcoslsr.html">TRCOSLSR</a></td><td>TRCOSLSR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trcssccrn.html">TRCSSCCR&lt;m></a></td><td>TRCSSCCR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-trcsspcicrn.html">TRCSSPCICR&lt;m></a></td><td>TRCSSPCICR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">1:m[2:0]</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;m></a></td><td>TRCSSCSR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">m[3:0]</td><td class="bitfields">00:m[4]</td><td>RW</td><td><a href="AArch64-trcrsctlrn.html">TRCRSCTLR&lt;m></a></td><td>TRCRSCTLR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0010</td><td class="bitfields">m[2:0]:0</td><td class="bitfields">00:m[3]</td><td>RW</td><td><a href="AArch64-trcacvrn.html">TRCACVR&lt;m></a></td><td>TRCACVR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0010</td><td class="bitfields">m[2:0]:0</td><td class="bitfields">01:m[3]</td><td>RW</td><td><a href="AArch64-trcacatrn.html">TRCACATR&lt;m></a></td><td>TRCACATR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trccidcctlr0.html">TRCCIDCCTLR0</a></td><td>TRCCIDCCTLR0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trccidcctlr1.html">TRCCIDCCTLR1</a></td><td>TRCCIDCCTLR1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trcvmidcctlr0.html">TRCVMIDCCTLR0</a></td><td>TRCVMIDCCTLR0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trcvmidcctlr1.html">TRCVMIDCCTLR1</a></td><td>TRCVMIDCCTLR1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">m[2:0]:0</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trccidcvrn.html">TRCCIDCVR&lt;m></a></td><td>TRCCIDCVR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">m[2:0]:0</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trcvmidcvrn.html">TRCVMIDCVR&lt;m></a></td><td>TRCVMIDCVR[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trcdevid.html">TRCDEVID</a></td><td>TRCDEVID</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-trcclaimset.html">TRCCLAIMSET</a></td><td>TRCCLAIMSET</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-trcclaimclr.html">TRCCLAIMCLR</a></td><td>TRCCLAIMCLR</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-trcauthstatus.html">TRCAUTHSTATUS</a></td><td>TRCAUTHSTATUS</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">1111</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-trcdevarch.html">TRCDEVARCH</a></td><td>TRCDEVARCH</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1000</td><td class="bitfields">m[3:0]</td><td class="bitfields">m[4]:00</td><td>RO</td><td><a href="AArch64-brbinfn_el1.html">BRBINF&lt;m>_EL1</a></td><td>BRBINF_EL1[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1000</td><td class="bitfields">m[3:0]</td><td class="bitfields">m[4]:01</td><td>RO</td><td><a href="AArch64-brbsrcn_el1.html">BRBSRC&lt;m>_EL1</a></td><td>BRBSRC_EL1[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1000</td><td class="bitfields">m[3:0]</td><td class="bitfields">m[4]:10</td><td>RO</td><td><a href="AArch64-brbtgtn_el1.html">BRBTGT&lt;m>_EL1</a></td><td>BRBTGT_EL1[]</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-brbcr_el1.html">BRBCR_EL1</a></td><td>BRBCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-brbcr_el1.html">BRBCR_EL1</a></td><td>BRBCR_EL2</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-brbcr_el2.html">BRBCR_EL1</a></td><td>BRBCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-brbcr_el2.html">BRBCR_EL1</a></td><td>BRBCR_EL2</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-brbfcr_el1.html">BRBFCR_EL1</a></td><td>BRBFCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-brbts_el1.html">BRBTS_EL1</a></td><td>BRBTS_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-brbinfinj_el1.html">BRBINFINJ_EL1</a></td><td>BRBINFINJ_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-brbsrcinj_el1.html">BRBSRCINJ_EL1</a></td><td>BRBSRCINJ_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-brbtgtinj_el1.html">BRBTGTINJ_EL1</a></td><td>BRBTGTINJ_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-brbidr0_el1.html">BRBIDR0_EL1</a></td><td>BRBIDR0_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-mdccsr_el0.html">MDCCSR_EL0</a></td><td>MDCCSR_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a></td><td>DBGDTR_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a></td><td>DBGDTRRX_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>WO</td><td><a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a></td><td>DBGDTRTX_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spmcr_el0.html">SPMCR_EL0</a></td><td>SPMCR_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-spmcntenset_el0.html">SPMCNTENSET_EL0</a></td><td>SPMCNTENSET_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-spmcntenclr_el0.html">SPMCNTENCLR_EL0</a></td><td>SPMCNTENCLR_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmovsclr_el0.html">SPMOVSCLR_EL0</a></td><td>SPMOVSCLR_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-spmselr_el0.html">SPMSELR_EL0</a></td><td>SPMSELR_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmovsset_el0.html">SPMOVSSET_EL0</a></td><td>SPMOVSSET_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">000:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-spmevcntrn_el0.html">SPMEVCNTR&lt;m>_EL0</a></td><td>SPMEVCNTR_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">001:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-spmevtypern_el0.html">SPMEVTYPER&lt;m>_EL0</a></td><td>SPMEVTYPER_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">010:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-spmevfiltrn_el0.html">SPMEVFILTR&lt;m>_EL0</a></td><td>SPMEVFILTR_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">011:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-spmevfilt2rn_el0.html">SPMEVFILT2R&lt;m>_EL0</a></td><td>SPMEVFILT2R_EL0</td></tr><tr><td class="bitfields">10</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-dbgvcr32_el2.html">DBGVCR32_EL2</a></td><td>DBGVCR32_EL2</td></tr><tr><td class="bitfields">10</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-brbcr_el2.html">BRBCR_EL2</a></td><td>BRBCR_EL2</td></tr><tr><td class="bitfields">10</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmaccessr_el2.html">SPMACCESSR_EL2</a></td><td>SPMACCESSR_EL2</td></tr><tr><td class="bitfields">10</td><td class="bitfields">101</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-brbcr_el1.html">BRBCR_EL12</a></td><td>BRBCR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">101</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmaccessr_el1.html">SPMACCESSR_EL12</a></td><td>SPMACCESSR_EL1</td></tr><tr><td class="bitfields">10</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spmaccessr_el3.html">SPMACCESSR_EL3</a></td><td>SPMACCESSR_EL3</td></tr><tr><td class="bitfields">10</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-spmrootcr_el3.html">SPMROOTCR_EL3</a></td><td>SPMROOTCR_EL3</td></tr><tr><td class="bitfields">10</td><td class="bitfields">111</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-spmscr_el1.html">SPMSCR_EL1</a></td><td>SPMSCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-midr_el1.html">MIDR_EL1</a></td><td>MIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-midr_el1.html">MIDR_EL1</a></td><td>VPIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-vpidr_el2.html">MIDR_EL1</a></td><td>MIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-vpidr_el2.html">MIDR_EL1</a></td><td>VPIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-mpidr_el1.html">MPIDR_EL1</a></td><td>MPIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-mpidr_el1.html">MPIDR_EL1</a></td><td>VMPIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-vmpidr_el2.html">MPIDR_EL1</a></td><td>MPIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-vmpidr_el2.html">MPIDR_EL1</a></td><td>VMPIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-revidr_el1.html">REVIDR_EL1</a></td><td>REVIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-id_pfr0_el1.html">ID_PFR0_EL1</a></td><td>ID_PFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-id_pfr1_el1.html">ID_PFR1_EL1</a></td><td>ID_PFR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-id_dfr0_el1.html">ID_DFR0_EL1</a></td><td>ID_DFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch64-id_afr0_el1.html">ID_AFR0_EL1</a></td><td>ID_AFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-id_mmfr0_el1.html">ID_MMFR0_EL1</a></td><td>ID_MMFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-id_mmfr1_el1.html">ID_MMFR1_EL1</a></td><td>ID_MMFR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-id_mmfr2_el1.html">ID_MMFR2_EL1</a></td><td>ID_MMFR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-id_mmfr3_el1.html">ID_MMFR3_EL1</a></td><td>ID_MMFR3_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-id_isar0_el1.html">ID_ISAR0_EL1</a></td><td>ID_ISAR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-id_isar1_el1.html">ID_ISAR1_EL1</a></td><td>ID_ISAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-id_isar2_el1.html">ID_ISAR2_EL1</a></td><td>ID_ISAR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch64-id_isar3_el1.html">ID_ISAR3_EL1</a></td><td>ID_ISAR3_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-id_isar4_el1.html">ID_ISAR4_EL1</a></td><td>ID_ISAR4_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-id_isar5_el1.html">ID_ISAR5_EL1</a></td><td>ID_ISAR5_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-id_mmfr4_el1.html">ID_MMFR4_EL1</a></td><td>ID_MMFR4_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-id_isar6_el1.html">ID_ISAR6_EL1</a></td><td>ID_ISAR6_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-mvfr0_el1.html">MVFR0_EL1</a></td><td>MVFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-mvfr1_el1.html">MVFR1_EL1</a></td><td>MVFR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-mvfr2_el1.html">MVFR2_EL1</a></td><td>MVFR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-id_pfr2_el1.html">ID_PFR2_EL1</a></td><td>ID_PFR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-id_dfr1_el1.html">ID_DFR1_EL1</a></td><td>ID_DFR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-id_mmfr5_el1.html">ID_MMFR5_EL1</a></td><td>ID_MMFR5_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a></td><td>ID_AA64PFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-id_aa64pfr1_el1.html">ID_AA64PFR1_EL1</a></td><td>ID_AA64PFR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-id_aa64pfr2_el1.html">ID_AA64PFR2_EL1</a></td><td>ID_AA64PFR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a></td><td>ID_AA64ZFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-id_aa64smfr0_el1.html">ID_AA64SMFR0_EL1</a></td><td>ID_AA64SMFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a></td><td>ID_AA64DFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-id_aa64dfr1_el1.html">ID_AA64DFR1_EL1</a></td><td>ID_AA64DFR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-id_aa64afr0_el1.html">ID_AA64AFR0_EL1</a></td><td>ID_AA64AFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-id_aa64afr1_el1.html">ID_AA64AFR1_EL1</a></td><td>ID_AA64AFR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-id_aa64isar0_el1.html">ID_AA64ISAR0_EL1</a></td><td>ID_AA64ISAR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-id_aa64isar1_el1.html">ID_AA64ISAR1_EL1</a></td><td>ID_AA64ISAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-id_aa64isar2_el1.html">ID_AA64ISAR2_EL1</a></td><td>ID_AA64ISAR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a></td><td>ID_AA64MMFR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-id_aa64mmfr1_el1.html">ID_AA64MMFR1_EL1</a></td><td>ID_AA64MMFR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-id_aa64mmfr2_el1.html">ID_AA64MMFR2_EL1</a></td><td>ID_AA64MMFR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch64-id_aa64mmfr3_el1.html">ID_AA64MMFR3_EL1</a></td><td>ID_AA64MMFR3_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-id_aa64mmfr4_el1.html">ID_AA64MMFR4_EL1</a></td><td>ID_AA64MMFR4_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a></td><td>SCTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a></td><td>SCTLR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sctlr_el2.html">SCTLR_EL1</a></td><td>SCTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sctlr_el2.html">SCTLR_EL1</a></td><td>SCTLR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-actlr_el1.html">ACTLR_EL1</a></td><td>ACTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cpacr_el1.html">CPACR_EL1</a></td><td>CPACR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cpacr_el1.html">CPACR_EL1</a></td><td>CPTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cptr_el2.html">CPACR_EL1</a></td><td>CPACR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cptr_el2.html">CPACR_EL1</a></td><td>CPTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a></td><td>SCTLR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a></td><td>SCTLR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-sctlr2_el2.html">SCTLR2_EL1</a></td><td>SCTLR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-sctlr2_el2.html">SCTLR2_EL1</a></td><td>SCTLR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-rgsr_el1.html">RGSR_EL1</a></td><td>RGSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-gcr_el1.html">GCR_EL1</a></td><td>GCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-zcr_el1.html">ZCR_EL1</a></td><td>ZCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-zcr_el1.html">ZCR_EL1</a></td><td>ZCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-zcr_el2.html">ZCR_EL1</a></td><td>ZCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-zcr_el2.html">ZCR_EL1</a></td><td>ZCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trfcr_el1.html">TRFCR_EL1</a></td><td>TRFCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trfcr_el1.html">TRFCR_EL1</a></td><td>TRFCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trfcr_el2.html">TRFCR_EL1</a></td><td>TRFCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trfcr_el2.html">TRFCR_EL1</a></td><td>TRFCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-trcitecr_el1.html">TRCITECR_EL1</a></td><td>TRCITECR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-trcitecr_el1.html">TRCITECR_EL1</a></td><td>TRCITECR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-trcitecr_el2.html">TRCITECR_EL1</a></td><td>TRCITECR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-trcitecr_el2.html">TRCITECR_EL1</a></td><td>TRCITECR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-smpri_el1.html">SMPRI_EL1</a></td><td>SMPRI_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-smcr_el1.html">SMCR_EL1</a></td><td>SMCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-smcr_el1.html">SMCR_EL1</a></td><td>SMCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-smcr_el2.html">SMCR_EL1</a></td><td>SMCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-smcr_el2.html">SMCR_EL1</a></td><td>SMCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a></td><td>TTBR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a></td><td>TTBR0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-ttbr0_el2.html">TTBR0_EL1</a></td><td>TTBR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-ttbr0_el2.html">TTBR0_EL1</a></td><td>TTBR0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a></td><td>TTBR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a></td><td>TTBR1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-ttbr1_el2.html">TTBR1_EL1</a></td><td>TTBR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-ttbr1_el2.html">TTBR1_EL1</a></td><td>TTBR1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tcr_el1.html">TCR_EL1</a></td><td>TCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tcr_el1.html">TCR_EL1</a></td><td>TCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tcr_el2.html">TCR_EL1</a></td><td>TCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tcr_el2.html">TCR_EL1</a></td><td>TCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-tcr2_el1.html">TCR2_EL1</a></td><td>TCR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-tcr2_el1.html">TCR2_EL1</a></td><td>TCR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-tcr2_el2.html">TCR2_EL1</a></td><td>TCR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-tcr2_el2.html">TCR2_EL1</a></td><td>TCR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-apiakeylo_el1.html">APIAKeyLo_EL1</a></td><td>APIAKeyLo_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-apiakeyhi_el1.html">APIAKeyHi_EL1</a></td><td>APIAKeyHi_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-apibkeylo_el1.html">APIBKeyLo_EL1</a></td><td>APIBKeyLo_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-apibkeyhi_el1.html">APIBKeyHi_EL1</a></td><td>APIBKeyHi_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-apdakeylo_el1.html">APDAKeyLo_EL1</a></td><td>APDAKeyLo_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-apdakeyhi_el1.html">APDAKeyHi_EL1</a></td><td>APDAKeyHi_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-apdbkeylo_el1.html">APDBKeyLo_EL1</a></td><td>APDBKeyLo_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-apdbkeyhi_el1.html">APDBKeyHi_EL1</a></td><td>APDBKeyHi_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-apgakeylo_el1.html">APGAKeyLo_EL1</a></td><td>APGAKeyLo_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-apgakeyhi_el1.html">APGAKeyHi_EL1</a></td><td>APGAKeyHi_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-gcscr_el1.html">GCSCR_EL1</a></td><td>GCSCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-gcscr_el1.html">GCSCR_EL1</a></td><td>GCSCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-gcscr_el2.html">GCSCR_EL1</a></td><td>GCSCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-gcscr_el2.html">GCSCR_EL1</a></td><td>GCSCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-gcspr_el1.html">GCSPR_EL1</a></td><td>GCSPR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-gcspr_el1.html">GCSPR_EL1</a></td><td>GCSPR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-gcspr_el2.html">GCSPR_EL1</a></td><td>GCSPR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-gcspr_el2.html">GCSPR_EL1</a></td><td>GCSPR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-gcscre0_el1.html">GCSCRE0_EL1</a></td><td>GCSCRE0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el1.html">SPSR_EL1</a></td><td>SPSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el1.html">SPSR_EL1</a></td><td>SPSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el2.html">SPSR_EL1</a></td><td>SPSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el2.html">SPSR_EL1</a></td><td>SPSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el1.html">ELR_EL1</a></td><td>ELR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el1.html">ELR_EL1</a></td><td>ELR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el2.html">ELR_EL1</a></td><td>ELR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el2.html">ELR_EL1</a></td><td>ELR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sp_el0.html">SP_EL0</a></td><td>SP_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-spsel.html">SPSel</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>-</td><td><a href="AArch64-currentel.html">CurrentEL</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>-</td><td><a href="AArch64-pan.html">PAN</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>-</td><td><a href="AArch64-uao.html">UAO</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-allint.html">ALLINT</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>-</td><td><a href="AArch64-pm.html">PM</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-icc_pmr_el1.html">ICC_PMR_EL1</a></td><td>ICC_PMR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-icc_pmr_el1.html">ICC_PMR_EL1</a></td><td>ICV_PMR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-icv_pmr_el1.html">ICC_PMR_EL1</a></td><td>ICC_PMR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-icv_pmr_el1.html">ICC_PMR_EL1</a></td><td>ICV_PMR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-afsr0_el1.html">AFSR0_EL1</a></td><td>AFSR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-afsr0_el1.html">AFSR0_EL1</a></td><td>AFSR0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-afsr0_el2.html">AFSR0_EL1</a></td><td>AFSR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-afsr0_el2.html">AFSR0_EL1</a></td><td>AFSR0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-afsr1_el1.html">AFSR1_EL1</a></td><td>AFSR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-afsr1_el1.html">AFSR1_EL1</a></td><td>AFSR1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-afsr1_el2.html">AFSR1_EL1</a></td><td>AFSR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-afsr1_el2.html">AFSR1_EL1</a></td><td>AFSR1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el1.html">ESR_EL1</a></td><td>ESR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el1.html">ESR_EL1</a></td><td>ESR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el2.html">ESR_EL1</a></td><td>ESR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el2.html">ESR_EL1</a></td><td>ESR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a></td><td>ERRIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a></td><td>ERRSELR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-erxgsr_el1.html">ERXGSR_EL1</a></td><td>ERXGSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-erxfr_el1.html">ERXFR_EL1</a></td><td>ERXFR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-erxctlr_el1.html">ERXCTLR_EL1</a></td><td>ERXCTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-erxstatus_el1.html">ERXSTATUS_EL1</a></td><td>ERXSTATUS_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-erxaddr_el1.html">ERXADDR_EL1</a></td><td>ERXADDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-erxpfgf_el1.html">ERXPFGF_EL1</a></td><td>ERXPFGF_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-erxpfgctl_el1.html">ERXPFGCTL_EL1</a></td><td>ERXPFGCTL_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-erxpfgcdn_el1.html">ERXPFGCDN_EL1</a></td><td>ERXPFGCDN_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-erxmisc0_el1.html">ERXMISC0_EL1</a></td><td>ERXMISC0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-erxmisc1_el1.html">ERXMISC1_EL1</a></td><td>ERXMISC1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-erxmisc2_el1.html">ERXMISC2_EL1</a></td><td>ERXMISC2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-erxmisc3_el1.html">ERXMISC3_EL1</a></td><td>ERXMISC3_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el1.html">TFSR_EL1</a></td><td>TFSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el1.html">TFSR_EL1</a></td><td>TFSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el2.html">TFSR_EL1</a></td><td>TFSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el2.html">TFSR_EL1</a></td><td>TFSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-tfsre0_el1.html">TFSRE0_EL1</a></td><td>TFSRE0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el1.html">FAR_EL1</a></td><td>FAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el1.html">FAR_EL1</a></td><td>FAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el2.html">FAR_EL1</a></td><td>FAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el2.html">FAR_EL1</a></td><td>FAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-pfar_el1.html">PFAR_EL1</a></td><td>PFAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-pfar_el1.html">PFAR_EL1</a></td><td>PFAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-par_el1.html">PAR_EL1</a></td><td>PAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmscr_el1.html">PMSCR_EL1</a></td><td>PMSCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmscr_el1.html">PMSCR_EL1</a></td><td>PMSCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmscr_el2.html">PMSCR_EL1</a></td><td>PMSCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmscr_el2.html">PMSCR_EL1</a></td><td>PMSCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-pmsnevfr_el1.html">PMSNEVFR_EL1</a></td><td>PMSNEVFR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pmsicr_el1.html">PMSICR_EL1</a></td><td>PMSICR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a></td><td>PMSIRR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a></td><td>PMSFCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a></td><td>PMSEVFR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-pmslatfr_el1.html">PMSLATFR_EL1</a></td><td>PMSLATFR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-pmsidr_el1.html">PMSIDR_EL1</a></td><td>PMSIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmblimitr_el1.html">PMBLIMITR_EL1</a></td><td>PMBLIMITR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-pmbptr_el1.html">PMBPTR_EL1</a></td><td>PMBPTR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a></td><td>PMBSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-pmsdsfr_el1.html">PMSDSFR_EL1</a></td><td>PMSDSFR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-pmbidr_el1.html">PMBIDR_EL1</a></td><td>PMBIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-trblimitr_el1.html">TRBLIMITR_EL1</a></td><td>TRBLIMITR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trbptr_el1.html">TRBPTR_EL1</a></td><td>TRBPTR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-trbbaser_el1.html">TRBBASER_EL1</a></td><td>TRBBASER_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-trbsr_el1.html">TRBSR_EL1</a></td><td>TRBSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-trbmar_el1.html">TRBMAR_EL1</a></td><td>TRBMAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-trbmpam_el1.html">TRBMPAM_EL1</a></td><td>TRBMPAM_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-trbtrg_el1.html">TRBTRG_EL1</a></td><td>TRBTRG_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-trbidr_el1.html">TRBIDR_EL1</a></td><td>TRBIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pmsscr_el1.html">PMSSCR_EL1</a></td><td>PMSSCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a></td><td>PMINTENSET_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a></td><td>PMINTENCLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-pmuacr_el1.html">PMUACR_EL1</a></td><td>PMUACR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-pmecr_el1.html">PMECR_EL1</a></td><td>PMECR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-pmmir_el1.html">PMMIR_EL1</a></td><td>PMMIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-pmiar_el1.html">PMIAR_EL1</a></td><td>PMIAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mair_el1.html">MAIR_EL1</a></td><td>MAIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mair_el1.html">MAIR_EL1</a></td><td>MAIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mair_el2.html">MAIR_EL1</a></td><td>MAIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mair_el2.html">MAIR_EL1</a></td><td>MAIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mair2_el1.html">MAIR2_EL1</a></td><td>MAIR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mair2_el1.html">MAIR2_EL1</a></td><td>MAIR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mair2_el2.html">MAIR2_EL1</a></td><td>MAIR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mair2_el2.html">MAIR2_EL1</a></td><td>MAIR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pire0_el1.html">PIRE0_EL1</a></td><td>PIRE0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pire0_el1.html">PIRE0_EL1</a></td><td>PIRE0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pire0_el2.html">PIRE0_EL1</a></td><td>PIRE0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pire0_el2.html">PIRE0_EL1</a></td><td>PIRE0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pir_el1.html">PIR_EL1</a></td><td>PIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pir_el1.html">PIR_EL1</a></td><td>PIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pir_el2.html">PIR_EL1</a></td><td>PIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pir_el2.html">PIR_EL1</a></td><td>PIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-por_el1.html">POR_EL1</a></td><td>POR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-por_el1.html">POR_EL1</a></td><td>POR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-por_el2.html">POR_EL1</a></td><td>POR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-por_el2.html">POR_EL1</a></td><td>POR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-s2por_el1.html">S2POR_EL1</a></td><td>S2POR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amair_el1.html">AMAIR_EL1</a></td><td>AMAIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amair_el1.html">AMAIR_EL1</a></td><td>AMAIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amair_el2.html">AMAIR_EL1</a></td><td>AMAIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amair_el2.html">AMAIR_EL1</a></td><td>AMAIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-amair2_el1.html">AMAIR2_EL1</a></td><td>AMAIR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-amair2_el1.html">AMAIR2_EL1</a></td><td>AMAIR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-amair2_el2.html">AMAIR2_EL1</a></td><td>AMAIR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-amair2_el2.html">AMAIR2_EL1</a></td><td>AMAIR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-lorsa_el1.html">LORSA_EL1</a></td><td>LORSA_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-lorea_el1.html">LOREA_EL1</a></td><td>LOREA_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-lorn_el1.html">LORN_EL1</a></td><td>LORN_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-lorc_el1.html">LORC_EL1</a></td><td>LORC_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-mpamidr_el1.html">MPAMIDR_EL1</a></td><td>MPAMIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-lorid_el1.html">LORID_EL1</a></td><td>LORID_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpam1_el1.html">MPAM1_EL1</a></td><td>MPAM1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpam1_el1.html">MPAM1_EL1</a></td><td>MPAM2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpam2_el2.html">MPAM1_EL1</a></td><td>MPAM1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpam2_el2.html">MPAM1_EL1</a></td><td>MPAM2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mpam0_el1.html">MPAM0_EL1</a></td><td>MPAM0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-mpamsm_el1.html">MPAMSM_EL1</a></td><td>MPAMSM_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vbar_el1.html">VBAR_EL1</a></td><td>VBAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vbar_el1.html">VBAR_EL1</a></td><td>VBAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vbar_el2.html">VBAR_EL1</a></td><td>VBAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vbar_el2.html">VBAR_EL1</a></td><td>VBAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-rvbar_el1.html">RVBAR_EL1</a></td><td>RVBAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-rmr_el1.html">RMR_EL1</a></td><td>RMR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-isr_el1.html">ISR_EL1</a></td><td>ISR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-disr_el1.html">DISR_EL1</a></td><td>DISR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-disr_el1.html">DISR_EL1</a></td><td>VDISR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-vdisr_el2.html">DISR_EL1</a></td><td>DISR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-vdisr_el2.html">DISR_EL1</a></td><td>VDISR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-icc_iar0_el1.html">ICC_IAR0_EL1</a></td><td>ICC_IAR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-icc_iar0_el1.html">ICC_IAR0_EL1</a></td><td>ICV_IAR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-icv_iar0_el1.html">ICC_IAR0_EL1</a></td><td>ICC_IAR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-icv_iar0_el1.html">ICC_IAR0_EL1</a></td><td>ICV_IAR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a></td><td>ICC_EOIR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a></td><td>ICV_EOIR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icv_eoir0_el1.html">ICC_EOIR0_EL1</a></td><td>ICC_EOIR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icv_eoir0_el1.html">ICC_EOIR0_EL1</a></td><td>ICV_EOIR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-icc_hppir0_el1.html">ICC_HPPIR0_EL1</a></td><td>ICC_HPPIR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-icc_hppir0_el1.html">ICC_HPPIR0_EL1</a></td><td>ICV_HPPIR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-icv_hppir0_el1.html">ICC_HPPIR0_EL1</a></td><td>ICC_HPPIR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-icv_hppir0_el1.html">ICC_HPPIR0_EL1</a></td><td>ICV_HPPIR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a></td><td>ICC_BPR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a></td><td>ICV_BPR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icv_bpr0_el1.html">ICC_BPR0_EL1</a></td><td>ICC_BPR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icv_bpr0_el1.html">ICC_BPR0_EL1</a></td><td>ICV_BPR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td><a href="AArch64-icc_ap0rn_el1.html">ICC_AP0R&lt;m>_EL1</a></td><td>ICC_AP0R_EL1[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td><a href="AArch64-icc_ap0rn_el1.html">ICC_AP0R&lt;m>_EL1</a></td><td>ICV_AP0R_EL1[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td><a href="AArch64-icv_ap0rn_el1.html">ICC_AP0R&lt;m>_EL1</a></td><td>ICC_AP0R_EL1[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td><a href="AArch64-icv_ap0rn_el1.html">ICC_AP0R&lt;m>_EL1</a></td><td>ICV_AP0R_EL1[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-icc_ap1rn_el1.html">ICC_AP1R&lt;m>_EL1</a></td><td>ICC_AP1R_EL1[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-icc_ap1rn_el1.html">ICC_AP1R&lt;m>_EL1</a></td><td>ICC_AP1R_EL1_NS[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-icc_ap1rn_el1.html">ICC_AP1R&lt;m>_EL1</a></td><td>ICC_AP1R_EL1_S[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-icc_ap1rn_el1.html">ICC_AP1R&lt;m>_EL1</a></td><td>ICV_AP1R_EL1[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-icv_ap1rn_el1.html">ICC_AP1R&lt;m>_EL1</a></td><td>ICC_AP1R_EL1[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-icv_ap1rn_el1.html">ICC_AP1R&lt;m>_EL1</a></td><td>ICC_AP1R_EL1_NS[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-icv_ap1rn_el1.html">ICC_AP1R&lt;m>_EL1</a></td><td>ICC_AP1R_EL1_S[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-icv_ap1rn_el1.html">ICC_AP1R&lt;m>_EL1</a></td><td>ICV_AP1R_EL1[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-icc_nmiar1_el1.html">ICC_NMIAR1_EL1</a></td><td>ICC_NMIAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-icc_nmiar1_el1.html">ICC_NMIAR1_EL1</a></td><td>ICV_NMIAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-icv_nmiar1_el1.html">ICC_NMIAR1_EL1</a></td><td>ICC_NMIAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-icv_nmiar1_el1.html">ICC_NMIAR1_EL1</a></td><td>ICV_NMIAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a></td><td>ICC_DIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a></td><td>ICV_DIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icv_dir_el1.html">ICC_DIR_EL1</a></td><td>ICC_DIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icv_dir_el1.html">ICC_DIR_EL1</a></td><td>ICV_DIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch64-icc_rpr_el1.html">ICC_RPR_EL1</a></td><td>ICC_RPR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch64-icc_rpr_el1.html">ICC_RPR_EL1</a></td><td>ICV_RPR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch64-icv_rpr_el1.html">ICC_RPR_EL1</a></td><td>ICC_RPR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch64-icv_rpr_el1.html">ICC_RPR_EL1</a></td><td>ICV_RPR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">101</td><td>WO</td><td><a href="AArch64-icc_sgi1r_el1.html">ICC_SGI1R_EL1</a></td><td>ICC_SGI1R_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">110</td><td>WO</td><td><a href="AArch64-icc_asgi1r_el1.html">ICC_ASGI1R_EL1</a></td><td>ICC_ASGI1R_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>WO</td><td><a href="AArch64-icc_sgi0r_el1.html">ICC_SGI0R_EL1</a></td><td>ICC_SGI0R_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-icc_iar1_el1.html">ICC_IAR1_EL1</a></td><td>ICC_IAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-icc_iar1_el1.html">ICC_IAR1_EL1</a></td><td>ICV_IAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-icv_iar1_el1.html">ICC_IAR1_EL1</a></td><td>ICC_IAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-icv_iar1_el1.html">ICC_IAR1_EL1</a></td><td>ICV_IAR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a></td><td>ICC_EOIR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a></td><td>ICV_EOIR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icv_eoir1_el1.html">ICC_EOIR1_EL1</a></td><td>ICC_EOIR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td><a href="AArch64-icv_eoir1_el1.html">ICC_EOIR1_EL1</a></td><td>ICV_EOIR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-icc_hppir1_el1.html">ICC_HPPIR1_EL1</a></td><td>ICC_HPPIR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-icc_hppir1_el1.html">ICC_HPPIR1_EL1</a></td><td>ICV_HPPIR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-icv_hppir1_el1.html">ICC_HPPIR1_EL1</a></td><td>ICC_HPPIR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-icv_hppir1_el1.html">ICC_HPPIR1_EL1</a></td><td>ICV_HPPIR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1</a></td><td>ICC_BPR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1</a></td><td>ICC_BPR1_EL1_NS</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1</a></td><td>ICC_BPR1_EL1_S</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1</a></td><td>ICV_BPR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icv_bpr1_el1.html">ICC_BPR1_EL1</a></td><td>ICC_BPR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icv_bpr1_el1.html">ICC_BPR1_EL1</a></td><td>ICC_BPR1_EL1_NS</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icv_bpr1_el1.html">ICC_BPR1_EL1</a></td><td>ICC_BPR1_EL1_S</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-icv_bpr1_el1.html">ICC_BPR1_EL1</a></td><td>ICV_BPR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a></td><td>ICC_CTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a></td><td>ICC_CTLR_EL1_NS</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a></td><td>ICC_CTLR_EL1_S</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a></td><td>ICV_CTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icv_ctlr_el1.html">ICC_CTLR_EL1</a></td><td>ICC_CTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icv_ctlr_el1.html">ICC_CTLR_EL1</a></td><td>ICC_CTLR_EL1_NS</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icv_ctlr_el1.html">ICC_CTLR_EL1</a></td><td>ICC_CTLR_EL1_S</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icv_ctlr_el1.html">ICC_CTLR_EL1</a></td><td>ICV_CTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a></td><td>ICC_SRE_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a></td><td>ICC_SRE_EL1_NS</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a></td><td>ICC_SRE_EL1_S</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-icc_igrpen0_el1.html">ICC_IGRPEN0_EL1</a></td><td>ICC_IGRPEN0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-icc_igrpen0_el1.html">ICC_IGRPEN0_EL1</a></td><td>ICV_IGRPEN0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-icv_igrpen0_el1.html">ICC_IGRPEN0_EL1</a></td><td>ICC_IGRPEN0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-icv_igrpen0_el1.html">ICC_IGRPEN0_EL1</a></td><td>ICV_IGRPEN0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icc_igrpen1_el1.html">ICC_IGRPEN1_EL1</a></td><td>ICC_IGRPEN1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icc_igrpen1_el1.html">ICC_IGRPEN1_EL1</a></td><td>ICC_IGRPEN1_EL1_NS</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icc_igrpen1_el1.html">ICC_IGRPEN1_EL1</a></td><td>ICC_IGRPEN1_EL1_S</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icc_igrpen1_el1.html">ICC_IGRPEN1_EL1</a></td><td>ICV_IGRPEN1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icv_igrpen1_el1.html">ICC_IGRPEN1_EL1</a></td><td>ICC_IGRPEN1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icv_igrpen1_el1.html">ICC_IGRPEN1_EL1</a></td><td>ICC_IGRPEN1_EL1_NS</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icv_igrpen1_el1.html">ICC_IGRPEN1_EL1</a></td><td>ICC_IGRPEN1_EL1_S</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icv_igrpen1_el1.html">ICC_IGRPEN1_EL1</a></td><td>ICV_IGRPEN1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a></td><td>CONTEXTIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a></td><td>CONTEXTIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL1</a></td><td>CONTEXTIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL1</a></td><td>CONTEXTIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-rcwsmask_el1.html">RCWSMASK_EL1</a></td><td>RCWSMASK_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-tpidr_el1.html">TPIDR_EL1</a></td><td>TPIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-accdata_el1.html">ACCDATA_EL1</a></td><td>ACCDATA_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-rcwmask_el1.html">RCWMASK_EL1</a></td><td>RCWMASK_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-scxtnum_el1.html">SCXTNUM_EL1</a></td><td>SCXTNUM_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-scxtnum_el1.html">SCXTNUM_EL1</a></td><td>SCXTNUM_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-scxtnum_el2.html">SCXTNUM_EL1</a></td><td>SCXTNUM_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-scxtnum_el2.html">SCXTNUM_EL1</a></td><td>SCXTNUM_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-cnthctl_el2.html">CNTKCTL_EL1</a></td><td>CNTHCTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-cnthctl_el2.html">CNTKCTL_EL1</a></td><td>CNTKCTL_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-cntkctl_el1.html">CNTKCTL_EL1</a></td><td>CNTHCTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-cntkctl_el1.html">CNTKCTL_EL1</a></td><td>CNTKCTL_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-ccsidr_el1.html">CCSIDR_EL1</a></td><td>CCSIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-clidr_el1.html">CLIDR_EL1</a></td><td>CLIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-ccsidr2_el1.html">CCSIDR2_EL1</a></td><td>CCSIDR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RO</td><td><a href="AArch64-gmid_el1.html">GMID_EL1</a></td><td>GMID_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-smidr_el1.html">SMIDR_EL1</a></td><td>SMIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-aidr_el1.html">AIDR_EL1</a></td><td>AIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">010</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-csselr_el1.html">CSSELR_EL1</a></td><td>CSSELR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-ctr_el0.html">CTR_EL0</a></td><td>CTR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-dczid_el0.html">DCZID_EL0</a></td><td>DCZID_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0010</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-rndr.html">RNDR</a></td><td>RNDR</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0010</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-rndrrs.html">RNDRRS</a></td><td>RNDRRS</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-gcspr_el0.html">GCSPR_EL0</a></td><td>GCSPR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-nzcv.html">NZCV</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>-</td><td><a href="AArch64-daif.html">DAIF</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>-</td><td><a href="AArch64-svcr.html">SVCR</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>-</td><td><a href="AArch64-dit.html">DIT</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>-</td><td><a href="AArch64-ssbs.html">SSBS</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>-</td><td><a href="AArch64-tco.html">TCO</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-fpcr.html">FPCR</a></td><td>FPCR</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-fpsr.html">FPSR</a></td><td>FPSR</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-dspsr_el0.html">DSPSR_EL0</a></td><td>DSPSR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-dlr_el0.html">DLR_EL0</a></td><td>DLR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmicntr_el0.html">PMICNTR_EL0</a></td><td>PMICNTR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmicfiltr_el0.html">PMICFILTR_EL0</a></td><td>PMICFILTR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmcr_el0.html">PMCR_EL0</a></td><td>PMCR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a></td><td>PMCNTENSET_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a></td><td>PMCNTENCLR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a></td><td>PMOVSCLR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>WO</td><td><a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a></td><td>PMSWINC_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-pmselr_el0.html">PMSELR_EL0</a></td><td>PMSELR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-pmceid0_el0.html">PMCEID0_EL0</a></td><td>PMCEID0_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-pmceid1_el0.html">PMCEID1_EL0</a></td><td>PMCEID1_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a></td><td>PMCCNTR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a></td><td>PMCCFILTR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a></td><td>PMEVTYPER_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a></td><td>PMEVCNTR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">100</td><td>WO</td><td><a href="AArch64-pmzr_el0.html">PMZR_EL0</a></td><td>PMZR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a></td><td>PMUSERENR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a></td><td>PMOVSSET_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-por_el0.html">POR_EL0</a></td><td>POR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tpidr_el0.html">TPIDR_EL0</a></td><td>TPIDR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-tpidrro_el0.html">TPIDRRO_EL0</a></td><td>TPIDRRO_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-tpidr2_el0.html">TPIDR2_EL0</a></td><td>TPIDR2_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-scxtnum_el0.html">SCXTNUM_EL0</a></td><td>SCXTNUM_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amcr_el0.html">AMCR_EL0</a></td><td>AMCR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-amcfgr_el0.html">AMCFGR_EL0</a></td><td>AMCFGR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-amcgcr_el0.html">AMCGCR_EL0</a></td><td>AMCGCR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-amuserenr_el0.html">AMUSERENR_EL0</a></td><td>AMUSERENR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-amcntenclr0_el0.html">AMCNTENCLR0_EL0</a></td><td>AMCNTENCLR0_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-amcntenset0_el0.html">AMCNTENSET0_EL0</a></td><td>AMCNTENSET0_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RO</td><td><a href="AArch64-amcg1idr_el0.html">AMCG1IDR_EL0</a></td><td>AMCG1IDR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0</a></td><td>AMCNTENCLR1_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-amcntenset1_el0.html">AMCNTENSET1_EL0</a></td><td>AMCNTENSET1_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">010:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;m>_EL0</a></td><td>AMEVCNTR0_EL0[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">011:m[3]</td><td class="bitfields">m[2:0]</td><td>RO</td><td><a href="AArch64-amevtyper0n_el0.html">AMEVTYPER0&lt;m>_EL0</a></td><td>AMEVTYPER0_EL0[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">110:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;m>_EL0</a></td><td>AMEVCNTR1_EL0[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">111:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;m>_EL0</a></td><td>AMEVTYPER1_EL0[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-cntfrq_el0.html">CNTFRQ_EL0</a></td><td>CNTFRQ_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>-</td><td><a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>-</td><td><a href="AArch64-cntvct_el0.html">CNTVCT_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>-</td><td><a href="AArch64-cntpctss_el0.html">CNTPCTSS_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>-</td><td><a href="AArch64-cntvctss_el0.html">CNTVCTSS_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cnthp_tval_el2.html">CNTP_TVAL_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cnthps_tval_el2.html">CNTP_TVAL_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cntp_tval_el0.html">CNTP_TVAL_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthp_ctl_el2.html">CNTP_CTL_EL0</a></td><td>CNTHPS_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthp_ctl_el2.html">CNTP_CTL_EL0</a></td><td>CNTHP_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthp_ctl_el2.html">CNTP_CTL_EL0</a></td><td>CNTP_CTL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthps_ctl_el2.html">CNTP_CTL_EL0</a></td><td>CNTHPS_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthps_ctl_el2.html">CNTP_CTL_EL0</a></td><td>CNTHP_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthps_ctl_el2.html">CNTP_CTL_EL0</a></td><td>CNTP_CTL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntp_ctl_el0.html">CNTP_CTL_EL0</a></td><td>CNTHPS_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntp_ctl_el0.html">CNTP_CTL_EL0</a></td><td>CNTHP_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntp_ctl_el0.html">CNTP_CTL_EL0</a></td><td>CNTP_CTL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthp_cval_el2.html">CNTP_CVAL_EL0</a></td><td>CNTHPS_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthp_cval_el2.html">CNTP_CVAL_EL0</a></td><td>CNTHP_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthp_cval_el2.html">CNTP_CVAL_EL0</a></td><td>CNTP_CVAL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthps_cval_el2.html">CNTP_CVAL_EL0</a></td><td>CNTHPS_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthps_cval_el2.html">CNTP_CVAL_EL0</a></td><td>CNTHP_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthps_cval_el2.html">CNTP_CVAL_EL0</a></td><td>CNTP_CVAL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntp_cval_el0.html">CNTP_CVAL_EL0</a></td><td>CNTHPS_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntp_cval_el0.html">CNTP_CVAL_EL0</a></td><td>CNTHP_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntp_cval_el0.html">CNTP_CVAL_EL0</a></td><td>CNTP_CVAL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cnthv_tval_el2.html">CNTV_TVAL_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cnthvs_tval_el2.html">CNTV_TVAL_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cntv_tval_el0.html">CNTV_TVAL_EL0</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthv_ctl_el2.html">CNTV_CTL_EL0</a></td><td>CNTHVS_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthv_ctl_el2.html">CNTV_CTL_EL0</a></td><td>CNTHV_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthv_ctl_el2.html">CNTV_CTL_EL0</a></td><td>CNTV_CTL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthvs_ctl_el2.html">CNTV_CTL_EL0</a></td><td>CNTHVS_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthvs_ctl_el2.html">CNTV_CTL_EL0</a></td><td>CNTHV_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthvs_ctl_el2.html">CNTV_CTL_EL0</a></td><td>CNTV_CTL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntv_ctl_el0.html">CNTV_CTL_EL0</a></td><td>CNTHVS_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntv_ctl_el0.html">CNTV_CTL_EL0</a></td><td>CNTHV_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntv_ctl_el0.html">CNTV_CTL_EL0</a></td><td>CNTV_CTL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthv_cval_el2.html">CNTV_CVAL_EL0</a></td><td>CNTHVS_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthv_cval_el2.html">CNTV_CVAL_EL0</a></td><td>CNTHV_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthv_cval_el2.html">CNTV_CVAL_EL0</a></td><td>CNTV_CVAL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthvs_cval_el2.html">CNTV_CVAL_EL0</a></td><td>CNTHVS_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthvs_cval_el2.html">CNTV_CVAL_EL0</a></td><td>CNTHV_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthvs_cval_el2.html">CNTV_CVAL_EL0</a></td><td>CNTV_CVAL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntv_cval_el0.html">CNTV_CVAL_EL0</a></td><td>CNTHVS_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntv_cval_el0.html">CNTV_CVAL_EL0</a></td><td>CNTHV_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntv_cval_el0.html">CNTV_CVAL_EL0</a></td><td>CNTV_CVAL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">10:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;m>_EL0</a></td><td>PMEVCNTR_EL0[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">1111</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a></td><td>PMCCFILTR_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">11:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;m>_EL0</a></td><td>PMEVTYPER_EL0[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td><a href="AArch64-vpidr_el2.html">VPIDR_EL2</a></td><td>MIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vpidr_el2.html">VPIDR_EL2</a></td><td>VPIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-vmpidr_el2.html">VMPIDR_EL2</a></td><td>MPIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-vmpidr_el2.html">VMPIDR_EL2</a></td><td>VMPIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sctlr_el2.html">SCTLR_EL2</a></td><td>SCTLR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-actlr_el2.html">ACTLR_EL2</a></td><td>ACTLR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a></td><td>SCTLR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-hcr_el2.html">HCR_EL2</a></td><td>HCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mdcr_el2.html">MDCR_EL2</a></td><td>MDCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cptr_el2.html">CPTR_EL2</a></td><td>CPTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-hstr_el2.html">HSTR_EL2</a></td><td>HSTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-hfgrtr_el2.html">HFGRTR_EL2</a></td><td>HFGRTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-hfgwtr_el2.html">HFGWTR_EL2</a></td><td>HFGWTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-hfgitr_el2.html">HFGITR_EL2</a></td><td>HFGITR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-hacr_el2.html">HACR_EL2</a></td><td>HACR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-zcr_el2.html">ZCR_EL2</a></td><td>ZCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trfcr_el2.html">TRFCR_EL2</a></td><td>TRFCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-hcrx_el2.html">HCRX_EL2</a></td><td>HCRX_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-trcitecr_el2.html">TRCITECR_EL2</a></td><td>TRCITECR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-smprimap_el2.html">SMPRIMAP_EL2</a></td><td>SMPRIMAP_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-smcr_el2.html">SMCR_EL2</a></td><td>SMCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-sder32_el2.html">SDER32_EL2</a></td><td>SDER32_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a></td><td>TTBR0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a></td><td>TTBR1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tcr_el2.html">TCR_EL2</a></td><td>TCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-tcr2_el2.html">TCR2_EL2</a></td><td>TCR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vttbr_el2.html">VTTBR_EL2</a></td><td>VTTBR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-vtcr_el2.html">VTCR_EL2</a></td><td>VTCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vncr_el2.html">VNCR_EL2</a></td><td>VNCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-gcscr_el2.html">GCSCR_EL2</a></td><td>GCSCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-gcspr_el2.html">GCSPR_EL2</a></td><td>GCSPR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vsttbr_el2.html">VSTTBR_EL2</a></td><td>VSTTBR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-vstcr_el2.html">VSTCR_EL2</a></td><td>VSTCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-dacr32_el2.html">DACR32_EL2</a></td><td>DACR32_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-hdfgrtr2_el2.html">HDFGRTR2_EL2</a></td><td>HDFGRTR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-hdfgwtr2_el2.html">HDFGWTR2_EL2</a></td><td>HDFGWTR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-hfgrtr2_el2.html">HFGRTR2_EL2</a></td><td>HFGRTR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-hfgwtr2_el2.html">HFGWTR2_EL2</a></td><td>HFGWTR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-hdfgrtr_el2.html">HDFGRTR_EL2</a></td><td>HDFGRTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-hdfgwtr_el2.html">HDFGWTR_EL2</a></td><td>HDFGWTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-hafgrtr_el2.html">HAFGRTR_EL2</a></td><td>HAFGRTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-hfgitr2_el2.html">HFGITR2_EL2</a></td><td>HFGITR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el1.html">SPSR_EL2</a></td><td>SPSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el1.html">SPSR_EL2</a></td><td>SPSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el2.html">SPSR_EL2</a></td><td>SPSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el2.html">SPSR_EL2</a></td><td>SPSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el1.html">ELR_EL2</a></td><td>ELR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el1.html">ELR_EL2</a></td><td>ELR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el2.html">ELR_EL2</a></td><td>ELR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el2.html">ELR_EL2</a></td><td>ELR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sp_el1.html">SP_EL1</a></td><td>SP_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_irq.html">SPSR_irq</a></td><td>SPSR_irq</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-spsr_abt.html">SPSR_abt</a></td><td>SPSR_abt</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-spsr_und.html">SPSR_und</a></td><td>SPSR_und</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-spsr_fiq.html">SPSR_fiq</a></td><td>SPSR_fiq</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-ifsr32_el2.html">IFSR32_EL2</a></td><td>IFSR32_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-afsr0_el2.html">AFSR0_EL2</a></td><td>AFSR0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-afsr1_el2.html">AFSR1_EL2</a></td><td>AFSR1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el1.html">ESR_EL2</a></td><td>ESR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el1.html">ESR_EL2</a></td><td>ESR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el2.html">ESR_EL2</a></td><td>ESR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el2.html">ESR_EL2</a></td><td>ESR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-vsesr_el2.html">VSESR_EL2</a></td><td>VSESR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-fpexc32_el2.html">FPEXC32_EL2</a></td><td>FPEXC32_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el1.html">TFSR_EL2</a></td><td>TFSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el1.html">TFSR_EL2</a></td><td>TFSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el2.html">TFSR_EL2</a></td><td>TFSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el2.html">TFSR_EL2</a></td><td>TFSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el1.html">FAR_EL2</a></td><td>FAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el1.html">FAR_EL2</a></td><td>FAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el2.html">FAR_EL2</a></td><td>FAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el2.html">FAR_EL2</a></td><td>FAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-hpfar_el2.html">HPFAR_EL2</a></td><td>HPFAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-pfar_el2.html">PFAR_EL2</a></td><td>PFAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmscr_el2.html">PMSCR_EL2</a></td><td>PMSCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mair2_el2.html">MAIR2_EL2</a></td><td>MAIR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mair_el2.html">MAIR_EL2</a></td><td>MAIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pire0_el2.html">PIRE0_EL2</a></td><td>PIRE0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pir_el2.html">PIR_EL2</a></td><td>PIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-por_el2.html">POR_EL2</a></td><td>POR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-s2pir_el2.html">S2PIR_EL2</a></td><td>S2PIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amair_el2.html">AMAIR_EL2</a></td><td>AMAIR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-amair2_el2.html">AMAIR2_EL2</a></td><td>AMAIR2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpamhcr_el2.html">MPAMHCR_EL2</a></td><td>MPAMHCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mpamvpmv_el2.html">MPAMVPMV_EL2</a></td><td>MPAMVPMV_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpam2_el2.html">MPAM2_EL2</a></td><td>MPAM2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpamvpm0_el2.html">MPAMVPM0_EL2</a></td><td>MPAMVPM0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mpamvpm1_el2.html">MPAMVPM1_EL2</a></td><td>MPAMVPM1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-mpamvpm2_el2.html">MPAMVPM2_EL2</a></td><td>MPAMVPM2_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-mpamvpm3_el2.html">MPAMVPM3_EL2</a></td><td>MPAMVPM3_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-mpamvpm4_el2.html">MPAMVPM4_EL2</a></td><td>MPAMVPM4_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-mpamvpm5_el2.html">MPAMVPM5_EL2</a></td><td>MPAMVPM5_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-mpamvpm6_el2.html">MPAMVPM6_EL2</a></td><td>MPAMVPM6_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-mpamvpm7_el2.html">MPAMVPM7_EL2</a></td><td>MPAMVPM7_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mecid_p0_el2.html">MECID_P0_EL2</a></td><td>MECID_P0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mecid_a0_el2.html">MECID_A0_EL2</a></td><td>MECID_A0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-mecid_p1_el2.html">MECID_P1_EL2</a></td><td>MECID_P1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-mecid_a1_el2.html">MECID_A1_EL2</a></td><td>MECID_A1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">111</td><td>RO</td><td><a href="AArch64-mecidr_el2.html">MECIDR_EL2</a></td><td>MECIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vmecid_p_el2.html">VMECID_P_EL2</a></td><td>VMECID_P_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-vmecid_a_el2.html">VMECID_A_EL2</a></td><td>VMECID_A_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vbar_el2.html">VBAR_EL2</a></td><td>VBAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-rvbar_el2.html">RVBAR_EL2</a></td><td>RVBAR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-rmr_el2.html">RMR_EL2</a></td><td>RMR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-vdisr_el2.html">VDISR_EL2</a></td><td>VDISR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-ich_ap0rn_el2.html">ICH_AP0R&lt;m>_EL2</a></td><td>ICH_AP0R_EL2[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td><a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;m>_EL2</a></td><td>ICH_AP1R_EL2[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a></td><td>ICC_SRE_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a></td><td>ICH_HCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a></td><td>ICH_VTR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">010</td><td>RO</td><td><a href="AArch64-ich_misr_el2.html">ICH_MISR_EL2</a></td><td>ICH_MISR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td><a href="AArch64-ich_eisr_el2.html">ICH_EISR_EL2</a></td><td>ICH_EISR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">101</td><td>RO</td><td><a href="AArch64-ich_elrsr_el2.html">ICH_ELRSR_EL2</a></td><td>ICH_ELRSR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a></td><td>ICH_VMCR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">110:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-ich_lrn_el2.html">ICH_LR&lt;m>_EL2</a></td><td>ICH_LR_EL2[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a></td><td>CONTEXTIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tpidr_el2.html">TPIDR_EL2</a></td><td>TPIDR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-scxtnum_el2.html">SCXTNUM_EL2</a></td><td>SCXTNUM_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">100:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-amevcntvoff0n_el2.html">AMEVCNTVOFF0&lt;m>_EL2</a></td><td>AMEVCNTVOFF0_EL2[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">101:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td><a href="AArch64-amevcntvoff1n_el2.html">AMEVCNTVOFF1&lt;m>_EL2</a></td><td>AMEVCNTVOFF1_EL2[]</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-cntvoff_el2.html">CNTVOFF_EL2</a></td><td>CNTVOFF_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-cntpoff_el2.html">CNTPOFF_EL2</a></td><td>CNTPOFF_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a></td><td>CNTHCTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cnthp_tval_el2.html">CNTHP_TVAL_EL2</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthp_ctl_el2.html">CNTHP_CTL_EL2</a></td><td>CNTHP_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthp_cval_el2.html">CNTHP_CVAL_EL2</a></td><td>CNTHP_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cnthv_tval_el2.html">CNTHV_TVAL_EL2</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthv_ctl_el2.html">CNTHV_CTL_EL2</a></td><td>CNTHV_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthv_cval_el2.html">CNTHV_CVAL_EL2</a></td><td>CNTHV_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cnthvs_tval_el2.html">CNTHVS_TVAL_EL2</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthvs_ctl_el2.html">CNTHVS_CTL_EL2</a></td><td>CNTHVS_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthvs_cval_el2.html">CNTHVS_CVAL_EL2</a></td><td>CNTHVS_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cnthps_tval_el2.html">CNTHPS_TVAL_EL2</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cnthps_ctl_el2.html">CNTHPS_CTL_EL2</a></td><td>CNTHPS_CTL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cnthps_cval_el2.html">CNTHPS_CVAL_EL2</a></td><td>CNTHPS_CVAL_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sctlr_el1.html">SCTLR_EL12</a></td><td>SCTLR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cpacr_el1.html">CPACR_EL12</a></td><td>CPACR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-sctlr2_el1.html">SCTLR2_EL12</a></td><td>SCTLR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-zcr_el1.html">ZCR_EL12</a></td><td>ZCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-trfcr_el1.html">TRFCR_EL12</a></td><td>TRFCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-trcitecr_el1.html">TRCITECR_EL12</a></td><td>TRCITECR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-smcr_el1.html">SMCR_EL12</a></td><td>SMCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-ttbr0_el1.html">TTBR0_EL12</a></td><td>TTBR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-ttbr1_el1.html">TTBR1_EL12</a></td><td>TTBR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tcr_el1.html">TCR_EL12</a></td><td>TCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-tcr2_el1.html">TCR2_EL12</a></td><td>TCR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-gcscr_el1.html">GCSCR_EL12</a></td><td>GCSCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-gcspr_el1.html">GCSPR_EL12</a></td><td>GCSPR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el1.html">SPSR_EL12</a></td><td>SPSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el1.html">ELR_EL12</a></td><td>ELR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-afsr0_el1.html">AFSR0_EL12</a></td><td>AFSR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-afsr1_el1.html">AFSR1_EL12</a></td><td>AFSR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el1.html">ESR_EL12</a></td><td>ESR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el1.html">TFSR_EL12</a></td><td>TFSR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el1.html">FAR_EL12</a></td><td>FAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-pfar_el1.html">PFAR_EL12</a></td><td>PFAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-pmscr_el1.html">PMSCR_EL12</a></td><td>PMSCR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mair_el1.html">MAIR_EL12</a></td><td>MAIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mair2_el1.html">MAIR2_EL12</a></td><td>MAIR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-pire0_el1.html">PIRE0_EL12</a></td><td>PIRE0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pir_el1.html">PIR_EL12</a></td><td>PIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-por_el1.html">POR_EL12</a></td><td>POR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amair_el1.html">AMAIR_EL12</a></td><td>AMAIR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-amair2_el1.html">AMAIR2_EL12</a></td><td>AMAIR2_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpam1_el1.html">MPAM1_EL12</a></td><td>MPAM1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vbar_el1.html">VBAR_EL12</a></td><td>VBAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL12</a></td><td>CONTEXTIDR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-scxtnum_el1.html">SCXTNUM_EL12</a></td><td>SCXTNUM_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-cntkctl_el1.html">CNTKCTL_EL12</a></td><td>CNTKCTL_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cntp_tval_el0.html">CNTP_TVAL_EL02</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntp_ctl_el0.html">CNTP_CTL_EL02</a></td><td>CNTP_CTL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntp_cval_el0.html">CNTP_CVAL_EL02</a></td><td>CNTP_CVAL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cntv_tval_el0.html">CNTV_TVAL_EL02</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntv_ctl_el0.html">CNTV_CTL_EL02</a></td><td>CNTV_CTL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntv_cval_el0.html">CNTV_CVAL_EL02</a></td><td>CNTV_CVAL_EL0</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sctlr_el3.html">SCTLR_EL3</a></td><td>SCTLR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-actlr_el3.html">ACTLR_EL3</a></td><td>ACTLR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-sctlr2_el3.html">SCTLR2_EL3</a></td><td>SCTLR2_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-scr_el3.html">SCR_EL3</a></td><td>SCR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-sder32_el3.html">SDER32_EL3</a></td><td>SDER32_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cptr_el3.html">CPTR_EL3</a></td><td>CPTR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-zcr_el3.html">ZCR_EL3</a></td><td>ZCR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-smcr_el3.html">SMCR_EL3</a></td><td>SMCR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mdcr_el3.html">MDCR_EL3</a></td><td>MDCR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-ttbr0_el3.html">TTBR0_EL3</a></td><td>TTBR0_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tcr_el3.html">TCR_EL3</a></td><td>TCR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-gptbr_el3.html">GPTBR_EL3</a></td><td>GPTBR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RW</td><td><a href="AArch64-gpccr_el3.html">GPCCR_EL3</a></td><td>GPCCR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-gcscr_el3.html">GCSCR_EL3</a></td><td>GCSCR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-gcspr_el3.html">GCSPR_EL3</a></td><td>GCSPR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-spsr_el3.html">SPSR_EL3</a></td><td>SPSR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-elr_el3.html">ELR_EL3</a></td><td>ELR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-sp_el2.html">SP_EL2</a></td><td>SP_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-afsr0_el3.html">AFSR0_EL3</a></td><td>AFSR0_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-afsr1_el3.html">AFSR1_EL3</a></td><td>AFSR1_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-esr_el3.html">ESR_EL3</a></td><td>ESR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-tfsr_el3.html">TFSR_EL3</a></td><td>TFSR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-far_el3.html">FAR_EL3</a></td><td>FAR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-mfar_el3.html">MFAR_EL3</a></td><td>MFAR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mair2_el3.html">MAIR2_EL3</a></td><td>MAIR2_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mair_el3.html">MAIR_EL3</a></td><td>MAIR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td><a href="AArch64-pir_el3.html">PIR_EL3</a></td><td>PIR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-por_el3.html">POR_EL3</a></td><td>POR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-amair_el3.html">AMAIR_EL3</a></td><td>AMAIR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-amair2_el3.html">AMAIR2_EL3</a></td><td>AMAIR2_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-mpam3_el3.html">MPAM3_EL3</a></td><td>MPAM3_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">1010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-mecid_rl_a_el3.html">MECID_RL_A_EL3</a></td><td>MECID_RL_A_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td><a href="AArch64-vbar_el3.html">VBAR_EL3</a></td><td>VBAR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td><a href="AArch64-rvbar_el3.html">RVBAR_EL3</a></td><td>RVBAR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-rmr_el3.html">RMR_EL3</a></td><td>RMR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td><a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a></td><td>ICC_CTLR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td><a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a></td><td>ICC_SRE_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-icc_igrpen1_el3.html">ICC_IGRPEN1_EL3</a></td><td>ICC_IGRPEN1_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-tpidr_el3.html">TPIDR_EL3</a></td><td>TPIDR_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td><a href="AArch64-scxtnum_el3.html">SCXTNUM_EL3</a></td><td>SCXTNUM_EL3</td></tr><tr><td class="bitfields">11</td><td class="bitfields">111</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>-</td><td><a href="AArch64-cntps_tval_el1.html">CNTPS_TVAL_EL1</a></td><td>-</td></tr><tr><td class="bitfields">11</td><td class="bitfields">111</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td><a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a></td><td>CNTPS_CTL_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">111</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td><a href="AArch64-cntps_cval_el1.html">CNTPS_CVAL_EL1</a></td><td>CNTPS_CVAL_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">op1[2:0]</td><td class="bitfields">1x11</td><td class="bitfields">Cm[3:0]</td><td class="bitfields">op2[2:0]</td><td>-</td><td><a href="AArch64-s3_op1_cn_cm_op2.html">S3_&lt;op1>_C&lt;Cn>_C&lt;Cm>_&lt;op2></a></td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="mrrs_msrr_64">
		        Accessed using MRRS/MSRR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td><a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td><a href="AArch64-ttbr0_el2.html">TTBR0_EL1</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><a href="AArch64-ttbr1_el2.html">TTBR1_EL1</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">000</td><td><a href="AArch64-par_el1.html">PAR_EL1</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td><a href="AArch64-rcwsmask_el1.html">RCWSMASK_EL1</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">110</td><td><a href="AArch64-rcwmask_el1.html">RCWMASK_EL1</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td><a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">000</td><td><a href="AArch64-vttbr_el2.html">VTTBR_EL2</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td><a href="AArch64-ttbr0_el1.html">TTBR0_EL12</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><a href="AArch64-ttbr1_el1.html">TTBR1_EL12</a></td></tr><tr><td class="bitfields">11</td><td class="bitfields">op1[2:0]</td><td class="bitfields">1x11</td><td class="bitfields">Cm[3:0]</td><td class="bitfields">op2[2:0]</td><td><a href="AArch64-s3_op1_cn_cm_op2.html">S3_&lt;op1>_C&lt;Cn>_C&lt;Cm>_&lt;op2></a></td></tr></tbody></table><h2 class="sysregindex"><a id="tlbi_64">
		        Accessed using TLBI:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-vmalle1os.html">TLBI VMALLE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae1os.html">TLBI VAE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-aside1os.html">TLBI ASIDE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-vaae1os.html">TLBI VAAE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale1os.html">TLBI VALE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-vaale1os.html">TLBI VAALE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae1is.html">TLBI RVAE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-rvaae1is.html">TLBI RVAAE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale1is.html">TLBI RVALE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-rvaale1is.html">TLBI RVAALE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-vmalle1is.html">TLBI VMALLE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae1is.html">TLBI VAE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-aside1is.html">TLBI ASIDE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-vaae1is.html">TLBI VAAE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale1is.html">TLBI VALE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-vaale1is.html">TLBI VAALE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae1os.html">TLBI RVAE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-rvaae1os.html">TLBI RVAAE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale1os.html">TLBI RVALE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-rvaale1os.html">TLBI RVAALE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae1.html">TLBI RVAE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-rvaae1.html">TLBI RVAAE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale1.html">TLBI RVALE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-rvaale1.html">TLBI RVAALE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-vmalle1.html">TLBI VMALLE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae1.html">TLBI VAE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-aside1.html">TLBI ASIDE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-vaae1.html">TLBI VAAE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale1.html">TLBI VALE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-vaale1.html">TLBI VAALE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-vmalle1os.html">TLBI VMALLE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae1os.html">TLBI VAE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-aside1os.html">TLBI ASIDE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-vaae1os.html">TLBI VAAE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale1os.html">TLBI VALE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-vaale1os.html">TLBI VAALE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae1is.html">TLBI RVAE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-rvaae1is.html">TLBI RVAAE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale1is.html">TLBI RVALE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-rvaale1is.html">TLBI RVAALE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-vmalle1is.html">TLBI VMALLE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae1is.html">TLBI VAE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-aside1is.html">TLBI ASIDE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-vaae1is.html">TLBI VAAE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale1is.html">TLBI VALE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-vaale1is.html">TLBI VAALE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae1os.html">TLBI RVAE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-rvaae1os.html">TLBI RVAAE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale1os.html">TLBI RVALE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-rvaale1os.html">TLBI RVAALE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae1.html">TLBI RVAE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-rvaae1.html">TLBI RVAAE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale1.html">TLBI RVALE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-rvaale1.html">TLBI RVAALE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-vmalle1.html">TLBI VMALLE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae1.html">TLBI VAE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-aside1.html">TLBI ASIDE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-vaae1.html">TLBI VAAE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale1.html">TLBI VALE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-vaale1.html">TLBI VAALE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-ipas2e1is.html">TLBI IPAS2E1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-ripas2e1is.html">TLBI RIPAS2E1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-ipas2le1is.html">TLBI IPAS2LE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-ripas2le1is.html">TLBI RIPAS2LE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle2os.html">TLBI ALLE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae2os.html">TLBI VAE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-alle1os.html">TLBI ALLE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale2os.html">TLBI VALE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-vmalls12e1os.html">TLBI VMALLS12E1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae2is.html">TLBI RVAE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale2is.html">TLBI RVALE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle2is.html">TLBI ALLE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae2is.html">TLBI VAE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-alle1is.html">TLBI ALLE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale2is.html">TLBI VALE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-vmalls12e1is.html">TLBI VMALLS12E1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-ipas2e1os.html">TLBI IPAS2E1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-ipas2e1.html">TLBI IPAS2E1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-ripas2e1.html">TLBI RIPAS2E1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-ripas2e1os.html">TLBI RIPAS2E1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-ipas2le1os.html">TLBI IPAS2LE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-ipas2le1.html">TLBI IPAS2LE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-ripas2le1.html">TLBI RIPAS2LE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-ripas2le1os.html">TLBI RIPAS2LE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae2os.html">TLBI RVAE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale2os.html">TLBI RVALE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae2.html">TLBI RVAE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale2.html">TLBI RVALE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle2.html">TLBI ALLE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae2.html">TLBI VAE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-alle1.html">TLBI ALLE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale2.html">TLBI VALE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-vmalls12e1.html">TLBI VMALLS12E1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-ipas2e1is.html">TLBI IPAS2E1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-ripas2e1is.html">TLBI RIPAS2E1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-ipas2le1is.html">TLBI IPAS2LE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-ripas2le1is.html">TLBI RIPAS2LE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle2os.html">TLBI ALLE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae2os.html">TLBI VAE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-alle1os.html">TLBI ALLE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale2os.html">TLBI VALE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-vmalls12e1os.html">TLBI VMALLS12E1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae2is.html">TLBI RVAE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale2is.html">TLBI RVALE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle2is.html">TLBI ALLE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae2is.html">TLBI VAE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-alle1is.html">TLBI ALLE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale2is.html">TLBI VALE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-vmalls12e1is.html">TLBI VMALLS12E1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-ipas2e1os.html">TLBI IPAS2E1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-ipas2e1.html">TLBI IPAS2E1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">010</td><td><a href="AArch64-tlbi-ripas2e1.html">TLBI RIPAS2E1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-ripas2e1os.html">TLBI RIPAS2E1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-ipas2le1os.html">TLBI IPAS2LE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-ipas2le1.html">TLBI IPAS2LE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-ripas2le1.html">TLBI RIPAS2LE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-ripas2le1os.html">TLBI RIPAS2LE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae2os.html">TLBI RVAE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale2os.html">TLBI RVALE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae2.html">TLBI RVAE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale2.html">TLBI RVALE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle2.html">TLBI ALLE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae2.html">TLBI VAE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-alle1.html">TLBI ALLE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale2.html">TLBI VALE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">110</td><td><a href="AArch64-tlbi-vmalls12e1.html">TLBI VMALLS12E1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle3os.html">TLBI ALLE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae3os.html">TLBI VAE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-paallos.html">TLBI PAALLOS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale3os.html">TLBI VALE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae3is.html">TLBI RVAE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale3is.html">TLBI RVALE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle3is.html">TLBI ALLE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae3is.html">TLBI VAE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale3is.html">TLBI VALE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">011</td><td><a href="AArch64-tlbi-rpaos.html">TLBI RPAOS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">111</td><td><a href="AArch64-tlbi-rpalos.html">TLBI RPALOS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae3os.html">TLBI RVAE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale3os.html">TLBI RVALE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae3.html">TLBI RVAE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale3.html">TLBI RVALE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle3.html">TLBI ALLE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae3.html">TLBI VAE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td><a href="AArch64-tlbi-paall.html">TLBI PAALL</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale3.html">TLBI VALE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle3os.html">TLBI ALLE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae3os.html">TLBI VAE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale3os.html">TLBI VALE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae3is.html">TLBI RVAE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale3is.html">TLBI RVALE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle3is.html">TLBI ALLE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae3is.html">TLBI VAE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale3is.html">TLBI VALE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae3os.html">TLBI RVAE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale3os.html">TLBI RVALE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-rvae3.html">TLBI RVAE3NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-rvale3.html">TLBI RVALE3NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">000</td><td><a href="AArch64-tlbi-alle3.html">TLBI ALLE3NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbi-vae3.html">TLBI VAE3NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbi-vale3.html">TLBI VALE3NXS</a></td></tr></tbody></table><h2 class="sysregindex"><a id="tlbip_64">
		        Accessed using TLBIP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae1os.html">TLBIP VAE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-vaae1os.html">TLBIP VAAE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale1os.html">TLBIP VALE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-vaale1os.html">TLBIP VAALE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae1is.html">TLBIP RVAE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-rvaae1is.html">TLBIP RVAAE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale1is.html">TLBIP RVALE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-rvaale1is.html">TLBIP RVAALE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae1is.html">TLBIP VAE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-vaae1is.html">TLBIP VAAE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale1is.html">TLBIP VALE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-vaale1is.html">TLBIP VAALE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae1os.html">TLBIP RVAE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-rvaae1os.html">TLBIP RVAAE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale1os.html">TLBIP RVALE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-rvaale1os.html">TLBIP RVAALE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae1.html">TLBIP RVAE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-rvaae1.html">TLBIP RVAAE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale1.html">TLBIP RVALE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-rvaale1.html">TLBIP RVAALE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae1.html">TLBIP VAE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-vaae1.html">TLBIP VAAE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale1.html">TLBIP VALE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-vaale1.html">TLBIP VAALE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae1os.html">TLBIP VAE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-vaae1os.html">TLBIP VAAE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale1os.html">TLBIP VALE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-vaale1os.html">TLBIP VAALE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae1is.html">TLBIP RVAE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-rvaae1is.html">TLBIP RVAAE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale1is.html">TLBIP RVALE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-rvaale1is.html">TLBIP RVAALE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae1is.html">TLBIP VAE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-vaae1is.html">TLBIP VAAE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale1is.html">TLBIP VALE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-vaale1is.html">TLBIP VAALE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae1os.html">TLBIP RVAE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-rvaae1os.html">TLBIP RVAAE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale1os.html">TLBIP RVALE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-rvaale1os.html">TLBIP RVAALE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae1.html">TLBIP RVAE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-rvaae1.html">TLBIP RVAAE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale1.html">TLBIP RVALE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-rvaale1.html">TLBIP RVAALE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae1.html">TLBIP VAE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-vaae1.html">TLBIP VAAE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale1.html">TLBIP VALE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-vaale1.html">TLBIP VAALE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-ipas2e1is.html">TLBIP IPAS2E1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td><a href="AArch64-tlbip-ripas2e1is.html">TLBIP RIPAS2E1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-ipas2le1is.html">TLBIP IPAS2LE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td><a href="AArch64-tlbip-ripas2le1is.html">TLBIP RIPAS2LE1IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae2os.html">TLBIP VAE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale2os.html">TLBIP VALE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae2is.html">TLBIP RVAE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale2is.html">TLBIP RVALE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae2is.html">TLBIP VAE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale2is.html">TLBIP VALE2IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td><a href="AArch64-tlbip-ipas2e1os.html">TLBIP IPAS2E1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-ipas2e1.html">TLBIP IPAS2E1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">010</td><td><a href="AArch64-tlbip-ripas2e1.html">TLBIP RIPAS2E1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-ripas2e1os.html">TLBIP RIPAS2E1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">100</td><td><a href="AArch64-tlbip-ipas2le1os.html">TLBIP IPAS2LE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-ipas2le1.html">TLBIP IPAS2LE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">110</td><td><a href="AArch64-tlbip-ripas2le1.html">TLBIP RIPAS2LE1</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-ripas2le1os.html">TLBIP RIPAS2LE1OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae2os.html">TLBIP RVAE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale2os.html">TLBIP RVALE2OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae2.html">TLBIP RVAE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale2.html">TLBIP RVALE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae2.html">TLBIP VAE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale2.html">TLBIP VALE2</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-ipas2e1is.html">TLBIP IPAS2E1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td><a href="AArch64-tlbip-ripas2e1is.html">TLBIP RIPAS2E1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-ipas2le1is.html">TLBIP IPAS2LE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">110</td><td><a href="AArch64-tlbip-ripas2le1is.html">TLBIP RIPAS2LE1ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae2os.html">TLBIP VAE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale2os.html">TLBIP VALE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae2is.html">TLBIP RVAE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale2is.html">TLBIP RVALE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae2is.html">TLBIP VAE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale2is.html">TLBIP VALE2ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td><a href="AArch64-tlbip-ipas2e1os.html">TLBIP IPAS2E1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-ipas2e1.html">TLBIP IPAS2E1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">010</td><td><a href="AArch64-tlbip-ripas2e1.html">TLBIP RIPAS2E1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">011</td><td><a href="AArch64-tlbip-ripas2e1os.html">TLBIP RIPAS2E1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td><a href="AArch64-tlbip-ipas2le1os.html">TLBIP IPAS2LE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-ipas2le1.html">TLBIP IPAS2LE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">110</td><td><a href="AArch64-tlbip-ripas2le1.html">TLBIP RIPAS2LE1NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">111</td><td><a href="AArch64-tlbip-ripas2le1os.html">TLBIP RIPAS2LE1OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae2os.html">TLBIP RVAE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale2os.html">TLBIP RVALE2OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae2.html">TLBIP RVAE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale2.html">TLBIP RVALE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae2.html">TLBIP VAE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale2.html">TLBIP VALE2NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae3os.html">TLBIP VAE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale3os.html">TLBIP VALE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae3is.html">TLBIP RVAE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale3is.html">TLBIP RVALE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae3is.html">TLBIP VAE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale3is.html">TLBIP VALE3IS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae3os.html">TLBIP RVAE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale3os.html">TLBIP RVALE3OS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae3.html">TLBIP RVAE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale3.html">TLBIP RVALE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae3.html">TLBIP VAE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale3.html">TLBIP VALE3</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae3os.html">TLBIP VAE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale3os.html">TLBIP VALE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae3is.html">TLBIP RVAE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale3is.html">TLBIP RVALE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae3is.html">TLBIP VAE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale3is.html">TLBIP VALE3ISNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae3os.html">TLBIP RVAE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale3os.html">TLBIP RVALE3OSNXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-rvae3.html">TLBIP RVAE3NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-rvale3.html">TLBIP RVALE3NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td><a href="AArch64-tlbip-vae3.html">TLBIP VAE3NXS</a></td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td><a href="AArch64-tlbip-vale3.html">TLBIP VALE3NXS</a></td></tr></tbody></table><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>12</ins><del>07</del></p><p class="copyconf">Copyright  2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>