
;; Function chSysInit (chSysInit, funcdef_no=25, decl_uid=2344, cgraph_uid=25, symbol_order=26)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 18 0 22 NOTE_INSN_DELETED)
(note 22 18 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 19 22 24 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 24 19 25 2 (var_location:PSI tp (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)
            (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:233 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:PSI tcp (symbol_ref:PSI ("nil_thd_configs") [flags 0x40]  <var_decl 0x2ad8bbbc15a0 nil_thd_configs>)) ../../../ChibiOS-RT/os/nil/src/ch.c:234 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:PSI tcp (symbol_ref:PSI ("nil_thd_configs") [flags 0x40]  <var_decl 0x2ad8bbbc15a0 nil_thd_configs>)) -1
     (nil))
(debug_insn 27 26 20 2 (var_location:PSI tp (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)
            (const_int 14 [0xe])))) -1
     (nil))
(insn 20 27 21 2 (set (reg/v/f:PSI 51 [ tcp ])
        (symbol_ref:PSI ("nil_thd_configs") [flags 0x40]  <var_decl 0x2ad8bbbc15a0 nil_thd_configs>)) ../../../ChibiOS-RT/os/nil/src/ch.c:234 -1
     (nil))
(insn 21 20 66 2 (set (reg/v/f:PSI 50 [ tp ])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:233 -1
     (nil))
(code_label 66 21 28 4 2 "" [1 uses])
(note 28 66 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (var_location:PSI tcp (reg/v/f:PSI 51 [ tcp ])) -1
     (nil))
(debug_insn 30 29 31 4 (var_location:PSI tp (reg/v/f:PSI 50 [ tp ])) -1
     (nil))
(insn 31 30 32 4 (set (mem/f:PSI (plus:PSI (reg/v/f:PSI 50 [ tp ])
                (const_int 16 [0x10])) [0 MEM[base: tp_31, offset: 16B]+0 S4 A16])
        (mem/f:PSI (reg/v/f:PSI 51 [ tcp ]) [0 MEM[base: tcp_33, offset: 0B]+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:237 -1
     (nil))
(insn 32 31 33 4 (set (reg/f:PSI 41 [ _7 ])
        (mem/f:PSI (plus:PSI (reg/v/f:PSI 51 [ tcp ])
                (const_int 4 [0x4])) [0 MEM[base: tcp_33, offset: 4B]+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 33 32 34 4 (set (mem/f:PSI (reg/v/f:PSI 50 [ tp ]) [0 MEM[base: tp_31, offset: 0B]+0 S4 A16])
        (plus:PSI (reg/f:PSI 41 [ _7 ])
            (const_int -32 [0xffffffffffffffe0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 34 33 36 4 (set (mem:HI (plus:PSI (reg/f:PSI 41 [ _7 ])
                (const_int -32 [0xffffffffffffffe0])) [11 MEM[(struct port_intctx *)_7 + 1048544B].r4+0 S2 A16])
        (mem/f:HI (plus:PSI (reg/v/f:PSI 51 [ tcp ])
                (const_int 12 [0xc])) [0 MEM[base: tcp_33, offset: 12B]+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 36 34 37 4 (set (reg/f:HI 53)
        (mem/f:HI (plus:PSI (reg/v/f:PSI 51 [ tcp ])
                (const_int 14 [0xe])) [0 MEM[base: tcp_33, offset: 12B]+2 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 37 36 38 4 (set (reg:QI 54)
        (and:QI (subreg:QI (reg/f:HI 53) 0)
            (const_int 15 [0xf]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 38 37 39 4 (set (reg:QI 55)
        (mem:QI (plus:PSI (reg/f:PSI 41 [ _7 ])
                (const_int -30 [0xffffffffffffffe2])) [11 MEM[(struct port_intctx *)_7 + 1048544B].r4+2 S1 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 39 38 40 4 (set (reg:QI 56)
        (and:QI (reg:QI 55)
            (const_int -16 [0xfffffffffffffff0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 40 39 41 4 (set (reg:QI 57)
        (ior:QI (reg:QI 56)
            (reg:QI 54))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 41 40 42 4 (set (mem:QI (plus:PSI (reg/f:PSI 41 [ _7 ])
                (const_int -30 [0xffffffffffffffe2])) [11 MEM[(struct port_intctx *)_7 + 1048544B].r4+2 S1 A16])
        (reg:QI 57)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 42 41 43 4 (set (reg/f:PSI 45 [ _13 ])
        (mem/f:PSI (reg/v/f:PSI 50 [ tp ]) [0 MEM[base: tp_31, offset: 0B]+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 43 42 45 4 (set (mem:HI (plus:PSI (reg/f:PSI 45 [ _13 ])
                (const_int 4 [0x4])) [11 _13->r5+0 S2 A16])
        (mem/f:HI (plus:PSI (reg/v/f:PSI 51 [ tcp ])
                (const_int 16 [0x10])) [0 MEM[base: tcp_33, offset: 16B]+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 45 43 46 4 (set (reg/f:HI 59)
        (mem/f:HI (plus:PSI (reg/v/f:PSI 51 [ tcp ])
                (const_int 18 [0x12])) [0 MEM[base: tcp_33, offset: 16B]+2 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 46 45 47 4 (set (reg:QI 60)
        (and:QI (subreg:QI (reg/f:HI 59) 0)
            (const_int 15 [0xf]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 47 46 48 4 (set (reg:QI 61)
        (mem:QI (plus:PSI (reg/f:PSI 45 [ _13 ])
                (const_int 6 [0x6])) [11 _13->r5+2 S1 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 48 47 49 4 (set (reg:QI 62)
        (and:QI (reg:QI 61)
            (const_int -16 [0xfffffffffffffff0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 49 48 50 4 (set (reg:QI 63)
        (ior:QI (reg:QI 62)
            (reg:QI 60))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 50 49 51 4 (set (mem:QI (plus:PSI (reg/f:PSI 45 [ _13 ])
                (const_int 6 [0x6])) [11 _13->r5+2 S1 A16])
        (reg:QI 63)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 51 50 52 4 (set (reg/f:PSI 48 [ _17 ])
        (mem/f:PSI (reg/v/f:PSI 50 [ tp ]) [0 MEM[base: tp_31, offset: 0B]+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 52 51 54 4 (set (mem:HI (plus:PSI (reg/f:PSI 48 [ _17 ])
                (const_int 28 [0x1c])) [11 _17->r0+0 S2 A16])
        (subreg:HI (symbol_ref:PSI ("_port_thread_start") [flags 0x41]  <function_decl 0x2ad8bba7ab60 _port_thread_start>) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 54 52 55 4 (set (reg:QI 65)
        (subreg:QI (symbol_ref:PSI ("_port_thread_start") [flags 0x41]  <function_decl 0x2ad8bba7ab60 _port_thread_start>) 2)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 55 54 56 4 (set (reg:QI 66)
        (and:QI (reg:QI 65)
            (const_int 15 [0xf]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 56 55 57 4 (set (reg:QI 67)
        (mem:QI (plus:PSI (reg/f:PSI 48 [ _17 ])
                (const_int 30 [0x1e])) [11 _17->r0+2 S1 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 57 56 58 4 (set (reg:QI 68)
        (and:QI (reg:QI 67)
            (const_int -16 [0xfffffffffffffff0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 58 57 59 4 (set (reg:QI 69)
        (ior:QI (reg:QI 68)
            (reg:QI 66))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 59 58 60 4 (set (mem:QI (plus:PSI (reg/f:PSI 48 [ _17 ])
                (const_int 30 [0x1e])) [11 _17->r0+2 S1 A16])
        (reg:QI 69)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 60 59 61 4 (set (reg/v/f:PSI 50 [ tp ])
        (plus:PSI (reg/v/f:PSI 50 [ tp ])
            (const_int 20 [0x14]))) ../../../ChibiOS-RT/os/nil/src/ch.c:246 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:PSI tp (reg/v/f:PSI 50 [ tp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:246 -1
     (nil))
(insn 62 61 63 4 (set (reg/v/f:PSI 51 [ tcp ])
        (plus:PSI (reg/v/f:PSI 51 [ tcp ])
            (const_int 20 [0x14]))) ../../../ChibiOS-RT/os/nil/src/ch.c:247 -1
     (nil))
(debug_insn 63 62 64 4 (var_location:PSI tcp (reg/v/f:PSI 51 [ tcp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:247 -1
     (nil))
(debug_insn 64 63 65 4 (var_location:PSI tcp (reg/v/f:PSI 51 [ tcp ])) -1
     (nil))
(debug_insn 65 64 67 4 (var_location:PSI tp (reg/v/f:PSI 50 [ tp ])) -1
     (nil))
(insn 67 65 68 4 (set (reg/f:PSI 70)
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)
                (const_int 54 [0x36])))) ../../../ChibiOS-RT/os/nil/src/ch.c:235 -1
     (nil))
(jump_insn 68 67 69 4 (parallel [
            (set (pc)
                (if_then_else (ltu (reg/v/f:PSI 50 [ tp ])
                        (reg/f:PSI 70))
                    (label_ref 66)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:235 -1
     (int_list:REG_BR_PROB 6667 (nil))
 -> 66)
(note 69 68 70 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 5 (set (mem/f:PSI (plus:PSI (reg/v/f:PSI 50 [ tp ])
                (const_int 16 [0x10])) [3 tp_20->wabase+0 S4 A16])
        (symbol_ref:PSI ("__main_thread_stack_base__") [flags 0x40]  <var_decl 0x2ad8bbbc13f0 __main_thread_stack_base__>)) ../../../ChibiOS-RT/os/nil/src/ch.c:253 -1
     (nil))
(insn 71 70 72 5 (asm_input/v ("dint") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:389) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:389 -1
     (nil))
(insn 72 71 73 5 (asm_input/v ("nop") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:390) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:390 -1
     (nil))
(insn 73 72 74 5 (set (reg/f:PSI 71)
        (symbol_ref:PSI ("_heap_init") [flags 0x41]  <function_decl 0x2ad8bbbed9a0 _heap_init>)) ../../../ChibiOS-RT/os/nil/src/ch.c:265 -1
     (nil))
(call_insn 74 73 75 5 (call:HI (mem:HI (reg/f:PSI 71) [0 _heap_init S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:265 -1
     (nil)
    (nil))
(insn 75 74 76 5 (set (mem/c:QI (symbol_ref:PSI ("__msp430x_in_isr") [flags 0x40]  <var_decl 0x2ad8bbb9ff30 __msp430x_in_isr>) [1 __msp430x_in_isr+0 S1 A8])
        (const_int 0 [0])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:304 -1
     (nil))
(insn 76 75 77 5 (set (reg/f:PSI 72)
        (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)) ../../../ChibiOS-RT/os/nil/src/ch.c:274 -1
     (nil))
(insn 77 76 78 5 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 72)
                (const_int 4 [0x4])) [18 nil.next+0 S4 A16])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:274 -1
     (nil))
(insn 78 77 79 5 (set (reg/f:PSI 73)
        (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)) ../../../ChibiOS-RT/os/nil/src/ch.c:274 -1
     (nil))
(insn 79 78 80 5 (set (mem/f/c:PSI (reg/f:PSI 73) [18 nil.current+0 S4 A16])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:274 -1
     (nil))
(insn 80 79 81 5 (set (reg:PSI 74)
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad8bbbc1510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil))
(insn 81 80 82 5 (set (reg/f:PSI 75)
        (symbol_ref:PSI ("_port_switch") [flags 0x41]  <function_decl 0x2ad8bba7aa80 _port_switch>)) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil))
(insn 82 81 83 5 (set (reg:PSI 13 R13)
        (reg/v/f:PSI 50 [ tp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil))
(insn 83 82 84 5 (set (reg:PSI 12 R12)
        (reg:PSI 74)) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil))
(call_insn 84 83 85 5 (call:HI (mem:HI (reg/f:PSI 75) [0 _port_switch S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(insn 85 84 86 5 (asm_input/v ("nop") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:355) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:355 -1
     (nil))
(insn 86 85 0 5 (asm_input/v ("eint { nop") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:356) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:356 -1
     (nil))
