
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {./../01_RTL \
				 ./ \
				 ~iclabta01/umc018/Synthesis/ \
				 /usr/synthesis/libraries/syn/ \
				 /usr/synthesis/dw/}
./../01_RTL  ./  ~iclabta01/umc018/Synthesis/  /usr/synthesis/libraries/syn/  /usr/synthesis/dw/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb slow.db}
* dw_foundation.sldb standard.sldb slow.db
set target_library {slow.db}
slow.db
#======================================================
#  Global Parameters
#======================================================
set DESIGN "CDC"
CDC
set CYCLE1 8.6
8.6
set CYCLE2 13.6
13.6
#18.3
set C1_DLY  [expr 0.5*$CYCLE1]
4.3
set C2_DLY [expr 0.5*$CYCLE2]
6.8
#======================================================
#  Read RTL Code
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_sverilog $DESIGN.v
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v
Opening include file ./../01_RTL/AFIFO.v
Opening include file ./../01_RTL/sync_r2w.v
Opening include file ./../01_RTL/sync_w2r.v
Opening include file ./../01_RTL/fifomem.v
Opening include file ./../01_RTL/rptr_empty.v
Opening include file ./../01_RTL/wptr_full.v
Warning:  /RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v:22: Empty port in module declaration. (VER-986)

Inferred memory devices in process
	in routine sync_r2w line 19 in file
		'./../01_RTL/sync_r2w.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sync_w2r line 19 in file
		'./../01_RTL/sync_w2r.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifomem line 27 in file
		'./../01_RTL/fifomem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    fifomem/25    |   16   |    8    |      4       |
======================================================

Inferred memory devices in process
	in routine rptr_empty line 24 in file
		'./../01_RTL/rptr_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rptr_empty line 40 in file
		'./../01_RTL/rptr_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wptr_full line 23 in file
		'./../01_RTL/wptr_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wptr_full line 39 in file
		'./../01_RTL/wptr_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v:3: Port number 53 of 'CDC' was named 'Port53'. (VER-441)

Inferred memory devices in process
	in routine CDC line 103 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CDC line 108 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CDC line 124 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cnt_global_reg    | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CDC line 134 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   in_valid_d0_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CDC line 197 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      id_0_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|     info_0_reg      | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CDC line 174 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      id_0_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     info_0_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CDC line 229 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     weights_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CDC line 356 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  comp_top_regs_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CDC line 371 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wrinc_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/CDC.v:365: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_r2w.db:sync_r2w'
Loaded 7 designs.
Current design is 'sync_r2w'.
sync_r2w sync_w2r fifomem rptr_empty wptr_full AFIFO CDC
current_design $DESIGN
Current design is 'CDC'.
{CDC}
#======================================================
#  Global Setting
#======================================================
set_wire_load_mode top
1
set sync_r2w_name "sync_r2w"
sync_r2w
set sync_w2r_name "sync_w2r"
sync_w2r
#======================================================
#  Set Design Constraints
#======================================================
set_dont_use slow/JKFF*
Information: Building the design 'fifomem' instantiated from design 'AFIFO' with
	the parameters "8,4". (HDL-193)

Inferred memory devices in process
	in routine fifomem_DSIZE8_ASIZE4 line 27 in file
		'./../01_RTL/fifomem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| fifomem_DSIZE8_ASIZE4/25 |   16   |    8    |      4       |
==============================================================
Presto compilation completed successfully. (fifomem_DSIZE8_ASIZE4)
Information: Building the design 'rptr_empty' instantiated from design 'AFIFO' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine rptr_empty_ASIZE4 line 24 in file
		'./../01_RTL/rptr_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rptr_empty_ASIZE4 line 40 in file
		'./../01_RTL/rptr_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ASIZE4)
Information: Building the design 'wptr_full' instantiated from design 'AFIFO' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine wptr_full_ASIZE4 line 23 in file
		'./../01_RTL/wptr_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wptr_full_ASIZE4 line 39 in file
		'./../01_RTL/wptr_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ASIZE4)
1
create_clock -name "clk1" -period $CYCLE1 clk1
1
create_clock -name "clk2" -period $CYCLE2 clk2 
1
read_sdc $DESIGN\.sdc

Reading SDC version 2.1...
1
set_dont_touch [all_clocks]
1
set_ideal_network       [all_clocks]
1
set_input_delay [expr 0.5*$CYCLE1] -clock clk1 [all_inputs]
1
set_output_delay [expr 0.5*$CYCLE1] -clock clk1 [get_ports ready]
1
set_output_delay [expr 0.5*$CYCLE2] -clock clk2 [get_ports out]
1
set_output_delay [expr 0.5*$CYCLE2] -clock clk2 [get_ports out_valid]
1
set_input_delay 0 -clock clk1 clk1
1
set_input_delay 0 -clock clk2 clk2
1
set_input_delay 0 -clock clk1 rst_n 
1
set_input_delay 0 -clock clk2 rst_n
1
set_load 0.05 [get_ports ready]
1
set_load 20 [get_ports out]
1
set_load 20 [get_ports out_valid]
1
#======================================================
#  Optimization  
#======================================================
uniquify
Warning: Dont_touch on net 'clk2' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'clk1' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
1
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
read_sverilog sync_r2w.v
Loading sverilog file '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_r2w.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_r2w.v

Inferred memory devices in process
	in routine sync_r2w line 19 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_r2w.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_r2w.db:sync_r2w'
Warning: Overwriting design file '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_r2w.db'. (DDB-24)
Loaded 1 design.
Current design is 'sync_r2w'.
sync_r2w
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 11                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 10                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 0                                      |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'sync_r2w' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1064.4      0.00       0.0       0.0                          
    0:00:01    1064.4      0.00       0.0       0.0                          
    0:00:01    1064.4      0.00       0.0       0.0                          
    0:00:01    1064.4      0.00       0.0       0.0                          
    0:00:01    1064.4      0.00       0.0       0.0                          
    0:00:01    1064.4      0.00       0.0       0.0                          
    0:00:01    1064.4      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
    0:00:01     698.5      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_dont_touch sync_r2w
1
read_sverilog sync_w2r.v
Loading sverilog file '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_w2r.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_w2r.v

Inferred memory devices in process
	in routine sync_w2r line 19 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_w2r.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_w2r.db:sync_w2r'
Warning: Overwriting design file '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/01_RTL/sync_w2r.db'. (DDB-24)
Loaded 1 design.
Current design is 'sync_w2r'.
sync_w2r
compile
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 11                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 10                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 0                                      |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sync_w2r'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'sync_w2r' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1064.4      0.00       0.0       0.0                          
    0:00:00    1064.4      0.00       0.0       0.0                          
    0:00:00    1064.4      0.00       0.0       0.0                          
    0:00:00    1064.4      0.00       0.0       0.0                          
    0:00:00    1064.4      0.00       0.0       0.0                          
    0:00:00    1064.4      0.00       0.0       0.0                          
    0:00:00    1064.4      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
    0:00:00     698.5      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_dont_touch sync_w2r
1
current_design $DESIGN
Current design is 'CDC'.
{CDC}
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db"
Library analysis succeeded.
Warning: Dont_touch on net 'clk2' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'clk1' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 619                                    |
| Number of User Hierarchies                              | 6                                      |
| Sequential Cell Count                                   | 356                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 3                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch cells                              | 72                                     |
| Number of Dont Touch nets                               | 41                                     |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'CDC'

Warning: Dont_touch on net 'clk2' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'clk1' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy afifo_u0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy afifo_u0/fifomem_m0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy afifo_u0/rptr_empty_m0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy afifo_u0/wptr_full_m0 before Pass 1 (OPT-776)
Information: Ungrouping 4 of 7 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CDC'
Information: Added key list 'DesignWare' to design 'CDC'. (DDB-72)
Information: In design 'CDC', the register 'afifo_u0/wptr_full_m0/wbin_reg[4]' is removed because it is merged to 'afifo_u0/wptr_full_m0/wptr_reg[4]'. (OPT-1215)
Information: In design 'CDC', the register 'afifo_u0/rptr_empty_m0/rbin_reg[4]' is removed because it is merged to 'afifo_u0/rptr_empty_m0/rptr_reg[4]'. (OPT-1215)
 Implement Synthetic for 'CDC'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08  127860.2      0.20       6.9   83027.2                           18413682.0000
    0:00:08  127683.9      0.42      17.2   83027.2                           18394550.0000

  Beginning Constant Register Removal
  -----------------------------------
    0:00:08  129503.4      0.29      28.4   83027.2                           18826446.0000
    0:00:08  129503.4      0.29      28.4   83027.2                           18826446.0000

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'CDC_DP_OP_117J1_124_1339_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:09   97576.6      0.46      40.0   83027.2                           12076575.0000
    0:00:10   96575.4      0.04       0.4   83027.2                           11766401.0000
    0:00:10   96575.4      0.04       0.4   83027.2                           11766401.0000
    0:00:10   93847.7      0.01       0.1   83027.2                           11425427.0000
    0:00:10   93575.0      0.01       0.1   83027.2                           11377344.0000
    0:00:10   93558.3      0.06       0.2   83027.2                           11376225.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11   91762.1      0.03       0.1   83027.2                           11007388.0000
    0:00:11   91562.5      0.01       0.1   83027.2                           10954311.0000
    0:00:11   91562.5      0.01       0.1   83027.2                           10954311.0000
    0:00:11   89523.4      0.01       0.1   83027.2                           10407840.0000
    0:00:11   89523.4      0.01       0.1   83027.2                           10407840.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11   89613.2      0.00       0.0   83027.2                           10424418.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:12   89613.2      0.00       0.0   83027.2                           10424418.0000
    0:00:12   89613.2      0.00       0.0   83027.2                           10424418.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12   89613.2      0.00       0.0   83027.2                           10424418.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:13   84317.6      0.00       0.0   83027.2                           8881765.0000
    0:00:13   84317.6      0.00       0.0   83027.2                           8881765.0000
    0:00:13   84317.6      0.00       0.0   83027.2                           8881765.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   83825.3      0.00       0.0   83027.2                           8821080.0000
    0:00:13   77481.8      0.00       0.0   83027.2                           7713599.5000
    0:00:13   77481.8      0.00       0.0   83027.2                           7713599.5000
    0:00:13   77481.8      0.00       0.0   83027.2                           7713599.5000
    0:00:13   77448.6      0.00       0.0   83027.2                           7702031.0000
    0:00:14   77159.2      0.00       0.0   83027.2                           7612274.0000
    0:00:14   77159.2      0.00       0.0   83027.2                           7612274.0000
    0:00:14   77159.2      0.00       0.0   83027.2                           7612274.0000
    0:00:14   77159.2      0.00       0.0   83027.2                           7612274.0000
    0:00:14   77159.2      0.00       0.0   83027.2                           7612274.0000
    0:00:14   77159.2      0.00       0.0   83027.2                           7612274.0000
    0:00:14   75732.1      0.00       0.0   83027.2                           7406532.5000
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_timing -delay_type min  >  Report/$DESIGN\.timing_hold
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/02_SYN/Netlist/CDC_SYN.v'.
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/02_SYN/Netlist/CDC_SYN.sdf'. (WT-3)
1
report_area
 
****************************************
Report : area
Design : CDC
Version: T-2022.03
Date   : Mon Apr 17 02:39:16 2023
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db)

Number of ports:                           77
Number of nets:                          3017
Number of cells:                         2557
Number of combinational cells:           2201
Number of sequential cells:               354
Number of macros/black boxes:               0
Number of buf/inv:                        362
Number of references:                      98

Combinational area:              52916.371964
Buf/Inv area:                     4337.625701
Noncombinational area:           22815.777740
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 75732.149705
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CDC
Version: T-2022.03
Date   : Mon Apr 17 02:39:16 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: weights_reg_2__0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: info_0_reg_1__0__7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk1 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  weights_reg_2__0_/CK (DFFRHQX2)          0.00       0.00 r
  weights_reg_2__0_/Q (DFFRHQX2)           0.36       0.36 r
  U1998/Y (INVX4)                          0.24       0.60 f
  U1693/Y (NOR2X1)                         0.17       0.77 r
  U1953/S (ADDHXL)                         0.33       1.10 r
  U1296/S (ADDFX1)                         0.62       1.72 f
  U937/S (ADDFX1)                          0.58       2.30 f
  U1276/CO (ADDFX1)                        0.34       2.64 f
  U2061/CO (ADDFXL)                        1.26       3.91 f
  U1847/CO (ADDFHX1)                       0.32       4.22 f
  U1126/CO (ADDFX1)                        0.32       4.54 f
  U898/CO (ADDFX1)                         0.34       4.88 f
  U1123/CO (ADDFX1)                        0.34       5.22 f
  U1018/CO (ADDFXL)                        0.44       5.65 f
  U1236/S (ADDHXL)                         0.24       5.89 f
  U1228/Y (MXI2X1)                         0.23       6.12 r
  U1454/Y (NAND3X2)                        0.11       6.23 f
  U1097/Y (AND2X2)                         0.21       6.44 f
  U1095/Y (NAND4X1)                        0.16       6.61 r
  U1451/Y (NAND2X2)                        0.11       6.71 f
  U1208/Y (NOR2X4)                         0.16       6.87 r
  U1020/Y (NAND3X1)                        0.20       7.07 f
  U2617/Y (NAND2X4)                        0.14       7.20 r
  U1206/Y (INVX2)                          0.08       7.29 f
  U1033/Y (NAND2X4)                        0.12       7.40 r
  U1023/Y (OAI2BB1X2)                      0.37       7.78 f
  U2167/Y (AOI222XL)                       0.35       8.12 r
  U2166/Y (INVXL)                          0.06       8.19 f
  info_0_reg_1__0__7_/D (DFFRHQX1)         0.00       8.19 f
  data arrival time                                   8.19

  clock clk1 (rise edge)                   8.60       8.60
  clock network delay (ideal)              0.00       8.60
  info_0_reg_1__0__7_/CK (DFFRHQX1)        0.00       8.60 r
  library setup time                      -0.41       8.19
  data required time                                  8.19
  -----------------------------------------------------------
  data required time                                  8.19
  data arrival time                                  -8.19
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: out_reg_0_ (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: out[0] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_0_/CK (DFFSHQX4)                 0.00       0.00 r
  out_reg_0_/Q (DFFSHQX4)                  0.25       0.25 f
  U2180/Y (CLKINVX8)                       0.07       0.32 r
  U2936/Y (BUFX20)                         6.48       6.80 r
  out[0] (out)                             0.00       6.80 r
  data arrival time                                   6.80

  clock clk2 (rise edge)                  13.60      13.60
  clock network delay (ideal)              0.00      13.60
  output external delay                   -6.80       6.80
  data required time                                  6.80
  -----------------------------------------------------------
  data required time                                  6.80
  data arrival time                                  -6.80
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
#======================================================
#  Finish and Quit
#======================================================
exit

Memory usage for this session 207 Mbytes.
Memory usage for this session including child processes 207 Mbytes.
CPU usage for this session 65 seconds ( 0.02 hours ).
Elapsed time for this session 71 seconds ( 0.02 hours ).

Thank you...
