[![MasterHead](00086-desk-anim-v0.3.gif)]()

<h1 align="center">
  Hi, Welcome to Ramavath Nagaraju profile!
  <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="28">
</h1>

<h1 align="center">
    <a href="https://git.io/typing-svg"><img src="https://readme-typing-svg.herokuapp.com?lines=I+am+Ramavath+Nagaraju+üòâ;I'm+VLSI+Design+and+Verification+Engineer;"></a>
</h1>

<img align="right" alt="webp" src="https://github.com/ramavathnagaraju/ramavathnagaraju/blob/main/human2.webp?raw=true" width="450" height="300" />

- üî≠ I‚Äôm currently learning **VLSI Design and Verification**  
- üí¨ Ask me about **RTL Design, Verification, and Digital Logic**  
- üíº I‚Äôm a **VLSI Engineer**  
- üë®‚Äçüíª Hire Me as **Design and Verification Engineer**  
- üíû I‚Äôm looking to collaborate on **exciting projects in VLSI and semiconductor domain**  
- ‚ö° Fun fact **I love debugging circuits as much as I love coding!**

---

## üìÇ Projects & Experience

### **AHB To APB Bridge Design Synthesis Using Verilog | Maven Silicon**
- **Role:** VLSI Design Internship, Bengaluru, Karnataka (March 2025 - Present)
- Implemented Architectural Design of Bridge consisting of AHB Master Interface, AHB Slave Interface, APB Interface, and APB Controller.
- AHB2APB Bridge facilitated a seamless interface between high-speed AHB & low-power APB, ensuring optimal transactions.
- APB Controller effectively operated as a structured Finite State Machine (FSM) of 8 states controlling the transfers from AHB to APB.
- **Tools/Languages Used:** ModelSim, Quartus Prime, Verilog  

### **ASIC Design Project: AHB to APB Bridge Physical Design (RTL to GDS Flow)**
- RTL Design and Simulation: Designed the AHB-APB bridge using Verilog, creating testbenches to verify functionality prior to synthesis.
- Logic Synthesis: Leveraged YOSYS for converting RTL code into optimized gate-level netlist, minimizing area, power, and ensuring design correctness.
- Place and Route: Used OpenROAD for physical design steps, including floor-planning, power planning, placement, clock tree synthesis, routing, timing closure, and verifying design correctness through DRC and LVS checks.

### **Detection of Epilepsy using Machine Learning Techniques | MNIT Jaipur**
- Implemented advanced noise cancellation techniques, including bandpass and notch filtering, to enhance EEG signal quality for epilepsy detection.
- Developed and optimized machine learning models, achieving 98.52% accuracy for early seizure detection using CNNs.
- Applied feature extraction methods and addressed dataset imbalances using SMOTE for improved model performance.
- **Tools & Technologies:** EEG Signal Processing, Python, MATLAB, Machine Learning (CNNs), SMOTE  

### **8-bit Hardwired Processor | Verilog HDL**
- Designed and implemented a functional 8-bit hardwired processor capable of executing 14 MRI (Memory Reference Instructions) and 8 Non-MRI instructions.
- Supported both direct and indirect addressing modes for efficient memory access.
- Optimized for rapid and deterministic execution with hard-coded instruction sets.
- **Tools & Technologies:** Verilog HDL, Xilinx Vivado  

---

## ‚öô Technical Skills

### Tools/Software‚Äôs
- Extensive experience with **Questa Sim, Cadence Virtuoso, Synopsys VCS, Xilinx, GIT**

### Programming Languages
- Proficient in **System Verilog, Verilog, Python, C++**

### Verification Methodologies
- **Universal Verification Methodology (UVM), Assertion-Based Verification (ABV)**

### Computer Architecture
- **MIPS, Memory and Cache Coherency, Virtual Memory & Paging, Pipelining, Branch Prediction, DRAM**

### Verification/RTL Skills
- **RTL Design, Test Plan, UVM Testbench, Code/Functional Coverage, Digital Logic Design**
- **Clock Domain Crossing (CDC), Object-Oriented Programming (OOP), Constrained Random Verification**
- **System Verilog Assertions (SVA)**

### Protocols
- **I2C, UART, SPI, MESI, DDR**

---

<p align="center">
  <h1 align="center">‚öô Languages and Tools</h1>
</p>
<div>

### Coding Profiles

#### LeetCode: [Click Here](https://leetcode.com/nagarajucse036/)

### Languages
| System Verilog | Verilog | Python | C++ |
|---------------|---------|--------|-----|
| <img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/SystemVerilog_logo.svg" width="55" height="55"/> | <img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/Verilog_logo.svg" width="55" height="55"/> | <img src="https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQAojdfiU-YTTglyAywGexed1DmziFkV5v1Yg&s" width="55" height="55"/> | <img src="https://cdn-icons-png.flaticon.com/256/6132/6132222.png" width="55" height="55"/> |

### Environments & Dev Tools

| Questa Sim | Cadence Virtuoso | Synopsys VCS | Xilinx | Git | Vs-Code |
|-----------|----------------|-------------|--------|-----|--------|
|<img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/Mentor_Questa_logo.svg" width="55" height="55"/>| <img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/Cadence_Logo.svg" width="55" height="55"/> | <img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/Synopsys_logo.svg" width="55" height="55"/> | <img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/Xilinx_logo.svg" width="55" height="55"/> | <img src="https://github.com/devicons/devicon/blob/master/icons/git/git-original-wordmark.svg" width="55" height="55"/> | <img src="https://github.com/devicons/devicon/blob/master/icons/vscode/vscode-original.svg" width="55" height="55"/> |

---

<p align="center">
  <h1 align="center">üì´ How to reach me üåè</h1>
</p>

| Mail   | Linkedin | Twitter |
|--------|----------|---------|
| <a href="mailto:nagarajucse036@gamil.com"> <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" title="Gmail"  alt="Gmail"/> </a> | <a  href="https://www.linkedin.com/in/nagaraju-ramavath-b67460282"> <img src="https://github.com/devicons/devicon/blob/master/icons/linkedin/linkedin-original.svg" title="linkedin" alt="linkedin" width="55" height="55"/> </a> | <a href="https://twitter.com/Nagaraju888941"> <img src="https://github.com/devicons/devicon/blob/master/icons/twitter/twitter-original.svg" title="twitter" alt="twitter" width="55" height="55"/> </a> |
 
---

<p align="center">
  <h1 align="center">Thanks for checking out my GitHub Profile! üôè</h1>
</p>
