Info (10281): Verilog HDL Declaration information at acl_shift_register.v(23): object "STAGES" differs only in case from object "stages" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/acl_shift_register.v Line: 23
Info (10281): Verilog HDL Declaration information at acl_pop.v(55): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/acl_pop.v Line: 55
Warning (10273): Verilog HDL warning at lsu_top.v(798): extended using "x" or "z" File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_top.v Line: 798
Warning (10273): Verilog HDL warning at lsu_top.v(871): extended using "x" or "z" File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_top.v Line: 871
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(550): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_basic_coalescer.v Line: 550
Warning (10268): Verilog HDL information at lsu_streaming.v(159): always construct contains both blocking and non-blocking assignments File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_streaming.v Line: 159
Warning (10268): Verilog HDL information at lsu_streaming.v(706): always construct contains both blocking and non-blocking assignments File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_streaming.v Line: 706
Warning (10268): Verilog HDL information at lsu_bursting_load_stores.v(563): always construct contains both blocking and non-blocking assignments File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 563
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(954): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 954
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(955): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 955
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1689): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1689
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1690): object "TIMEOUT_NOT_ALL_BE" differs only in case from object "timeout_not_all_be" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1690
Warning (10268): Verilog HDL information at lsu_burst_coalesced_pipelined_write.sv(993): always construct contains both blocking and non-blocking assignments File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv Line: 993
Warning (10273): Verilog HDL warning at acl_push.v(93): extended using "x" or "z" File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/acl_push.v Line: 93
Info (10281): Verilog HDL Declaration information at acl_ic_master_endpoint.v(35): object "ID" differs only in case from object "id" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 35
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_8_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_8_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_8_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_8_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_8_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_8_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_8_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_8_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_7_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_7_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_7_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_7_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_7_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_7_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_7_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_7_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_6_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_6_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_6_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_6_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_6_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_6_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_6_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_6_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_4_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_4_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_4_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_4_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_4_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_4_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_4_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_4_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_3_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_3_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_3_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_3_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_3_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_3_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_3_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_3_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object "RX_CHECK_HEADER" differs only in case from object "rx_check_header" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/altpciexpav_lite_app.v Line: 172
Info (10281): Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object "RX_IDLE" differs only in case from object "rx_idle" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/altpciexpav_lite_app.v Line: 167
Warning (10720): Verilog HDL or VHDL warning at system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at system/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at system/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_1_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_1_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_1_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_1_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_kernel_interface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_interface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_kernel_clk_gen_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_clk_gen_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_kernel_clk_gen_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_clk_gen_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_kernel_clk_gen_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_clk_gen_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_kernel_clk_gen_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_kernel_clk_gen_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object "LOCKED" differs only in case from object "locked" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 112
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1901
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1893
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_2_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_2_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_2_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_2_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_dma_0_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_dma_0_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_board_ddr3a_s0_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/system_board_ddr3a_s0_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/lma792/bisunaopencl/src/OCL/Kernels/nsk/system/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
Warning (13024): Output pins are stuck at VCC or GND
