Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jul  4 14:52:49 2016

All signals are completely routed.

WARNING:ParHelpers:362 - There are 2 sourceless signals in this design. This design will not pass the DRC check run by
   Bitgen.

   HSYNC_OBUF
   VSYNC_OBUF


