<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: IT Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">IT Defines<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___u_s_a_r_t___l_l.html">USART</a> &raquo; <a class="el" href="group___u_s_a_r_t___l_l___exported___constants.html">USART Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>IT defines which can be used with LL_USART_ReadReg and LL_USART_WriteReg functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac1a30b088404923477b6bc5de03fb292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#gac1a30b088404923477b6bc5de03fb292">LL_USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a></td></tr>
<tr class="separator:gac1a30b088404923477b6bc5de03fb292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ac924a3d68bd076ac02f9f48ffac9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga26ac924a3d68bd076ac02f9f48ffac9c">LL_USART_CR1_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a></td></tr>
<tr class="separator:ga26ac924a3d68bd076ac02f9f48ffac9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d962b0d357b0c5ccc50de1d3cee6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga58d962b0d357b0c5ccc50de1d3cee6fa">LL_USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a></td></tr>
<tr class="separator:ga58d962b0d357b0c5ccc50de1d3cee6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d02dfc6fac420b333520a98e74e7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga82d02dfc6fac420b333520a98e74e7bf">LL_USART_CR1_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a></td></tr>
<tr class="separator:ga82d02dfc6fac420b333520a98e74e7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2b78fc0133487c432f9af4b0d8c0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga3b2b78fc0133487c432f9af4b0d8c0e0">LL_USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a></td></tr>
<tr class="separator:ga3b2b78fc0133487c432f9af4b0d8c0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7272e6ed184adbfb1fa24c3a3efc9284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga7272e6ed184adbfb1fa24c3a3efc9284">LL_USART_CR2_LBDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a></td></tr>
<tr class="separator:ga7272e6ed184adbfb1fa24c3a3efc9284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdd3ed8c5c3a56cfbfbc11771cfd187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#gafbdd3ed8c5c3a56cfbfbc11771cfd187">LL_USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a></td></tr>
<tr class="separator:gafbdd3ed8c5c3a56cfbfbc11771cfd187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70203ef690ebadb1f8bdfa338f2b76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#gae70203ef690ebadb1f8bdfa338f2b76e">LL_USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a></td></tr>
<tr class="separator:gae70203ef690ebadb1f8bdfa338f2b76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >IT defines which can be used with LL_USART_ReadReg and LL_USART_WriteReg functions. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac1a30b088404923477b6bc5de03fb292" name="gac1a30b088404923477b6bc5de03fb292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a30b088404923477b6bc5de03fb292">&#9670;&nbsp;</a></span>LL_USART_CR1_IDLEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_USART_CR1_IDLEIE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >IDLE interrupt enable </p>

</div>
</div>
<a id="ga3b2b78fc0133487c432f9af4b0d8c0e0" name="ga3b2b78fc0133487c432f9af4b0d8c0e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b2b78fc0133487c432f9af4b0d8c0e0">&#9670;&nbsp;</a></span>LL_USART_CR1_PEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_USART_CR1_PEIE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Parity error </p>

</div>
</div>
<a id="ga26ac924a3d68bd076ac02f9f48ffac9c" name="ga26ac924a3d68bd076ac02f9f48ffac9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ac924a3d68bd076ac02f9f48ffac9c">&#9670;&nbsp;</a></span>LL_USART_CR1_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_USART_CR1_RXNEIE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Read data register not empty interrupt enable </p>

</div>
</div>
<a id="ga58d962b0d357b0c5ccc50de1d3cee6fa" name="ga58d962b0d357b0c5ccc50de1d3cee6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d962b0d357b0c5ccc50de1d3cee6fa">&#9670;&nbsp;</a></span>LL_USART_CR1_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_USART_CR1_TCIE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmission complete interrupt enable </p>

</div>
</div>
<a id="ga82d02dfc6fac420b333520a98e74e7bf" name="ga82d02dfc6fac420b333520a98e74e7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d02dfc6fac420b333520a98e74e7bf">&#9670;&nbsp;</a></span>LL_USART_CR1_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_USART_CR1_TXEIE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transmit data register empty interrupt enable </p>

</div>
</div>
<a id="ga7272e6ed184adbfb1fa24c3a3efc9284" name="ga7272e6ed184adbfb1fa24c3a3efc9284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7272e6ed184adbfb1fa24c3a3efc9284">&#9670;&nbsp;</a></span>LL_USART_CR2_LBDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_USART_CR2_LBDIE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LIN break detection interrupt enable </p>

</div>
</div>
<a id="gae70203ef690ebadb1f8bdfa338f2b76e" name="gae70203ef690ebadb1f8bdfa338f2b76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae70203ef690ebadb1f8bdfa338f2b76e">&#9670;&nbsp;</a></span>LL_USART_CR3_CTSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_USART_CR3_CTSIE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CTS interrupt enable </p>

</div>
</div>
<a id="gafbdd3ed8c5c3a56cfbfbc11771cfd187" name="gafbdd3ed8c5c3a56cfbfbc11771cfd187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbdd3ed8c5c3a56cfbfbc11771cfd187">&#9670;&nbsp;</a></span>LL_USART_CR3_EIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_USART_CR3_EIE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Error interrupt enable </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
