#ifndef __TDA19988_H__
#define __TDA19988_H__

//// 
//  Microsoft Coporation
//  SiArch
//
//  Portions Copyright (c) Microsoft Corporation
//  Portions Copyright (c) Intel Corporation
//  Portions Copyright (c) Apple
//  Portions Copyright (c) ARM Ltd.
//  Portions Copyright (c) Freescale
////

// -------------------------------------------------------------------------------

#define TDA19988_COMPONENT_CEC          0
#define TDA19988_COMPONENT_HDMI         1

#define TDA19988_REG_HDMI_PAGESEL       0xFF
#define TDA19988_HDMI_PAGESEL_CTRL      0x00
#define TDA19988_HDMI_PAGESEL_PLL       0x02
#define TDA19988_HDMI_PAGESEL_EDID      0x09
#define TDA19988_HDMI_PAGESEL_INFO      0x10
#define TDA19988_HDMI_PAGESEL_AUDIO     0x11
#define TDA19988_HDMI_PAGESEL_HDCP      0x12

#define TDA19988_REG(comp,page,reg)     (((comp)<<16) | ((page)<<8) | (reg))
#define TDA19988_REG_CEC(reg)           TDA19988_REG(TDA19988_COMPONENT_CEC, 0, reg)
#define TDA19988_REG_HDMI(page,reg)     TDA19988_REG(TDA19988_COMPONENT_HDMI, page, reg)

#define TDA19988_REG_HDMI_CTRL(reg)     TDA19988_REG_HDMI(TDA19988_HDMI_PAGESEL_CTRL, reg)
#define TDA19988_REG_HDMI_PLL(reg)      TDA19988_REG_HDMI(TDA19988_HDMI_PAGESEL_PLL, reg)
#define TDA19988_REG_HDMI_EDID(reg)     TDA19988_REG_HDMI(TDA19988_HDMI_PAGESEL_EDID, reg)
#define TDA19988_REG_HDMI_INFO(reg)     TDA19988_REG_HDMI(TDA19988_HDMI_PAGESEL_INFO, reg)
#define TDA19988_REG_HDMI_AUDIO(reg)    TDA19988_REG_HDMI(TDA19988_HDMI_PAGESEL_AUDIO, reg)
#define TDA19988_REG_HDMI_HDCP(reg)     TDA19988_REG_HDMI(TDA19988_HDMI_PAGESEL_HDCP, reg)

// -------------------------------------------------------------------------------

#define TDA19988_REG_CEC_INTSTATUS                      TDA19988_REG_CEC(0xEE)
#define TDA19988_REG_CEC_CLK_CTRL                       TDA19988_REG_CEC(0xFB)
#define TDA19988_REG_CEC_RX_INTEN                       TDA19988_REG_CEC(0xFC)
#define TDA19988_REG_CEC_RX_INT                         TDA19988_REG_CEC(0xFD)
#define TDA19988_REG_CEC_RX_LEVEL                       TDA19988_REG_CEC(0xFE)
#define TDA19988_REG_CEC_ENABLE                         TDA19988_REG_CEC(0xFF)

#define TDA19988_CEC_INTSTATUS_CEC                      0x01
#define TDA19988_CEC_INTSTATUS_HDMI                     0x02

#define TDA19988_CEC_CLK_CTRL_DIVIDER                   0x01
#define TDA19988_CEC_CLK_CTRL_IMCLK_SEL                 0x02
#define TDA19988_CEC_CLK_CTRL_OTP_EN                    0x40
#define TDA19988_CEC_CLK_CTRL_GHOST_DIS                 0x80

#define TDA19988_CEC_RX_SENSE                           0x01
#define TDA19988_CEC_RX_HPD                             0x02

#define TDA19988_CEC_ENABLE_CEC                         0x01
#define TDA19988_CEC_ENABLE_HDMI                        0x02
#define TDA19988_CEC_ENABLE_RX_SENSE                    0x04
#define TDA19988_CEC_ENABLE_DIS_CCLK                    0x20
#define TDA19988_CEC_ENABLE_DIS_FRO                     0x40
#define TDA19988_CEC_ENABLE_UNK                         0x80
#define TDA19988_CEC_ENABLE_ALL                         0x87

#define TDA19988_REG_HDMI_CTRL_VERSION_LSB              TDA19988_REG_HDMI_CTRL(0x00)     // R
#define TDA19988_REG_HDMI_CTRL_MAIN_CNTRL0              TDA19988_REG_HDMI_CTRL(0x01)     // RW
#define TDA19988_REG_HDMI_CTRL_VERSION_MSB              TDA19988_REG_HDMI_CTRL(0x02)     // R
#define TDA19988_REG_HDMI_CTRL_SOFTRESET                TDA19988_REG_HDMI_CTRL(0x0a)     //  W
#define TDA19988_REG_HDMI_CTRL_DDC_DISABLE              TDA19988_REG_HDMI_CTRL(0x0b)     // RW
#define TDA19988_REG_HDMI_CTRL_CCLK_ON                  TDA19988_REG_HDMI_CTRL(0x0c)     // RW
#define TDA19988_REG_HDMI_CTRL_I2C_MASTER               TDA19988_REG_HDMI_CTRL(0x0d)     // RW
#define TDA19988_REG_HDMI_CTRL_FEAT_POWERDOWN           TDA19988_REG_HDMI_CTRL(0x0e)     // RW
#define TDA19988_REG_HDMI_CTRL_INT_FLAGS_0              TDA19988_REG_HDMI_CTRL(0x0f)     // RW
#define TDA19988_REG_HDMI_CTRL_INT_FLAGS_1              TDA19988_REG_HDMI_CTRL(0x10)     // RW
#define TDA19988_REG_HDMI_CTRL_INT_FLAGS_2              TDA19988_REG_HDMI_CTRL(0x11)     // RW
#define TDA19988_REG_HDMI_CTRL_ENA_ACLK                 TDA19988_REG_HDMI_CTRL(0x16)     // RW
#define TDA19988_REG_HDMI_CTRL_ENA_VP_0                 TDA19988_REG_HDMI_CTRL(0x18)     // RW
#define TDA19988_REG_HDMI_CTRL_ENA_VP_1                 TDA19988_REG_HDMI_CTRL(0x19)     // RW
#define TDA19988_REG_HDMI_CTRL_ENA_VP_2                 TDA19988_REG_HDMI_CTRL(0x1a)     // RW
#define TDA19988_REG_HDMI_CTRL_ENA_AP                   TDA19988_REG_HDMI_CTRL(0x1e)     // RW
#define TDA19988_REG_HDMI_CTRL_VIP_CNTRL_0              TDA19988_REG_HDMI_CTRL(0x20)     //  W
#define TDA19988_REG_HDMI_CTRL_VIP_CNTRL_1              TDA19988_REG_HDMI_CTRL(0x21)     //  W
#define TDA19988_REG_HDMI_CTRL_VIP_CNTRL_2              TDA19988_REG_HDMI_CTRL(0x22)     //  W
#define TDA19988_REG_HDMI_CTRL_VIP_CNTRL_3              TDA19988_REG_HDMI_CTRL(0x23)     //  W
#define TDA19988_REG_HDMI_CTRL_VIP_CNTRL_4              TDA19988_REG_HDMI_CTRL(0x24)     //  W
#define TDA19988_REG_HDMI_CTRL_VIP_CNTRL_5              TDA19988_REG_HDMI_CTRL(0x25)     //  W
#define TDA19988_REG_HDMI_CTRL_MUX_AP                   TDA19988_REG_HDMI_CTRL(0x26)     // RW
#define TDA19988_REG_HDMI_CTRL_MUX_VP_VIP_OUT           TDA19988_REG_HDMI_CTRL(0x27)     // RW
#define TDA19988_REG_HDMI_CTRL_MAT_CONTRL               TDA19988_REG_HDMI_CTRL(0x80)     //  W
#define TDA19988_REG_HDMI_CTRL_VIDFORMAT                TDA19988_REG_HDMI_CTRL(0xa0)     //  W
#define TDA19988_REG_HDMI_CTRL_REFPIX_MSB               TDA19988_REG_HDMI_CTRL(0xa1)     //  W
#define TDA19988_REG_HDMI_CTRL_REFPIX_LSB               TDA19988_REG_HDMI_CTRL(0xa2)     //  W
#define TDA19988_REG_HDMI_CTRL_REFLINE_MSB              TDA19988_REG_HDMI_CTRL(0xa3)     //  W
#define TDA19988_REG_HDMI_CTRL_REFLINE_LSB              TDA19988_REG_HDMI_CTRL(0xa4)     //  W
#define TDA19988_REG_HDMI_CTRL_NPIX_MSB                 TDA19988_REG_HDMI_CTRL(0xa5)     //  W
#define TDA19988_REG_HDMI_CTRL_NPIX_LSB                 TDA19988_REG_HDMI_CTRL(0xa6)     //  W
#define TDA19988_REG_HDMI_CTRL_NLINE_MSB                TDA19988_REG_HDMI_CTRL(0xa7)     //  W
#define TDA19988_REG_HDMI_CTRL_NLINE_LSB                TDA19988_REG_HDMI_CTRL(0xa8)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_LINE_STRT_1_MSB       TDA19988_REG_HDMI_CTRL(0xa9)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_LINE_STRT_1_LSB       TDA19988_REG_HDMI_CTRL(0xaa)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_PIX_STRT_1_MSB        TDA19988_REG_HDMI_CTRL(0xab)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_PIX_STRT_1_LSB        TDA19988_REG_HDMI_CTRL(0xac)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_LINE_END_1_MSB        TDA19988_REG_HDMI_CTRL(0xad)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_LINE_END_1_LSB        TDA19988_REG_HDMI_CTRL(0xae)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_PIX_END_1_MSB         TDA19988_REG_HDMI_CTRL(0xaf)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_PIX_END_1_LSB         TDA19988_REG_HDMI_CTRL(0xb0)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_LINE_STRT_2_MSB       TDA19988_REG_HDMI_CTRL(0xb1)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_LINE_STRT_2_LSB       TDA19988_REG_HDMI_CTRL(0xb2)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_PIX_STRT_2_MSB        TDA19988_REG_HDMI_CTRL(0xb3)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_PIX_STRT_2_LSB        TDA19988_REG_HDMI_CTRL(0xb4)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_LINE_END_2_MSB        TDA19988_REG_HDMI_CTRL(0xb5)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_LINE_END_2_LSB        TDA19988_REG_HDMI_CTRL(0xb6)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_PIX_END_2_MSB         TDA19988_REG_HDMI_CTRL(0xb7)     //  W
#define TDA19988_REG_HDMI_CTRL_VS_PIX_END_2_LSB         TDA19988_REG_HDMI_CTRL(0xb8)     //  W
#define TDA19988_REG_HDMI_CTRL_HS_PIX_START_MSB         TDA19988_REG_HDMI_CTRL(0xb9)     //  W
#define TDA19988_REG_HDMI_CTRL_HS_PIX_START_LSB         TDA19988_REG_HDMI_CTRL(0xba)     //  W
#define TDA19988_REG_HDMI_CTRL_HS_PIX_STOP_MSB          TDA19988_REG_HDMI_CTRL(0xbb)     //  W
#define TDA19988_REG_HDMI_CTRL_HS_PIX_STOP_LSB          TDA19988_REG_HDMI_CTRL(0xbc)     //  W
#define TDA19988_REG_HDMI_CTRL_VWIN_START_1_MSB         TDA19988_REG_HDMI_CTRL(0xbd)     //  W
#define TDA19988_REG_HDMI_CTRL_VWIN_START_1_LSB         TDA19988_REG_HDMI_CTRL(0xbe)     //  W
#define TDA19988_REG_HDMI_CTRL_VWIN_END_1_MSB           TDA19988_REG_HDMI_CTRL(0xbf)     //  W
#define TDA19988_REG_HDMI_CTRL_VWIN_END_1_LSB           TDA19988_REG_HDMI_CTRL(0xc0)     //  W
#define TDA19988_REG_HDMI_CTRL_VWIN_START_2_MSB         TDA19988_REG_HDMI_CTRL(0xc1)     //  W
#define TDA19988_REG_HDMI_CTRL_VWIN_START_2_LSB         TDA19988_REG_HDMI_CTRL(0xc2)     //  W
#define TDA19988_REG_HDMI_CTRL_VWIN_END_2_MSB           TDA19988_REG_HDMI_CTRL(0xc3)     //  W
#define TDA19988_REG_HDMI_CTRL_VWIN_END_2_LSB           TDA19988_REG_HDMI_CTRL(0xc4)     //  W
#define TDA19988_REG_HDMI_CTRL_DE_START_MSB             TDA19988_REG_HDMI_CTRL(0xc5)     //  W
#define TDA19988_REG_HDMI_CTRL_DE_START_LSB             TDA19988_REG_HDMI_CTRL(0xc6)     //  W
#define TDA19988_REG_HDMI_CTRL_DE_STOP_MSB              TDA19988_REG_HDMI_CTRL(0xc7)     //  W
#define TDA19988_REG_HDMI_CTRL_DE_STOP_LSB              TDA19988_REG_HDMI_CTRL(0xc8)     //  W
#define TDA19988_REG_HDMI_CTRL_TBG_CNTRL_0              TDA19988_REG_HDMI_CTRL(0xca)     //  W
#define TDA19988_REG_HDMI_CTRL_TBG_CNTRL_1              TDA19988_REG_HDMI_CTRL(0xcb)     //  W
#define TDA19988_REG_HDMI_CTRL_ENABLE_SPACE             TDA19988_REG_HDMI_CTRL(0xd6)     //  W
#define TDA19988_REG_HDMI_CTRL_HVF_CNTRL_0              TDA19988_REG_HDMI_CTRL(0xe4)     //  W
#define TDA19988_REG_HDMI_CTRL_HVF_CNTRL_1              TDA19988_REG_HDMI_CTRL(0xe5)     //  W
#define TDA19988_REG_HDMI_CTRL_RPT_CNTRL                TDA19988_REG_HDMI_CTRL(0xf0)     //  W
#define TDA19988_REG_HDMI_CTRL_I2S_FORMAT               TDA19988_REG_HDMI_CTRL(0xfc)     // RW
#define TDA19988_REG_HDMI_CTRL_AIP_CLKSEL               TDA19988_REG_HDMI_CTRL(0xfd)     //  W

#define TDA19988_HDMI_CTRL_MAIN_CNTRL0_SR               0x01
#define TDA19988_HDMI_CTRL_MAIN_CNTRL0_DECS             0x02
#define TDA19988_HDMI_CTRL_MAIN_CNTRL0_DEHS             0x03
#define TDA19988_HDMI_CTRL_MAIN_CNTRL0_CECS             0x08
#define TDA19988_HDMI_CTRL_MAIN_CNTRL0_CEHS             0x10
#define TDA19988_HDMI_CTRL_MAIN_CNTRL0_SCALER           0x80

#define TDA19988_HDMI_CTRL_VERSION_MSB_NO_HDCP          0x10
#define TDA19988_HDMI_CTRL_VERSION_MSB_NO_SCALER        0x20

#define TDA19988_HDMI_CTRL_SOFTRESET_AUDIO              0x01
#define TDA19988_HDMI_CTRL_SOFTRESET_I2C_MASTER         0x02

#define TDA19988_HDMI_CTRL_I2C_MASTER_DIS_MM            0x01
#define TDA19988_HDMI_CTRL_I2C_MASTER_DIS_FILT          0x02
#define TDA19988_HDMI_CTRL_I2C_MASTER_APP_STRT_LAT      0x04

#define TDA19988_HDMI_CTRL_FEAT_POWERDOWN_SPDIF         0x08

#define TDA19988_HDMI_CTRL_INT_FLAGS_2_EDID_BLK_RD      0x02

#define TDA19988_HDMI_CTRL_VIP_CNTRL_0_SWAP_B_MASK      0x07
#define TDA19988_HDMI_CTRL_VIP_CNTRL_0_MIRROR_B         0x08
#define TDA19988_HDMI_CTRL_VIP_CNTRL_0_SWAP_A_MASK      0x70
#define TDA19988_HDMI_CTRL_VIP_CNTRL_0_SWAP_A_SHL       4
#define TDA19988_HDMI_CTRL_VIP_CNTRL_0_MIRROR_A         0x80

#define TDA19988_HDMI_CTRL_VIP_CNTRL_1_SWAP_D_MASK      0x07
#define TDA19988_HDMI_CTRL_VIP_CNTRL_1_MIRROR_D         0x08
#define TDA19988_HDMI_CTRL_VIP_CNTRL_1_SWAP_C_MASK      0x70
#define TDA19988_HDMI_CTRL_VIP_CNTRL_1_SWAP_C_SHL       4
#define TDA19988_HDMI_CTRL_VIP_CNTRL_1_MIRROR_C         0x80

#define TDA19988_HDMI_CTRL_VIP_CNTRL_2_SWAP_F_MASK      0x07
#define TDA19988_HDMI_CTRL_VIP_CNTRL_2_MIRROR_F         0x08
#define TDA19988_HDMI_CTRL_VIP_CNTRL_2_SWAP_E_MASK      0x70
#define TDA19988_HDMI_CTRL_VIP_CNTRL_2_SWAP_E_SHL       4
#define TDA19988_HDMI_CTRL_VIP_CNTRL_2_MIRROR_E         0x80

#define TDA19988_HDMI_CTRL_VIP_CNTRL_3_X_TOGGLE         0x01
#define TDA19988_HDMI_CTRL_VIP_CNTRL_3_H_TOGGLE         0x02
#define TDA19988_HDMI_CTRL_VIP_CNTRL_3_V_TOGGLE         0x04
#define TDA19988_HDMI_CTRL_VIP_CNTRL_3_EMB              0x08
#define TDA19988_HDMI_CTRL_VIP_CNTRL_3_SYNC_DE          0x10
#define TDA19988_HDMI_CTRL_VIP_CNTRL_3_SYNC_HS          0x20
#define TDA19988_HDMI_CTRL_VIP_CNTRL_3_DE_INT           0x40
#define TDA19988_HDMI_CTRL_VIP_CNTRL_3_EDGE             0x80

#define TDA19988_HDMI_CTRL_VIP_CNTRL_4_BLC_MASK         0x03
#define TDA19988_HDMI_CTRL_VIP_CNTRL_4_BLANK_MASK       0x0C
#define TDA19988_HDMI_CTRL_VIP_CNTRL_4_BLANK_SHL        2
#define TDA19988_HDMI_CTRL_VIP_CNTRL_4_CCIR656          0x10
#define TDA19988_HDMI_CTRL_VIP_CNTRL_4_656_ALT          0x20
#define TDA19988_HDMI_CTRL_VIP_CNTRL_4_TST_656          0x40
#define TDA19988_HDMI_CTRL_VIP_CNTRL_4_TST_PAT          0x80

#define TDA19988_HDMI_CTRL_VIP_CNTRL_5_CKCASE           0x01
#define TDA19988_HDMI_CTRL_VIP_CNTRL_5_SP_CNT_MASK      0x06
#define TDA19988_HDMI_CTRL_VIP_CNTRL_5_SP_CNT_SHL       1

#define TDA19988_HDMI_CTRL_MUX_AP_I2S                   0x64
#define TDA19988_HDMI_CTRL_MUX_AP_SPDIF                 0x40

#define TDA19988_HDMI_CTRL_MAT_CONTRL_SC_MASK           0x03
#define TDA19988_HDMI_CTRL_MAT_CONTRL_BP                0x04

#define TDA19988_HDMI_CTRL_TBG_CNTRL_0_TOP_TOGGLE       0x01
#define TDA19988_HDMI_CTRL_TBG_CNTRL_0_TOP_SEL          0x02
#define TDA19988_HDMI_CTRL_TBG_CNTRL_0_DE_EXT           0x04
#define TDA19988_HDMI_CTRL_TBG_CNTRL_0_TOP_EXT          0x08
#define TDA19988_HDMI_CTRL_TBG_CNTRL_0_FRAME_DIS        0x20
#define TDA19988_HDMI_CTRL_TBG_CNTRL_0_SYNC_MTHD        0x40
#define TDA19988_HDMI_CTRL_TBG_CNTRL_0_SYNC_ONCE        0x80

#define TDA19988_HDMI_CTRL_TBG_CNTRL_1_H_TOGGLE         0x01
#define TDA19988_HDMI_CTRL_TBG_CNTRL_1_V_TOGGLE         0x02
#define TDA19988_HDMI_CTRL_TBG_CNTRL_1_TOGGLE_EN        0x04
#define TDA19988_HDMI_CTRL_TBG_CNTRL_1_X_EXT            0x08
#define TDA19988_HDMI_CTRL_TBG_CNTRL_1_H_EXT            0x10
#define TDA19988_HDMI_CTRL_TBG_CNTRL_1_V_EXT            0x20
#define TDA19988_HDMI_CTRL_TBG_CNTRL_1_DWIN_DIS         0x40

#define TDA19988_HDMI_CTRL_HVF_CNTRL_0_INTPOL_MASK      0x03
#define TDA19988_HDMI_CTRL_HVF_CNTRL_0_PREFIL_MASK      0x0C
#define TDA19988_HDMI_CTRL_HVF_CNTRL_0_PREFIL_SHL       2
#define TDA19988_HDMI_CTRL_HVF_CNTRL_0_RWB              0x40
#define TDA19988_HDMI_CTRL_HVF_CNTRL_0_SM               0x80

#define TDA19988_HDMI_CTRL_HVF_CNTRL_1_FOR              0x01
#define TDA19988_HDMI_CTRL_HVF_CNTRL_1_YUVBLK           0x02
#define TDA19988_HDMI_CTRL_HVF_CNTRL_1_VQR_MASK         0x0C
#define TDA19988_HDMI_CTRL_HVF_CNTRL_1_VQR_SHL          2
#define TDA19988_HDMI_CTRL_HVF_CNTRL_1_PAD_MASK         0x30
#define TDA19988_HDMI_CTRL_HVF_CNTRL_1_PAD_SHL          4
#define TDA19988_HDMI_CTRL_HVF_CNTRL_1_SEMI_PLANAR      0x40

#define TDA19988_HDMI_CTRL_I2S_FORMAT_MASK              0x03

#define TDA19988_HDMI_CTRL_AIP_CLKSEL_FS_ACLK           0x00
#define TDA19988_HDMI_CTRL_AIP_CLKSEL_FS_MCLK           0x01
#define TDA19988_HDMI_CTRL_AIP_CLKSEL_FS64SPDIF         0x02
#define TDA19988_HDMI_CTRL_AIP_CLKSEL_AIP_SPDIF         0x00
#define TDA19988_HDMI_CTRL_AIP_CLKSEL_AIP_I2S           0x08

#define TDA19988_REG_HDMI_PLL_SERIAL_1                  TDA19988_REG_HDMI_PLL(0x00)     // RW
#define TDA19988_REG_HDMI_PLL_SERIAL_2                  TDA19988_REG_HDMI_PLL(0x01)     // RW
#define TDA19988_REG_HDMI_PLL_SERIAL_3                  TDA19988_REG_HDMI_PLL(0x02)     // RW
#define TDA19988_REG_HDMI_PLL_SERIALIZER                TDA19988_REG_HDMI_PLL(0x03)     // RW
#define TDA19988_REG_HDMI_PLL_BUFFER_OUT                TDA19988_REG_HDMI_PLL(0x04)     // RW
#define TDA19988_REG_HDMI_PLL_SCG1                      TDA19988_REG_HDMI_PLL(0x05)     // RW
#define TDA19988_REG_HDMI_PLL_SCG2                      TDA19988_REG_HDMI_PLL(0x06)     // RW
#define TDA19988_REG_HDMI_PLL_SCGN1                     TDA19988_REG_HDMI_PLL(0x07)     // RW
#define TDA19988_REG_HDMI_PLL_SCGN2                     TDA19988_REG_HDMI_PLL(0x08)     // RW
#define TDA19988_REG_HDMI_PLL_SCGR1                     TDA19988_REG_HDMI_PLL(0x09)     // RW
#define TDA19988_REG_HDMI_PLL_SCGR2                     TDA19988_REG_HDMI_PLL(0x0a)     // RW
#define TDA19988_REG_HDMI_PLL_AUDIO_DIV_POW2            TDA19988_REG_HDMI_PLL(0x0e)     // RW
#define TDA19988_REG_HDMI_PLL_SEL_CLK                   TDA19988_REG_HDMI_PLL(0x11)     // RW
#define TDA19988_REG_HDMI_PLL_ANA_GENERAL               TDA19988_REG_HDMI_PLL(0x12)     // RW

#define TDA19988_HDMI_PLL_SERIAL_1_FDN                  0x01
#define TDA19988_HDMI_PLL_SERIAL_1_IP_MASK              0x06
#define TDA19988_HDMI_PLL_SERIAL_1_IP_SHL               1
#define TDA19988_HDMI_PLL_SERIAL_1_MAN_IP               0x40

#define TDA19988_HDMI_PLL_SERIAL_2_NOSC_MASK            0x0F
#define TDA19988_HDMI_PLL_SERIAL_2_PR_MASK              0xF0
#define TDA19988_HDMI_PLL_SERIAL_2_PR_SHL               4

#define TDA19988_HDMI_PLL_SERIAL_3_SRL_CCIR             0x01
#define TDA19988_HDMI_PLL_SERIAL_3_SRL_DE               0x04
#define TDA19988_HDMI_PLL_SERIAL_3_PXIN_SEL             0x10

#define TDA19988_HDMI_PLL_SEL_CLK_CLK1                  0x01
#define TDA19988_HDMI_PLL_SEL_CLK_VRF_CLK_MASK          0x06
#define TDA19988_HDMI_PLL_SEL_CLK_VRF_CLK_SHL           1
#define TDA19988_HDMI_PLL_SEL_CLK_ENA_SC_CLK            0x08

#define TDA19988_REG_HDMI_EDID_DATA_0                   TDA19988_REG_HDMI_EDID(0x00)     // R
#define TDA19988_REG_HDMI_EDID_CTRL                     TDA19988_REG_HDMI_EDID(0xfa)     // RW
#define TDA19988_REG_HDMI_EDID_DDC_ADDR                 TDA19988_REG_HDMI_EDID(0xfb)     // RW
#define TDA19988_REG_HDMI_EDID_DDC_OFFS                 TDA19988_REG_HDMI_EDID(0xfc)     // RW
#define TDA19988_REG_HDMI_EDID_DDC_SEGM_ADDR            TDA19988_REG_HDMI_EDID(0xfd)     // RW
#define TDA19988_REG_HDMI_EDID_DDC_SEGM                 TDA19988_REG_HDMI_EDID(0xfe)     // RW

#define TDA19988_REG_HDMI_INFO_IF1_HB0                  TDA19988_REG_HDMI_INFO(0x20)     // RW
#define TDA19988_REG_HDMI_INFO_IF2_HB0                  TDA19988_REG_HDMI_INFO(0x40)     // RW
#define TDA19988_REG_HDMI_INFO_IF3_HB0                  TDA19988_REG_HDMI_INFO(0x60)     // RW
#define TDA19988_REG_HDMI_INFO_IF4_HB0                  TDA19988_REG_HDMI_INFO(0x80)     // RW
#define TDA19988_REG_HDMI_INFO_IF5_HB0                  TDA19988_REG_HDMI_INFO(0xa0)     // RW

#define TDA19988_REG_HDMI_AUDIO_AIP_CNTRL_0             TDA19988_REG_HDMI_AUDIO(0x00)     // RW
#define TDA19988_REG_HDMI_AUDIO_CA_I2S                  TDA19988_REG_HDMI_AUDIO(0x01)     // RW
#define TDA19988_REG_HDMI_AUDIO_LATENCY_RD              TDA19988_REG_HDMI_AUDIO(0x04)     // RW
#define TDA19988_REG_HDMI_AUDIO_ACR_CTS_0               TDA19988_REG_HDMI_AUDIO(0x05)     // RW
#define TDA19988_REG_HDMI_AUDIO_ACR_CTS_1               TDA19988_REG_HDMI_AUDIO(0x06)     // RW
#define TDA19988_REG_HDMI_AUDIO_ACR_CTS_2               TDA19988_REG_HDMI_AUDIO(0x07)     // RW
#define TDA19988_REG_HDMI_AUDIO_ACR_N_0                 TDA19988_REG_HDMI_AUDIO(0x08)     // RW
#define TDA19988_REG_HDMI_AUDIO_ACR_N_1                 TDA19988_REG_HDMI_AUDIO(0x09)     // RW
#define TDA19988_REG_HDMI_AUDIO_ACR_N_2                 TDA19988_REG_HDMI_AUDIO(0x0a)     // RW
#define TDA19988_REG_HDMI_AUDIO_CTS_N                   TDA19988_REG_HDMI_AUDIO(0x0c)     // RW
#define TDA19988_REG_HDMI_AUDIO_ENC_CNTRL               TDA19988_REG_HDMI_AUDIO(0x0d)     // RW
#define TDA19988_REG_HDMI_AUDIO_DIP_FLAGS               TDA19988_REG_HDMI_AUDIO(0x0e)     // RW
#define TDA19988_REG_HDMI_AUDIO_DIP_IF_FLAGS            TDA19988_REG_HDMI_AUDIO(0x0f)     // RW
#define TDA19988_REG_HDMI_AUDIO_CH_STAT_B0              TDA19988_REG_HDMI_AUDIO(0x14)     // RW

#define TDA19988_HDMI_AUDIO_AIP_CNTRL_0_RST_FIFO        0x01
#define TDA19988_HDMI_AUDIO_AIP_CNTRL_0_SWAP            0x02
#define TDA19988_HDMI_AUDIO_AIP_CNTRL_0_LAYOUT          0x04
#define TDA19988_HDMI_AUDIO_AIP_CNTRL_0_ACR_MAN         0x20
#define TDA19988_HDMI_AUDIO_AIP_CNTRL_0_RST_CTS         0x40

#define TDA19988_HDMI_AUDIO_ENC_CNTRL_RST_ENC           0x01
#define TDA19988_HDMI_AUDIO_ENC_CNTRL_RST_SEL           0x02
#define TDA19988_HDMI_AUDIO_ENC_CNTRL_CTL_CODE_MASK     0x0C
#define TDA19988_HDMI_AUDIO_ENC_CNTRL_CTL_CODE_SHL      2

#define TDA19988_REG_HDMI_HDCP_TX3                      TDA19988_REG_HDMI_HDCP(0x9a)     // RW
#define TDA19988_REG_HDMI_HDCP_TX4                      TDA19988_REG_HDMI_HDCP(0x9b)     // RW
#define TDA19988_REG_HDMI_HDCP_TX33                     TDA19988_REG_HDMI_HDCP(0xb8)     // RW

#define TDA19988_HDMI_HDCP_TX4_PD_RAM                   0x02

#define TDA19988_HDMI_HDCP_TX33_HDMI                    0x02

// -------------------------------------------------------------------------------

#endif // __TDA19988_H__
