<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28a3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4403.49 --||-- Mem Ch  0: Reads (MB/s):  4753.30 --|
|--            Writes(MB/s):  3855.43 --||--            Writes(MB/s):  3740.55 --|
|-- Mem Ch  1: Reads (MB/s):  4391.19 --||-- Mem Ch  1: Reads (MB/s):  4741.65 --|
|--            Writes(MB/s):  3855.72 --||--            Writes(MB/s):  3744.30 --|
|-- Mem Ch  2: Reads (MB/s):  4395.08 --||-- Mem Ch  2: Reads (MB/s):  4755.19 --|
|--            Writes(MB/s):  3854.10 --||--            Writes(MB/s):  3737.05 --|
|-- Mem Ch  3: Reads (MB/s):  4444.97 --||-- Mem Ch  3: Reads (MB/s):  4818.36 --|
|--            Writes(MB/s):  3859.75 --||--            Writes(MB/s):  3751.67 --|
|-- NODE 0 Mem Read (MB/s) : 17634.73 --||-- NODE 1 Mem Read (MB/s) : 19068.50 --|
|-- NODE 0 Mem Write(MB/s) : 15425.00 --||-- NODE 1 Mem Write(MB/s) : 14973.56 --|
|-- NODE 0 P. Write (T/s):     167245 --||-- NODE 1 P. Write (T/s):     179907 --|
|-- NODE 0 Memory (MB/s):    33059.73 --||-- NODE 1 Memory (MB/s):    34042.05 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36703.23                --|
            |--                System Write Throughput(MB/s):      30398.56                --|
            |--               System Memory Throughput(MB/s):      67101.79                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2977
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     180 M       615 K    31 M   404 M    189 M     0    1160 K
 1     124 M       880 K    26 M   383 M    187 M     0    1118 K
-----------------------------------------------------------------------
 *     304 M      1495 K    58 M   787 M    376 M     0    2278 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.26        Core1: 12.34        
Core2: 45.20        Core3: 33.41        
Core4: 29.05        Core5: 44.57        
Core6: 36.30        Core7: 11.00        
Core8: 11.90        Core9: 34.29        
Core10: 42.04        Core11: 44.82        
Core12: 22.00        Core13: 40.77        
Core14: 14.76        Core15: 13.18        
Core16: 21.89        Core17: 28.56        
Core18: 43.38        Core19: 28.62        
Core20: 23.13        Core21: 14.81        
Core22: 13.00        Core23: 36.20        
Core24: 45.01        Core25: 28.78        
Core26: 43.86        Core27: 28.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.18
Socket1: 26.29
DDR read Latency(ns)
Socket0: 633.57
Socket1: 577.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.34        Core1: 12.59        
Core2: 46.37        Core3: 35.00        
Core4: 29.09        Core5: 45.05        
Core6: 37.60        Core7: 11.13        
Core8: 12.09        Core9: 34.17        
Core10: 45.46        Core11: 45.28        
Core12: 22.44        Core13: 40.99        
Core14: 15.37        Core15: 13.57        
Core16: 22.37        Core17: 28.38        
Core18: 43.33        Core19: 28.62        
Core20: 23.76        Core21: 15.28        
Core22: 13.93        Core23: 35.77        
Core24: 46.37        Core25: 27.72        
Core26: 43.85        Core27: 28.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.41
Socket1: 26.53
DDR read Latency(ns)
Socket0: 614.29
Socket1: 581.80
irq_total: 400777.563192138
cpu_total: 39.47
cpu_0: 58.24
cpu_1: 60.77
cpu_2: 0.60
cpu_3: 20.15
cpu_4: 90.96
cpu_5: 85.04
cpu_6: 2.46
cpu_7: 62.57
cpu_8: 66.76
cpu_9: 1.66
cpu_10: 0.13
cpu_11: 77.19
cpu_12: 55.25
cpu_13: 0.13
cpu_14: 57.38
cpu_15: 45.88
cpu_16: 7.78
cpu_17: 17.09
cpu_18: 88.30
cpu_19: 47.67
cpu_20: 2.99
cpu_21: 52.39
cpu_22: 53.26
cpu_23: 10.11
cpu_24: 0.07
cpu_25: 50.47
cpu_26: 76.06
cpu_27: 13.76
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 915653
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1334676
Total_tx_packets: 2250329
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11763964988
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 11964060016
Total_rx_bytes: 23728025004
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7818847160
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11439685780
Total_tx_bytes: 19258532940
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1385488
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1385055
Total_rx_packets: 2770543
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 11843539826
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12027324763
Total_rx_bytes_phy: 23870864589
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1385673
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1385192
Total_rx_packets_phy: 2770865
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 915694
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1335063
Total_tx_packets_phy: 2250757
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7822582169
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11445069100
Total_tx_bytes_phy: 19267651269


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.34        Core1: 12.73        
Core2: 43.92        Core3: 34.78        
Core4: 29.97        Core5: 45.42        
Core6: 39.70        Core7: 11.10        
Core8: 12.28        Core9: 33.39        
Core10: 34.29        Core11: 45.42        
Core12: 21.63        Core13: 33.80        
Core14: 15.29        Core15: 13.71        
Core16: 22.02        Core17: 29.69        
Core18: 43.54        Core19: 28.32        
Core20: 23.59        Core21: 15.51        
Core22: 13.91        Core23: 36.21        
Core24: 37.49        Core25: 28.97        
Core26: 43.84        Core27: 29.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 26.92
DDR read Latency(ns)
Socket0: 600.23
Socket1: 567.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.38        Core1: 12.45        
Core2: 45.80        Core3: 33.03        
Core4: 29.42        Core5: 44.96        
Core6: 36.10        Core7: 10.94        
Core8: 11.79        Core9: 34.18        
Core10: 44.38        Core11: 45.15        
Core12: 22.47        Core13: 36.81        
Core14: 15.66        Core15: 13.51        
Core16: 21.82        Core17: 29.81        
Core18: 43.25        Core19: 27.13        
Core20: 22.42        Core21: 15.07        
Core22: 13.67        Core23: 35.98        
Core24: 52.14        Core25: 28.58        
Core26: 43.27        Core27: 28.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 26.31
DDR read Latency(ns)
Socket0: 616.89
Socket1: 583.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.21        Core1: 12.57        
Core2: 47.42        Core3: 32.41        
Core4: 28.99        Core5: 45.21        
Core6: 37.75        Core7: 11.05        
Core8: 12.09        Core9: 33.76        
Core10: 44.38        Core11: 45.27        
Core12: 22.06        Core13: 38.22        
Core14: 15.60        Core15: 13.48        
Core16: 21.88        Core17: 29.57        
Core18: 43.60        Core19: 27.45        
Core20: 23.49        Core21: 15.38        
Core22: 13.56        Core23: 35.41        
Core24: 49.64        Core25: 28.98        
Core26: 44.15        Core27: 28.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 26.59
DDR read Latency(ns)
Socket0: 619.10
Socket1: 575.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.24        Core1: 12.49        
Core2: 45.03        Core3: 32.25        
Core4: 28.66        Core5: 44.90        
Core6: 35.18        Core7: 11.03        
Core8: 11.89        Core9: 37.14        
Core10: 40.83        Core11: 44.92        
Core12: 22.29        Core13: 38.11        
Core14: 14.59        Core15: 13.15        
Core16: 21.96        Core17: 31.99        
Core18: 43.49        Core19: 28.46        
Core20: 22.68        Core21: 15.07        
Core22: 13.45        Core23: 36.37        
Core24: 46.27        Core25: 29.39        
Core26: 44.04        Core27: 28.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.25
Socket1: 26.50
DDR read Latency(ns)
Socket0: 632.12
Socket1: 576.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11030
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419454582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419458990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209792894; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209792894; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209787323; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209787323; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209787303; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209787303; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7209787168; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7209787168; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007328314; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6801789; Consumed Joules: 415.15; Watts: 69.12; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4926644; Consumed DRAM Joules: 75.38; DRAM Watts: 12.55
S1P0; QPIClocks: 14417439754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417443398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208778424; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208778424; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208780741; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208780741; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208781249; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208781249; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208781443; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208781443; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007295130; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6801749; Consumed Joules: 415.15; Watts: 69.12; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5238997; Consumed DRAM Joules: 80.16; DRAM Watts: 13.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2be7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.15   0.21   0.70    1.19      28 M     55 M    0.48    0.63    0.02    0.04     5096     5690       12     61
   1    1     0.20   0.26   0.76    1.20      38 M     64 M    0.40    0.55    0.02    0.03     4480     5585      228     58
   2    0     0.00   0.22   0.01    0.60     661 K    876 K    0.25    0.04    0.04    0.05       56       62        2     60
   3    1     0.14   0.74   0.19    0.63    9057 K     11 M    0.21    0.22    0.01    0.01      168      281      179     58
   4    0     0.50   0.46   1.09    1.20     177 M    205 M    0.13    0.17    0.04    0.04     6384    11854       24     60
   5    1     0.13   0.13   1.01    1.20     203 M    227 M    0.10    0.12    0.16    0.17     2240        9     9462     58
   6    0     0.01   0.60   0.02    0.60     924 K   1148 K    0.20    0.17    0.01    0.01       56       14       15     61
   7    1     0.17   0.22   0.76    1.20      34 M     62 M    0.44    0.60    0.02    0.04     5376     6552      306     57
   8    0     0.30   0.35   0.86    1.20      35 M     63 M    0.44    0.57    0.01    0.02     3808     4798      417     60
   9    1     0.01   0.55   0.02    0.60     859 K   1293 K    0.34    0.16    0.01    0.01      112       13       23     58
  10    0     0.00   0.27   0.00    0.60      45 K     60 K    0.24    0.07    0.03    0.04        0        5        0     60
  11    1     0.13   0.14   0.92    1.19     188 M    210 M    0.10    0.12    0.15    0.16     2464       82     7116     56
  12    0     0.14   0.20   0.69    1.20     101 M    128 M    0.21    0.31    0.07    0.09     2688     6612       28     60
  13    1     0.00   0.31   0.00    0.60      95 K    141 K    0.33    0.09    0.02    0.03      112        6        4     57
  14    0     0.22   0.33   0.66    1.09      44 M     61 M    0.27    0.48    0.02    0.03     1008     3800      671     61
  15    1     0.12   0.26   0.45    0.96      31 M     48 M    0.34    0.57    0.03    0.04     6048     4892      109     57
  16    0     0.08   0.76   0.10    0.60    1832 K   3000 K    0.39    0.31    0.00    0.00        0       98        2     61
  17    1     0.13   0.87   0.15    0.62    7417 K   9526 K    0.22    0.26    0.01    0.01      168      271      135     58
  18    0     0.19   0.18   1.06    1.20     194 M    223 M    0.13    0.14    0.10    0.12     6272      297    16460     61
  19    1     0.08   0.16   0.48    0.98     114 M    131 M    0.13    0.25    0.15    0.17     3752     7412       16     58
  20    0     0.03   0.62   0.05    0.60     835 K   1624 K    0.49    0.08    0.00    0.01        0       10        0     61
  21    1     0.24   0.41   0.58    1.07      37 M     58 M    0.36    0.49    0.02    0.02     5096     4975      109     58
  22    0     0.14   0.25   0.57    1.06      37 M     56 M    0.33    0.55    0.03    0.04      952     4852       52     62
  23    1     0.08   0.62   0.13    0.60    3932 K   5179 K    0.24    0.16    0.01    0.01      168      334       54     59
  24    0     0.00   0.32   0.00    0.60      56 K     76 K    0.26    0.08    0.02    0.03       56        5        0     62
  25    1     0.08   0.14   0.58    1.11     129 M    149 M    0.14    0.23    0.16    0.18      840     7746       16     59
  26    0     0.13   0.15   0.90    1.17     174 M    196 M    0.11    0.14    0.13    0.15     5600      119    14611     61
  27    1     0.11   0.81   0.14    0.61    3640 K   6419 K    0.43    0.29    0.00    0.01      168      333        7     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.28   0.48    1.14     800 M    998 M    0.20    0.32    0.04    0.05    31976    38216    32294     54
 SKT    1     0.11   0.26   0.44    1.04     805 M    987 M    0.18    0.31    0.05    0.06    31192    38491    17764     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.27   0.46    1.09    1605 M   1985 M    0.19    0.32    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   35 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.15 %

 C1 core residency: 39.98 %; C3 core residency: 2.09 %; C6 core residency: 15.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.79 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 3.12 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       58 G     58 G   |   60%    61%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  223 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    88.17    77.05     347.31      63.06         138.59
 SKT   1    94.73    75.12     347.93      67.23         138.37
---------------------------------------------------------------------------------------------------------------
       *    182.90    152.17     695.23     130.28         138.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2cce
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4131.72 --||-- Mem Ch  0: Reads (MB/s):  3934.10 --|
|--            Writes(MB/s):  3609.63 --||--            Writes(MB/s):  3106.81 --|
|-- Mem Ch  1: Reads (MB/s):  4140.76 --||-- Mem Ch  1: Reads (MB/s):  3942.96 --|
|--            Writes(MB/s):  3611.96 --||--            Writes(MB/s):  3113.79 --|
|-- Mem Ch  2: Reads (MB/s):  4135.49 --||-- Mem Ch  2: Reads (MB/s):  3959.38 --|
|--            Writes(MB/s):  3608.81 --||--            Writes(MB/s):  3108.10 --|
|-- Mem Ch  3: Reads (MB/s):  4150.68 --||-- Mem Ch  3: Reads (MB/s):  3991.78 --|
|--            Writes(MB/s):  3612.69 --||--            Writes(MB/s):  3116.21 --|
|-- NODE 0 Mem Read (MB/s) : 16558.65 --||-- NODE 1 Mem Read (MB/s) : 15828.22 --|
|-- NODE 0 Mem Write(MB/s) : 14443.09 --||-- NODE 1 Mem Write(MB/s) : 12444.90 --|
|-- NODE 0 P. Write (T/s):     170262 --||-- NODE 1 P. Write (T/s):     164915 --|
|-- NODE 0 Memory (MB/s):    31001.74 --||-- NODE 1 Memory (MB/s):    28273.13 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32386.87                --|
            |--                System Write Throughput(MB/s):      26887.99                --|
            |--               System Memory Throughput(MB/s):      59274.87                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2da4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     171 M       825 K    25 M   345 M    184 M     0     978 K
 1     114 M       519 K    28 M   371 M    160 M     0     956 K
-----------------------------------------------------------------------
 *     285 M      1344 K    53 M   717 M    344 M     0    1934 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.55        Core1: 11.43        
Core2: 44.26        Core3: 43.05        
Core4: 30.30        Core5: 41.99        
Core6: 27.31        Core7: 10.69        
Core8: 10.85        Core9: 33.53        
Core10: 33.72        Core11: 41.56        
Core12: 30.10        Core13: 33.79        
Core14: 12.87        Core15: 12.36        
Core16: 24.05        Core17: 31.42        
Core18: 42.05        Core19: 29.97        
Core20: 20.23        Core21: 13.98        
Core22: 13.84        Core23: 33.85        
Core24: 43.63        Core25: 25.83        
Core26: 44.12        Core27: 30.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.34
Socket1: 25.05
DDR read Latency(ns)
Socket0: 666.61
Socket1: 682.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.41        Core1: 11.35        
Core2: 43.38        Core3: 42.88        
Core4: 31.67        Core5: 41.79        
Core6: 27.17        Core7: 10.57        
Core8: 10.81        Core9: 34.32        
Core10: 34.12        Core11: 41.42        
Core12: 29.58        Core13: 32.24        
Core14: 12.86        Core15: 12.52        
Core16: 23.21        Core17: 29.70        
Core18: 41.82        Core19: 27.07        
Core20: 19.83        Core21: 13.37        
Core22: 14.40        Core23: 34.66        
Core24: 50.11        Core25: 25.84        
Core26: 42.87        Core27: 30.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.20
Socket1: 24.52
DDR read Latency(ns)
Socket0: 674.74
Socket1: 710.87
irq_total: 376333.135020507
cpu_total: 34.83
cpu_0: 50.53
cpu_1: 55.65
cpu_2: 0.66
cpu_3: 5.45
cpu_4: 48.94
cpu_5: 72.14
cpu_6: 28.26
cpu_7: 52.53
cpu_8: 57.71
cpu_9: 9.64
cpu_10: 17.22
cpu_11: 71.14
cpu_12: 56.32
cpu_13: 0.80
cpu_14: 53.46
cpu_15: 49.34
cpu_16: 6.65
cpu_17: 8.98
cpu_18: 82.45
cpu_19: 38.56
cpu_20: 9.38
cpu_21: 38.36
cpu_22: 40.56
cpu_23: 9.97
cpu_24: 0.13
cpu_25: 48.60
cpu_26: 47.41
cpu_27: 14.30
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 857619
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1245100
Total_tx_packets: 2102719
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1186222
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1361977
Total_rx_packets: 2548199
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 857898
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1245609
Total_tx_packets_phy: 2103507
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9967369791
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 11768004210
Total_rx_bytes: 21735374001
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1186360
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1361953
Total_rx_packets_phy: 2548313
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7328677560
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10880204503
Total_tx_bytes_phy: 18208882063
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7325257335
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10875092005
Total_tx_bytes: 18200349340
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10035160631
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 11846584680
Total_rx_bytes_phy: 21881745311


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.53        Core1: 11.49        
Core2: 43.73        Core3: 40.40        
Core4: 31.45        Core5: 41.90        
Core6: 26.09        Core7: 10.83        
Core8: 10.91        Core9: 30.90        
Core10: 35.48        Core11: 40.97        
Core12: 28.73        Core13: 31.94        
Core14: 12.80        Core15: 12.31        
Core16: 23.81        Core17: 31.74        
Core18: 42.04        Core19: 29.75        
Core20: 19.79        Core21: 12.87        
Core22: 14.05        Core23: 34.10        
Core24: 38.08        Core25: 25.95        
Core26: 43.83        Core27: 29.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.40
Socket1: 24.73
DDR read Latency(ns)
Socket0: 679.17
Socket1: 695.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.55        Core1: 11.13        
Core2: 40.94        Core3: 41.35        
Core4: 31.54        Core5: 41.34        
Core6: 26.91        Core7: 10.63        
Core8: 10.67        Core9: 33.59        
Core10: 35.12        Core11: 41.97        
Core12: 29.91        Core13: 32.80        
Core14: 12.98        Core15: 12.40        
Core16: 23.22        Core17: 28.62        
Core18: 41.75        Core19: 25.30        
Core20: 19.78        Core21: 12.90        
Core22: 14.00        Core23: 33.48        
Core24: 41.29        Core25: 23.23        
Core26: 43.00        Core27: 28.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 23.90
DDR read Latency(ns)
Socket0: 677.56
Socket1: 736.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.70        Core1: 11.64        
Core2: 43.46        Core3: 43.20        
Core4: 30.08        Core5: 41.88        
Core6: 27.65        Core7: 10.62        
Core8: 10.78        Core9: 34.97        
Core10: 33.71        Core11: 42.39        
Core12: 30.41        Core13: 33.43        
Core14: 12.86        Core15: 12.48        
Core16: 24.62        Core17: 32.28        
Core18: 41.85        Core19: 30.86        
Core20: 20.11        Core21: 13.23        
Core22: 14.89        Core23: 36.96        
Core24: 45.79        Core25: 26.37        
Core26: 43.10        Core27: 31.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 25.25
DDR read Latency(ns)
Socket0: 675.35
Socket1: 691.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.46        Core1: 11.47        
Core2: 43.76        Core3: 41.87        
Core4: 31.25        Core5: 41.57        
Core6: 26.91        Core7: 10.74        
Core8: 10.77        Core9: 34.01        
Core10: 34.69        Core11: 41.71        
Core12: 30.22        Core13: 30.95        
Core14: 12.82        Core15: 12.72        
Core16: 22.90        Core17: 30.32        
Core18: 41.66        Core19: 28.29        
Core20: 19.76        Core21: 12.84        
Core22: 13.95        Core23: 35.30        
Core24: 42.62        Core25: 26.23        
Core26: 43.69        Core27: 30.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.22
Socket1: 24.80
DDR read Latency(ns)
Socket0: 676.69
Socket1: 708.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12100
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412148062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412152426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206143596; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206143596; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206143224; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206143224; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206142955; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206142955; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206132163; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206132163; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005129451; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6467136; Consumed Joules: 394.72; Watts: 65.73; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 4797386; Consumed DRAM Joules: 73.40; DRAM Watts: 12.22
S1P0; QPIClocks: 14412182058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412185338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206167319; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206167319; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206167856; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206167856; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206168904; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206168904; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206166983; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206166983; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005152910; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6489755; Consumed Joules: 396.10; Watts: 65.96; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4840268; Consumed DRAM Joules: 74.06; DRAM Watts: 12.33
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3015
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.24   0.58    1.13      20 M     43 M    0.53    0.66    0.02    0.03     3752     3959        9     61
   1    1     0.20   0.29   0.67    1.14      26 M     51 M    0.48    0.62    0.01    0.03     5488     6223       75     58
   2    0     0.00   0.22   0.01    0.60     580 K    854 K    0.32    0.05    0.03    0.04      168       57        3     61
   3    1     0.04   0.54   0.07    0.60    3086 K   3843 K    0.20    0.14    0.01    0.01        0       29      109     58
   4    0     0.06   0.11   0.54    1.06     142 M    159 M    0.11    0.18    0.24    0.27     3584     9239       15     62
   5    1     0.12   0.14   0.88    1.20     176 M    199 M    0.11    0.15    0.15    0.16     5544     1258    18284     58
   6    0     0.18   0.96   0.19    0.61    9947 K     16 M    0.39    0.21    0.01    0.01      112       77      367     61
   7    1     0.14   0.23   0.62    1.15      25 M     47 M    0.47    0.64    0.02    0.03     4872     6219      315     57
   8    0     0.23   0.31   0.73    1.20      24 M     51 M    0.52    0.63    0.01    0.02     6384     3758      553     60
   9    1     0.07   0.75   0.09    0.60    4439 K   5416 K    0.18    0.27    0.01    0.01      168      205       73     58
  10    0     0.14   0.96   0.15    0.62    7504 K     10 M    0.26    0.20    0.01    0.01      168       36       81     60
  11    1     0.16   0.18   0.89    1.20     174 M    197 M    0.11    0.16    0.11    0.12     4816      232    15999     56
  12    0     0.10   0.14   0.68    1.19     155 M    177 M    0.12    0.18    0.16    0.18     3528    10891       33     60
  13    1     0.01   0.55   0.01    0.60     368 K    546 K    0.33    0.21    0.01    0.01      112       56       10     57
  14    0     0.20   0.35   0.58    1.03      28 M     46 M    0.39    0.58    0.01    0.02     1176     3725      462     61
  15    1     0.19   0.38   0.51    1.00      24 M     44 M    0.45    0.60    0.01    0.02     1624     5556       25     57
  16    0     0.06   0.75   0.08    0.61    1535 K   2517 K    0.39    0.30    0.00    0.00      112       90        1     61
  17    1     0.08   0.82   0.10    0.62    2268 K   4655 K    0.51    0.32    0.00    0.01        0      136      155     58
  18    0     0.18   0.18   0.99    1.19     190 M    214 M    0.11    0.14    0.10    0.12     5040      138    22611     60
  19    1     0.07   0.20   0.36    0.90      82 M     95 M    0.14    0.29    0.11    0.13      112     5256       13     59
  20    0     0.07   0.81   0.09    0.60    2272 K   4921 K    0.54    0.30    0.00    0.01        0      119        1     62
  21    1     0.10   0.28   0.35    0.91      18 M     34 M    0.46    0.61    0.02    0.04     7000     5157       43     58
  22    0     0.09   0.26   0.37    0.90      25 M     38 M    0.35    0.58    0.03    0.04     5376     3747       27     62
  23    1     0.08   0.59   0.13    0.60    3698 K   4955 K    0.25    0.20    0.00    0.01       56      289       93     59
  24    0     0.00   0.29   0.00    0.60     102 K    149 K    0.32    0.10    0.02    0.03      224       10        1     63
  25    1     0.08   0.15   0.51    1.02     108 M    128 M    0.15    0.28    0.14    0.16     2520     7167       11     59
  26    0     0.07   0.15   0.46    0.97     116 M    128 M    0.09    0.15    0.17    0.18     3080       81    10564     62
  27    1     0.12   0.82   0.14    0.62    3957 K   6551 K    0.40    0.29    0.00    0.01        0      347        6     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.28   0.39    1.02     726 M    897 M    0.19    0.33    0.05    0.06    32704    35927    34728     55
 SKT    1     0.10   0.27   0.38    1.01     656 M    824 M    0.20    0.36    0.05    0.06    32312    38130    35211     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.28   0.39    1.02    1382 M   1721 M    0.20    0.34    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  108 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.90 %

 C1 core residency: 45.38 %; C3 core residency: 6.26 %; C6 core residency: 10.46 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       52 G     52 G   |   54%    54%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  202 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    82.31    71.83     329.50      61.30         131.72
 SKT   1    77.24    61.93     331.87      61.46         136.24
---------------------------------------------------------------------------------------------------------------
       *    159.54    133.75     661.37     122.76         133.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30fa
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3824.15 --||-- Mem Ch  0: Reads (MB/s):  4713.48 --|
|--            Writes(MB/s):  3467.58 --||--            Writes(MB/s):  3690.94 --|
|-- Mem Ch  1: Reads (MB/s):  3827.60 --||-- Mem Ch  1: Reads (MB/s):  4725.44 --|
|--            Writes(MB/s):  3469.47 --||--            Writes(MB/s):  3698.24 --|
|-- Mem Ch  2: Reads (MB/s):  3825.83 --||-- Mem Ch  2: Reads (MB/s):  4743.44 --|
|--            Writes(MB/s):  3467.70 --||--            Writes(MB/s):  3693.66 --|
|-- Mem Ch  3: Reads (MB/s):  3845.28 --||-- Mem Ch  3: Reads (MB/s):  4769.62 --|
|--            Writes(MB/s):  3471.87 --||--            Writes(MB/s):  3698.63 --|
|-- NODE 0 Mem Read (MB/s) : 15322.87 --||-- NODE 1 Mem Read (MB/s) : 18951.98 --|
|-- NODE 0 Mem Write(MB/s) : 13876.61 --||-- NODE 1 Mem Write(MB/s) : 14781.48 --|
|-- NODE 0 P. Write (T/s):     165235 --||-- NODE 1 P. Write (T/s):     183047 --|
|-- NODE 0 Memory (MB/s):    29199.48 --||-- NODE 1 Memory (MB/s):    33733.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34274.85                --|
            |--                System Write Throughput(MB/s):      28658.09                --|
            |--               System Memory Throughput(MB/s):      62932.94                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31cf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     178 M       771 K    26 M   381 M    181 M     0    1017 K
 1     105 M       959 K    26 M   361 M    190 M     0     636 K
-----------------------------------------------------------------------
 *     284 M      1731 K    52 M   742 M    372 M     0    1653 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.93        Core1: 12.34        
Core2: 38.06        Core3: 46.04        
Core4: 23.25        Core5: 43.08        
Core6: 42.64        Core7: 10.32        
Core8: 11.32        Core9: 28.24        
Core10: 36.69        Core11: 41.73        
Core12: 29.38        Core13: 41.25        
Core14: 13.09        Core15: 14.62        
Core16: 23.59        Core17: 47.64        
Core18: 44.20        Core19: 32.68        
Core20: 21.75        Core21: 14.92        
Core22: 14.42        Core23: 39.83        
Core24: 46.14        Core25: 28.26        
Core26: 45.12        Core27: 39.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.35
Socket1: 26.49
DDR read Latency(ns)
Socket0: 728.98
Socket1: 570.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.05        Core1: 12.38        
Core2: 38.48        Core3: 46.63        
Core4: 22.82        Core5: 43.11        
Core6: 38.76        Core7: 10.31        
Core8: 11.31        Core9: 28.14        
Core10: 36.49        Core11: 41.00        
Core12: 30.06        Core13: 41.11        
Core14: 12.81        Core15: 14.13        
Core16: 22.93        Core17: 47.97        
Core18: 44.38        Core19: 32.75        
Core20: 22.36        Core21: 14.36        
Core22: 13.81        Core23: 37.02        
Core24: 42.22        Core25: 27.85        
Core26: 45.22        Core27: 41.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.40
Socket1: 26.20
DDR read Latency(ns)
Socket0: 740.00
Socket1: 581.61
irq_total: 322236.140985391
cpu_total: 35.35
cpu_0: 51.80
cpu_1: 70.48
cpu_2: 8.58
cpu_3: 4.92
cpu_4: 41.69
cpu_5: 74.47
cpu_6: 0.13
cpu_7: 56.18
cpu_8: 68.35
cpu_9: 4.52
cpu_10: 30.45
cpu_11: 59.91
cpu_12: 59.57
cpu_13: 0.13
cpu_14: 57.65
cpu_15: 38.43
cpu_16: 9.84
cpu_17: 11.17
cpu_18: 70.74
cpu_19: 51.20
cpu_20: 9.04
cpu_21: 35.24
cpu_22: 37.23
cpu_23: 10.11
cpu_24: 0.20
cpu_25: 50.00
cpu_26: 66.36
cpu_27: 11.64
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 762934
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1306375
Total_tx_packets_phy: 2069309
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1390920
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1316736
Total_rx_packets: 2707656
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6580521016
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11294387456
Total_tx_bytes_phy: 17874908472
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11959408549
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 11350396161
Total_rx_bytes: 23309804710
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 761530
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1304958
Total_tx_packets: 2066488
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6577475290
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11289098275
Total_tx_bytes: 17866573565
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1390977
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1316713
Total_rx_packets_phy: 2707690
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12039924975
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 11426592246
Total_rx_bytes_phy: 23466517221


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.03        Core1: 12.16        
Core2: 38.20        Core3: 45.66        
Core4: 25.04        Core5: 42.50        
Core6: 36.71        Core7: 10.37        
Core8: 11.19        Core9: 27.90        
Core10: 35.98        Core11: 40.74        
Core12: 29.55        Core13: 34.27        
Core14: 13.07        Core15: 14.42        
Core16: 22.80        Core17: 48.24        
Core18: 44.58        Core19: 32.78        
Core20: 21.04        Core21: 14.79        
Core22: 13.68        Core23: 41.49        
Core24: 43.24        Core25: 27.69        
Core26: 45.35        Core27: 41.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 26.21
DDR read Latency(ns)
Socket0: 738.90
Socket1: 585.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.97        Core1: 12.34        
Core2: 37.87        Core3: 46.03        
Core4: 23.79        Core5: 43.06        
Core6: 39.14        Core7: 10.30        
Core8: 11.28        Core9: 27.70        
Core10: 37.32        Core11: 41.84        
Core12: 30.21        Core13: 42.94        
Core14: 12.87        Core15: 14.63        
Core16: 23.39        Core17: 47.55        
Core18: 44.41        Core19: 32.70        
Core20: 20.98        Core21: 15.36        
Core22: 14.04        Core23: 41.12        
Core24: 43.07        Core25: 27.79        
Core26: 45.22        Core27: 41.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.58
Socket1: 26.58
DDR read Latency(ns)
Socket0: 726.34
Socket1: 580.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.91        Core1: 12.36        
Core2: 38.62        Core3: 46.37        
Core4: 22.90        Core5: 43.13        
Core6: 45.43        Core7: 10.24        
Core8: 11.24        Core9: 27.60        
Core10: 36.54        Core11: 42.12        
Core12: 30.51        Core13: 41.29        
Core14: 12.94        Core15: 14.73        
Core16: 22.80        Core17: 47.46        
Core18: 44.44        Core19: 32.64        
Core20: 21.91        Core21: 15.45        
Core22: 14.62        Core23: 41.09        
Core24: 44.67        Core25: 27.21        
Core26: 45.14        Core27: 41.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 26.45
DDR read Latency(ns)
Socket0: 726.08
Socket1: 582.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.90        Core1: 12.37        
Core2: 38.52        Core3: 44.24        
Core4: 21.43        Core5: 42.51        
Core6: 44.99        Core7: 10.21        
Core8: 11.11        Core9: 27.42        
Core10: 35.80        Core11: 41.13        
Core12: 29.38        Core13: 43.83        
Core14: 12.43        Core15: 14.11        
Core16: 22.69        Core17: 47.11        
Core18: 43.86        Core19: 32.44        
Core20: 21.43        Core21: 15.17        
Core22: 13.97        Core23: 39.50        
Core24: 45.11        Core25: 26.72        
Core26: 44.98        Core27: 39.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.93
Socket1: 25.97
DDR read Latency(ns)
Socket0: 753.82
Socket1: 585.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13167
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417291878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417296714; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208705438; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208705438; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208705169; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208705169; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208704857; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208704857; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208704460; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208704460; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007047707; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6503680; Consumed Joules: 396.95; Watts: 66.09; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4676789; Consumed DRAM Joules: 71.55; DRAM Watts: 11.91
S1P0; QPIClocks: 14416823194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416826674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208467441; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208467441; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208468088; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208468088; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208469434; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208469434; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208469794; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208469794; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007039778; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6615336; Consumed Joules: 403.77; Watts: 67.23; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 5192607; Consumed DRAM Joules: 79.45; DRAM Watts: 13.23
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3440
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.22   0.62    1.17      18 M     44 M    0.59    0.68    0.01    0.03     4648     3413        2     61
   1    1     0.31   0.36   0.85    1.20      36 M     66 M    0.45    0.56    0.01    0.02     2800     7612      225     58
   2    0     0.05   0.66   0.07    0.60    5149 K   6168 K    0.17    0.18    0.01    0.01      168       82      139     61
   3    1     0.03   0.53   0.06    0.60    2977 K   3421 K    0.13    0.12    0.01    0.01      504       28       90     58
   4    0     0.07   0.19   0.39    0.91      83 M     98 M    0.16    0.32    0.11    0.13      168     5318       17     62
   5    1     0.08   0.09   0.89    1.19     191 M    213 M    0.11    0.13    0.24    0.27     4480       19    16149     57
   6    0     0.00   0.26   0.00    0.60     146 K    209 K    0.30    0.07    0.02    0.03       56        4        0     61
   7    1     0.14   0.21   0.68    1.20      27 M     51 M    0.47    0.63    0.02    0.04     5096     8311      294     56
   8    0     0.34   0.40   0.87    1.20      25 M     60 M    0.58    0.61    0.01    0.02     5040     3042      413     60
   9    1     0.03   0.64   0.05    0.60    1342 K   2257 K    0.41    0.25    0.00    0.01        0       86       12     57
  10    0     0.20   0.93   0.22    0.64      14 M     18 M    0.21    0.18    0.01    0.01      168      186      317     60
  11    1     0.13   0.20   0.64    1.07     147 M    164 M    0.10    0.14    0.11    0.13     4088       48    12745     56
  12    0     0.11   0.15   0.73    1.19     160 M    183 M    0.13    0.19    0.15    0.17     3808    10771       29     60
  13    1     0.00   0.29   0.00    0.60      43 K     60 K    0.28    0.09    0.02    0.03       56        4        2     57
  14    0     0.24   0.38   0.64    1.07      30 M     49 M    0.39    0.58    0.01    0.02     4032     2964      408     60
  15    1     0.12   0.34   0.35    0.91      22 M     36 M    0.39    0.57    0.02    0.03     5992     5261       41     57
  16    0     0.09   0.73   0.12    0.60    1618 K   3290 K    0.51    0.30    0.00    0.00      112       78        2     61
  17    1     0.06   0.72   0.09    0.60    5533 K   7138 K    0.22    0.06    0.01    0.01      224       89      224     58
  18    0     0.09   0.11   0.87    1.20     170 M    191 M    0.11    0.14    0.19    0.21     7896       63    14988     60
  19    1     0.05   0.08   0.62    1.18     163 M    182 M    0.10    0.14    0.33    0.36     3416    10294       16     58
  20    0     0.07   0.80   0.09    0.60    2076 K   4456 K    0.53    0.27    0.00    0.01      168      132        1     62
  21    1     0.08   0.27   0.31    0.87      23 M     35 M    0.34    0.58    0.03    0.04     1736     5540       39     60
  22    0     0.09   0.26   0.35    0.91      23 M     36 M    0.35    0.58    0.03    0.04     1120     2928       29     62
  23    1     0.07   0.58   0.13    0.60    3569 K   4728 K    0.25    0.13    0.00    0.01      112      274       57     59
  24    0     0.00   0.26   0.00    0.60      98 K    142 K    0.31    0.07    0.02    0.03       56        9        0     62
  25    1     0.08   0.14   0.58    1.14     130 M    151 M    0.14    0.22    0.16    0.19     3304     9392       13     58
  26    0     0.06   0.07   0.80    1.20     171 M    192 M    0.11    0.12    0.29    0.33     5544       13    14335     61
  27    1     0.07   0.82   0.09    0.61    6155 K   7295 K    0.16    0.14    0.01    0.01      280      320        3     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.27   0.41    1.05     707 M    890 M    0.21    0.34    0.05    0.06    32984    29003    30679     54
 SKT    1     0.09   0.24   0.38    1.05     762 M    927 M    0.18    0.30    0.06    0.07    32088    47278    29910     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.25   0.40    1.05    1469 M   1817 M    0.19    0.32    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:  111 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.81 %

 C1 core residency: 40.75 %; C3 core residency: 5.05 %; C6 core residency: 16.40 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       55 G     55 G   |   57%    57%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  207 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    76.57    68.91     333.17      59.70         141.03
 SKT   1    94.63    73.74     338.10      66.51         134.20
---------------------------------------------------------------------------------------------------------------
       *    171.21    142.65     671.27     126.20         137.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3528
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4096.50 --||-- Mem Ch  0: Reads (MB/s):  4243.14 --|
|--            Writes(MB/s):  3750.27 --||--            Writes(MB/s):  3232.86 --|
|-- Mem Ch  1: Reads (MB/s):  4089.71 --||-- Mem Ch  1: Reads (MB/s):  4234.09 --|
|--            Writes(MB/s):  3751.68 --||--            Writes(MB/s):  3235.64 --|
|-- Mem Ch  2: Reads (MB/s):  4099.94 --||-- Mem Ch  2: Reads (MB/s):  4247.27 --|
|--            Writes(MB/s):  3747.75 --||--            Writes(MB/s):  3230.34 --|
|-- Mem Ch  3: Reads (MB/s):  4127.90 --||-- Mem Ch  3: Reads (MB/s):  4302.03 --|
|--            Writes(MB/s):  3751.26 --||--            Writes(MB/s):  3242.50 --|
|-- NODE 0 Mem Read (MB/s) : 16414.05 --||-- NODE 1 Mem Read (MB/s) : 17026.53 --|
|-- NODE 0 Mem Write(MB/s) : 15000.96 --||-- NODE 1 Mem Write(MB/s) : 12941.34 --|
|-- NODE 0 P. Write (T/s):     161945 --||-- NODE 1 P. Write (T/s):     168545 --|
|-- NODE 0 Memory (MB/s):    31415.02 --||-- NODE 1 Memory (MB/s):    29967.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33440.58                --|
            |--                System Write Throughput(MB/s):      27942.30                --|
            |--               System Memory Throughput(MB/s):      61382.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35ff
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     177 M       588 K    26 M   357 M    195 M    36    1067 K
 1     101 M       625 K    29 M   389 M    159 M     0    1064 K
-----------------------------------------------------------------------
 *     279 M      1214 K    55 M   747 M    355 M    36    2132 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.18        Core1: 12.30        
Core2: 46.62        Core3: 43.01        
Core4: 29.13        Core5: 44.07        
Core6: 35.70        Core7: 11.11        
Core8: 11.50        Core9: 32.48        
Core10: 46.29        Core11: 42.09        
Core12: 29.36        Core13: 21.68        
Core14: 13.62        Core15: 13.87        
Core16: 26.88        Core17: 27.53        
Core18: 42.31        Core19: 27.86        
Core20: 31.25        Core21: 13.77        
Core22: 16.24        Core23: 33.39        
Core24: 19.33        Core25: 25.95        
Core26: 42.41        Core27: 33.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 26.03
DDR read Latency(ns)
Socket0: 634.09
Socket1: 655.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.17        Core1: 12.19        
Core2: 45.41        Core3: 41.48        
Core4: 27.25        Core5: 43.92        
Core6: 35.50        Core7: 11.12        
Core8: 11.47        Core9: 37.00        
Core10: 45.85        Core11: 41.99        
Core12: 29.07        Core13: 21.10        
Core14: 13.38        Core15: 14.04        
Core16: 26.63        Core17: 28.20        
Core18: 42.31        Core19: 31.80        
Core20: 30.89        Core21: 13.51        
Core22: 16.17        Core23: 37.59        
Core24: 19.23        Core25: 26.53        
Core26: 41.87        Core27: 35.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.70
Socket1: 26.40
DDR read Latency(ns)
Socket0: 648.61
Socket1: 638.97
irq_total: 395508.697588709
cpu_total: 37.10
cpu_0: 52.46
cpu_1: 58.38
cpu_2: 0.80
cpu_3: 4.32
cpu_4: 49.80
cpu_5: 92.15
cpu_6: 10.37
cpu_7: 56.58
cpu_8: 54.72
cpu_9: 22.94
cpu_10: 0.20
cpu_11: 77.19
cpu_12: 67.69
cpu_13: 9.18
cpu_14: 48.67
cpu_15: 42.49
cpu_16: 47.94
cpu_17: 11.17
cpu_18: 90.29
cpu_19: 41.09
cpu_20: 4.32
cpu_21: 38.50
cpu_22: 34.18
cpu_23: 8.64
cpu_24: 10.11
cpu_25: 47.61
cpu_26: 51.66
cpu_27: 5.32
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 763661
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1312447
Total_tx_packets: 2076108
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 763834
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1312791
Total_tx_packets_phy: 2076625
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1226282
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1406441
Total_rx_packets: 2632723
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6445094093
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11193589551
Total_tx_bytes_phy: 17638683644
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 10452368184
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12265003798
Total_rx_bytes: 22717371982
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1226264
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1406450
Total_rx_packets_phy: 2632714
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6441849743
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11188264840
Total_tx_bytes: 17630114583
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10522528061
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12327373148
Total_rx_bytes_phy: 22849901209


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.34        Core1: 12.23        
Core2: 41.72        Core3: 42.59        
Core4: 26.88        Core5: 43.85        
Core6: 35.83        Core7: 11.33        
Core8: 11.33        Core9: 33.70        
Core10: 35.71        Core11: 42.07        
Core12: 29.88        Core13: 23.16        
Core14: 13.44        Core15: 13.90        
Core16: 27.11        Core17: 27.71        
Core18: 42.06        Core19: 29.73        
Core20: 31.84        Core21: 13.59        
Core22: 15.82        Core23: 37.10        
Core24: 18.82        Core25: 25.87        
Core26: 42.40        Core27: 33.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 26.10
DDR read Latency(ns)
Socket0: 650.31
Socket1: 649.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.21        Core1: 12.13        
Core2: 44.21        Core3: 42.47        
Core4: 27.18        Core5: 44.10        
Core6: 35.63        Core7: 11.17        
Core8: 11.24        Core9: 36.77        
Core10: 44.18        Core11: 42.33        
Core12: 28.35        Core13: 22.98        
Core14: 13.43        Core15: 14.31        
Core16: 26.23        Core17: 28.84        
Core18: 42.47        Core19: 32.01        
Core20: 30.07        Core21: 13.70        
Core22: 16.13        Core23: 33.18        
Core24: 19.39        Core25: 27.62        
Core26: 42.78        Core27: 35.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 26.69
DDR read Latency(ns)
Socket0: 654.75
Socket1: 628.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.11        Core1: 12.29        
Core2: 46.14        Core3: 43.15        
Core4: 29.09        Core5: 44.28        
Core6: 35.30        Core7: 11.18        
Core8: 11.24        Core9: 34.99        
Core10: 43.04        Core11: 42.01        
Core12: 28.35        Core13: 22.18        
Core14: 13.85        Core15: 13.90        
Core16: 26.20        Core17: 27.86        
Core18: 42.66        Core19: 29.53        
Core20: 30.79        Core21: 13.97        
Core22: 16.11        Core23: 32.10        
Core24: 19.18        Core25: 25.70        
Core26: 41.90        Core27: 32.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 26.30
DDR read Latency(ns)
Socket0: 643.71
Socket1: 647.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.18        Core1: 12.13        
Core2: 45.10        Core3: 43.73        
Core4: 27.16        Core5: 43.41        
Core6: 35.10        Core7: 11.01        
Core8: 11.01        Core9: 32.22        
Core10: 43.10        Core11: 41.57        
Core12: 29.15        Core13: 23.43        
Core14: 13.59        Core15: 13.85        
Core16: 27.40        Core17: 27.18        
Core18: 42.48        Core19: 26.56        
Core20: 31.09        Core21: 14.12        
Core22: 16.85        Core23: 36.74        
Core24: 18.95        Core25: 24.91        
Core26: 41.87        Core27: 31.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.71
Socket1: 25.48
DDR read Latency(ns)
Socket0: 658.33
Socket1: 664.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14240
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415726782; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415731186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207929862; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207929862; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207930741; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207930741; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207931093; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207931093; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207929007; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207929007; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006615491; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6581278; Consumed Joules: 401.69; Watts: 66.88; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4844992; Consumed DRAM Joules: 74.13; DRAM Watts: 12.34
S1P0; QPIClocks: 14415790274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415793874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207952140; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207952140; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207952673; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207952673; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207953933; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207953933; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207954462; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207954462; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006641838; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6637118; Consumed Joules: 405.10; Watts: 67.45; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 4973947; Consumed DRAM Joules: 76.10; DRAM Watts: 12.67
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3872
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.21   0.61    1.15      20 M     45 M    0.54    0.67    0.02    0.03     4760     3989        4     61
   1    1     0.19   0.28   0.70    1.18      33 M     58 M    0.43    0.58    0.02    0.03     5880     4569       84     57
   2    0     0.00   0.24   0.01    0.60     722 K   1005 K    0.28    0.07    0.03    0.04      280       56        8     60
   3    1     0.03   0.51   0.06    0.62    2348 K   2988 K    0.21    0.14    0.01    0.01      112       23       83     57
   4    0     0.09   0.15   0.60    1.15     133 M    154 M    0.13    0.21    0.15    0.17     4928     9551       16     61
   5    1     0.17   0.16   1.04    1.20     204 M    230 M    0.11    0.14    0.12    0.14     2408      179    10273     57
   6    0     0.05   0.63   0.08    0.60    6646 K   8361 K    0.21    0.14    0.01    0.02      112       22      126     61
   7    1     0.15   0.22   0.68    1.18      30 M     54 M    0.44    0.62    0.02    0.04     5264     4511      267     57
   8    0     0.22   0.31   0.71    1.20      27 M     52 M    0.47    0.61    0.01    0.02     4760     3424      481     60
   9    1     0.18   0.91   0.19    0.65      10 M     13 M    0.22    0.24    0.01    0.01      112      349      113     57
  10    0     0.00   0.25   0.00    0.60      77 K    121 K    0.36    0.09    0.02    0.03       56        5        1     60
  11    1     0.12   0.14   0.85    1.19     186 M    208 M    0.11    0.13    0.15    0.17     2464       78     9183     56
  12    0     0.16   0.18   0.85    1.20     167 M    193 M    0.13    0.20    0.11    0.12     5712    10088      150     60
  13    1     0.08   0.81   0.10    0.60    2192 K   3925 K    0.44    0.43    0.00    0.00      112      100      139     56
  14    0     0.18   0.35   0.52    1.00      28 M     43 M    0.35    0.55    0.02    0.02     1568     3201      373     60
  15    1     0.14   0.36   0.39    0.91      23 M     40 M    0.42    0.59    0.02    0.03     5432     3892       37     56
  16    0     0.48   0.94   0.51    1.03      28 M     34 M    0.18    0.21    0.01    0.01      448     1266        3     59
  17    1     0.09   0.96   0.09    0.60    2236 K   4887 K    0.54    0.29    0.00    0.01       56       35       18     57
  18    0     0.21   0.19   1.07    1.20     194 M    222 M    0.13    0.15    0.09    0.11     7112      176    12713     60
  19    1     0.06   0.15   0.40    0.95     104 M    118 M    0.12    0.23    0.17    0.20     1512     8093       19     59
  20    0     0.03   0.62   0.05    0.60    1391 K   2178 K    0.36    0.15    0.00    0.01        0       46       25     61
  21    1     0.11   0.31   0.36    0.91      18 M     35 M    0.46    0.61    0.02    0.03     7616     3854       11     58
  22    0     0.07   0.23   0.29    0.85      26 M     37 M    0.29    0.53    0.04    0.05     1176     3198       12     62
  23    1     0.07   0.61   0.11    0.60    2777 K   3990 K    0.30    0.15    0.00    0.01      168      189       68     59
  24    0     0.07   0.83   0.09    0.60    2223 K   5246 K    0.58    0.31    0.00    0.01      112      145       87     62
  25    1     0.07   0.14   0.51    1.02     117 M    136 M    0.14    0.25    0.17    0.19     1792     8586       15     58
  26    0     0.08   0.15   0.52    1.01     126 M    139 M    0.10    0.15    0.16    0.18     1624       70    12797     61
  27    1     0.04   0.59   0.07    0.60    2302 K   2924 K    0.21    0.09    0.01    0.01        0       29        3     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.30   0.42    1.08     764 M    938 M    0.19    0.32    0.04    0.05    32648    35237    26796     54
 SKT    1     0.11   0.27   0.40    1.01     741 M    913 M    0.19    0.33    0.05    0.06    32928    34487    20313     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.28   0.41    1.04    1506 M   1851 M    0.19    0.32    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   32 G ; Active cycles:  115 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.34 %

 C1 core residency: 45.52 %; C3 core residency: 4.51 %; C6 core residency: 10.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 7.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 2.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       49 G     49 G   |   51%    51%   
 SKT    1       57 G     58 G   |   59%    60%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  215 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    82.30    74.41     337.24      62.03         134.57
 SKT   1    85.12    64.82     340.58      63.40         136.15
---------------------------------------------------------------------------------------------------------------
       *    167.43    139.23     677.82     125.42         135.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3957
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3847.45 --||-- Mem Ch  0: Reads (MB/s):  4762.64 --|
|--            Writes(MB/s):  3572.98 --||--            Writes(MB/s):  3686.47 --|
|-- Mem Ch  1: Reads (MB/s):  3840.99 --||-- Mem Ch  1: Reads (MB/s):  4779.27 --|
|--            Writes(MB/s):  3573.22 --||--            Writes(MB/s):  3695.81 --|
|-- Mem Ch  2: Reads (MB/s):  3846.87 --||-- Mem Ch  2: Reads (MB/s):  4790.98 --|
|--            Writes(MB/s):  3570.68 --||--            Writes(MB/s):  3689.45 --|
|-- Mem Ch  3: Reads (MB/s):  3887.87 --||-- Mem Ch  3: Reads (MB/s):  4820.86 --|
|--            Writes(MB/s):  3575.81 --||--            Writes(MB/s):  3697.03 --|
|-- NODE 0 Mem Read (MB/s) : 15423.17 --||-- NODE 1 Mem Read (MB/s) : 19153.75 --|
|-- NODE 0 Mem Write(MB/s) : 14292.69 --||-- NODE 1 Mem Write(MB/s) : 14768.76 --|
|-- NODE 0 P. Write (T/s):     159432 --||-- NODE 1 P. Write (T/s):     182235 --|
|-- NODE 0 Memory (MB/s):    29715.85 --||-- NODE 1 Memory (MB/s):    33922.51 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34576.91                --|
            |--                System Write Throughput(MB/s):      29061.45                --|
            |--               System Memory Throughput(MB/s):      63638.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a2e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     166 M       384 K    29 M   375 M    186 M     0     917 K
 1      87 M      1055 K    27 M   357 M    193 M     0     761 K
-----------------------------------------------------------------------
 *     253 M      1440 K    56 M   733 M    379 M     0    1678 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.08        Core1: 11.65        
Core2: 45.56        Core3: 43.01        
Core4: 24.09        Core5: 43.91        
Core6: 42.02        Core7: 11.51        
Core8: 11.23        Core9: 31.57        
Core10: 37.80        Core11: 43.13        
Core12: 22.55        Core13: 31.32        
Core14: 14.66        Core15: 15.83        
Core16: 22.27        Core17: 30.76        
Core18: 42.99        Core19: 30.19        
Core20: 24.04        Core21: 15.05        
Core22: 13.58        Core23: 36.90        
Core24: 24.11        Core25: 29.47        
Core26: 43.24        Core27: 33.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.75
Socket1: 27.94
DDR read Latency(ns)
Socket0: 715.96
Socket1: 580.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.87        Core1: 11.87        
Core2: 46.59        Core3: 43.65        
Core4: 24.19        Core5: 44.11        
Core6: 47.04        Core7: 11.89        
Core8: 11.19        Core9: 31.29        
Core10: 36.61        Core11: 43.59        
Core12: 21.72        Core13: 36.05        
Core14: 15.20        Core15: 16.71        
Core16: 22.24        Core17: 35.68        
Core18: 42.53        Core19: 32.33        
Core20: 24.19        Core21: 15.22        
Core22: 13.64        Core23: 39.96        
Core24: 23.18        Core25: 30.23        
Core26: 43.40        Core27: 35.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 28.80
DDR read Latency(ns)
Socket0: 729.59
Socket1: 576.09
irq_total: 336493.604463721
cpu_total: 35.87
cpu_0: 50.86
cpu_1: 58.44
cpu_2: 0.60
cpu_3: 5.25
cpu_4: 44.81
cpu_5: 92.82
cpu_6: 0.13
cpu_7: 50.86
cpu_8: 64.56
cpu_9: 1.20
cpu_10: 7.98
cpu_11: 84.51
cpu_12: 52.99
cpu_13: 18.02
cpu_14: 39.30
cpu_15: 28.92
cpu_16: 7.18
cpu_17: 8.18
cpu_18: 69.28
cpu_19: 52.46
cpu_20: 53.72
cpu_21: 33.11
cpu_22: 40.16
cpu_23: 5.12
cpu_24: 7.18
cpu_25: 55.25
cpu_26: 67.69
cpu_27: 3.86
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5541958152
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10455462706
Total_tx_bytes_phy: 15997420858
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 650672
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1223058
Total_tx_packets: 1873730
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12152499896
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 11611753726
Total_rx_bytes: 23764253622
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12234259559
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 11676688289
Total_rx_bytes_phy: 23910947848
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1408166
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1337124
Total_rx_packets: 2745290
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 650865
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1223577
Total_tx_packets_phy: 1874442
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5539333600
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10450490915
Total_tx_bytes: 15989824515
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1408156
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1337482
Total_rx_packets_phy: 2745638


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.05        Core1: 11.95        
Core2: 45.55        Core3: 44.11        
Core4: 24.85        Core5: 44.31        
Core6: 51.35        Core7: 11.74        
Core8: 11.37        Core9: 30.69        
Core10: 37.76        Core11: 43.87        
Core12: 23.64        Core13: 31.88        
Core14: 15.17        Core15: 16.84        
Core16: 23.63        Core17: 34.84        
Core18: 43.18        Core19: 32.46        
Core20: 24.31        Core21: 15.29        
Core22: 14.09        Core23: 43.18        
Core24: 24.91        Core25: 31.59        
Core26: 43.42        Core27: 34.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.24
Socket1: 29.03
DDR read Latency(ns)
Socket0: 709.66
Socket1: 569.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.18        Core1: 11.62        
Core2: 48.07        Core3: 44.51        
Core4: 24.63        Core5: 44.25        
Core6: 43.83        Core7: 11.88        
Core8: 11.14        Core9: 32.30        
Core10: 36.95        Core11: 43.51        
Core12: 22.75        Core13: 35.44        
Core14: 15.11        Core15: 16.52        
Core16: 23.04        Core17: 36.00        
Core18: 43.28        Core19: 32.46        
Core20: 24.39        Core21: 15.89        
Core22: 13.82        Core23: 40.24        
Core24: 22.76        Core25: 31.56        
Core26: 43.74        Core27: 34.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.09
Socket1: 29.01
DDR read Latency(ns)
Socket0: 718.35
Socket1: 565.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.00        Core1: 11.72        
Core2: 46.17        Core3: 45.13        
Core4: 23.08        Core5: 44.14        
Core6: 45.57        Core7: 11.92        
Core8: 11.12        Core9: 33.30        
Core10: 36.30        Core11: 43.44        
Core12: 22.36        Core13: 33.70        
Core14: 14.73        Core15: 16.64        
Core16: 21.97        Core17: 32.97        
Core18: 43.38        Core19: 32.66        
Core20: 23.85        Core21: 15.55        
Core22: 14.13        Core23: 43.59        
Core24: 22.69        Core25: 32.30        
Core26: 43.83        Core27: 34.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.87
Socket1: 29.18
DDR read Latency(ns)
Socket0: 733.09
Socket1: 563.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.18        Core1: 11.72        
Core2: 47.23        Core3: 44.12        
Core4: 24.16        Core5: 44.19        
Core6: 46.04        Core7: 12.05        
Core8: 10.95        Core9: 30.93        
Core10: 36.31        Core11: 43.52        
Core12: 22.45        Core13: 33.32        
Core14: 14.77        Core15: 16.67        
Core16: 22.44        Core17: 35.51        
Core18: 42.83        Core19: 32.41        
Core20: 23.81        Core21: 15.35        
Core22: 13.71        Core23: 37.59        
Core24: 22.06        Core25: 30.97        
Core26: 43.72        Core27: 35.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 29.02
DDR read Latency(ns)
Socket0: 719.40
Socket1: 571.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15312
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414723402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414727034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207420786; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207420786; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207420587; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207420587; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207420365; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207420365; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207419976; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207419976; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006189777; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6549292; Consumed Joules: 399.74; Watts: 66.56; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4728905; Consumed DRAM Joules: 72.35; DRAM Watts: 12.05
S1P0; QPIClocks: 14414768406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414771846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207440683; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207440683; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207441150; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207441150; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207442200; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207442200; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207443131; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207443131; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006230331; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6694018; Consumed Joules: 408.57; Watts: 68.03; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 5231068; Consumed DRAM Joules: 80.04; DRAM Watts: 13.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ca1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.15   0.25   0.60    1.13      23 M     46 M    0.50    0.63    0.02    0.03     4816     3354       13     62
   1    1     0.21   0.30   0.69    1.15      33 M     58 M    0.42    0.59    0.02    0.03     5600     4868       46     58
   2    0     0.00   0.21   0.01    0.60     656 K    874 K    0.25    0.04    0.04    0.05      112       45        5     61
   3    1     0.03   0.52   0.06    0.60    3061 K   3658 K    0.16    0.12    0.01    0.01      168       26       80     58
   4    0     0.07   0.16   0.44    0.96      97 M    114 M    0.15    0.29    0.14    0.16     2240     5651       21     61
   5    1     0.17   0.16   1.11    1.19     216 M    243 M    0.11    0.13    0.12    0.14     2352      253    10140     57
   6    0     0.00   0.32   0.00    0.60      51 K     74 K    0.31    0.11    0.02    0.03        0        1        1     61
   7    1     0.13   0.23   0.57    1.09      31 M     51 M    0.39    0.60    0.02    0.04     5880     4298      246     56
   8    0     0.30   0.36   0.82    1.19      26 M     57 M    0.54    0.61    0.01    0.02     6216     3346      384     59
   9    1     0.01   0.21   0.02    0.61     409 K   1120 K    0.63    0.08    0.01    0.02      392        7        3     57
  10    0     0.05   0.68   0.07    0.60    4948 K   5932 K    0.17    0.16    0.01    0.01       56       19      154     60
  11    1     0.23   0.23   1.02    1.19     188 M    212 M    0.11    0.13    0.08    0.09     3584      164     7111     55
  12    0     0.13   0.19   0.67    1.19     107 M    132 M    0.19    0.30    0.09    0.11     2744     8094        6     60
  13    1     0.12   0.88   0.14    0.61    9086 K     10 M    0.14    0.27    0.01    0.01      224      534      138     56
  14    0     0.13   0.33   0.41    0.95      28 M     40 M    0.29    0.52    0.02    0.03     2744     2759      258     60
  15    1     0.06   0.24   0.25    0.83      24 M     34 M    0.27    0.50    0.04    0.06     1904     3110      741     56
  16    0     0.07   0.73   0.10    0.60    1394 K   2755 K    0.49    0.26    0.00    0.00        0       61        2     60
  17    1     0.06   0.76   0.08    0.61    3982 K   4526 K    0.12    0.32    0.01    0.01      112       51      136     57
  18    0     0.10   0.11   0.85    1.20     170 M    192 M    0.11    0.14    0.18    0.20     4088       49    12892     60
  19    1     0.06   0.10   0.65    1.20     165 M    185 M    0.11    0.14    0.26    0.29     4704    11161        5     57
  20    0     0.54   0.83   0.66    1.17      44 M     54 M    0.18    0.14    0.01    0.01      448     1911      156     61
  21    1     0.09   0.28   0.31    0.87      21 M     34 M    0.36    0.55    0.03    0.04     5096     3717       18     58
  22    0     0.09   0.26   0.37    0.91      24 M     37 M    0.35    0.57    0.03    0.04     3640     3371       32     61
  23    1     0.04   0.58   0.07    0.60    2126 K   2694 K    0.21    0.12    0.01    0.01      224      177       41     59
  24    0     0.05   0.75   0.07    0.60    2044 K   4081 K    0.50    0.23    0.00    0.01      112       91      100     62
  25    1     0.14   0.21   0.66    1.17     150 M    170 M    0.12    0.18    0.11    0.12     2912     9610       34     58
  26    0     0.06   0.08   0.83    1.20     182 M    204 M    0.11    0.13    0.29    0.32     5264       18    14236     60
  27    1     0.03   0.50   0.06    0.63    1625 K   2124 K    0.23    0.08    0.01    0.01        0       22        1     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.30   0.42    1.08     715 M    895 M    0.20    0.33    0.04    0.05    32480    28770    28260     54
 SKT    1     0.10   0.24   0.41    1.06     852 M   1014 M    0.16    0.27    0.06    0.07    33152    37998    18740     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.27   0.41    1.07    1568 M   1909 M    0.18    0.30    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   31 G ; Active cycles:  115 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.58 %

 C1 core residency: 43.26 %; C3 core residency: 5.21 %; C6 core residency: 12.95 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     49 G   |   52%    51%   
 SKT    1       55 G     55 G   |   57%    57%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  210 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    77.38    72.01     335.03      60.39         138.76
 SKT   1    96.88    74.30     342.61      66.85         136.04
---------------------------------------------------------------------------------------------------------------
       *    174.26    146.31     677.65     127.25         137.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",

	LANG = "en_US.UTF-8"
    are supported and installed on your system.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3d85
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3581.97 --||-- Mem Ch  0: Reads (MB/s):  4164.26 --|
|--            Writes(MB/s):  3535.04 --||--            Writes(MB/s):  3279.62 --|
|-- Mem Ch  1: Reads (MB/s):  3566.39 --||-- Mem Ch  1: Reads (MB/s):  4182.98 --|
|--            Writes(MB/s):  3531.68 --||--            Writes(MB/s):  3292.52 --|
|-- Mem Ch  2: Reads (MB/s):  3563.91 --||-- Mem Ch  2: Reads (MB/s):  4198.68 --|
|--            Writes(MB/s):  3531.12 --||--            Writes(MB/s):  3284.33 --|
|-- Mem Ch  3: Reads (MB/s):  3594.94 --||-- Mem Ch  3: Reads (MB/s):  4231.02 --|
|--            Writes(MB/s):  3536.81 --||--            Writes(MB/s):  3291.36 --|
|-- NODE 0 Mem Read (MB/s) : 14307.20 --||-- NODE 1 Mem Read (MB/s) : 16776.94 --|
|-- NODE 0 Mem Write(MB/s) : 14134.64 --||-- NODE 1 Mem Write(MB/s) : 13147.82 --|
|-- NODE 0 P. Write (T/s):     162473 --||-- NODE 1 P. Write (T/s):     168649 --|
|-- NODE 0 Memory (MB/s):    28441.84 --||-- NODE 1 Memory (MB/s):    29924.75 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31084.14                --|
            |--                System Write Throughput(MB/s):      27282.45                --|
            |--               System Memory Throughput(MB/s):      58366.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e5a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     179 M       816 K    33 M   372 M    187 M     0    1190 K
 1     107 M       709 K    24 M   368 M    175 M     0     958 K
-----------------------------------------------------------------------
 *     287 M      1525 K    57 M   740 M    362 M     0    2148 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.84        Core1: 11.18        
Core2: 35.58        Core3: 42.11        
Core4: 21.75        Core5: 41.61        
Core6: 42.05        Core7: 10.09        
Core8: 10.98        Core9: 23.89        
Core10: 18.62        Core11: 42.20        
Core12: 22.33        Core13: 37.85        
Core14: 12.95        Core15: 13.92        
Core16: 21.62        Core17: 33.91        
Core18: 42.28        Core19: 27.22        
Core20: 25.00        Core21: 13.59        
Core22: 15.28        Core23: 37.22        
Core24: 44.14        Core25: 24.39        
Core26: 43.35        Core27: 27.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.03
Socket1: 24.78
DDR read Latency(ns)
Socket0: 767.55
Socket1: 661.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.99        Core1: 11.08        
Core2: 35.84        Core3: 41.59        
Core4: 23.19        Core5: 42.29        
Core6: 40.81        Core7: 10.12        
Core8: 10.95        Core9: 22.51        
Core10: 18.35        Core11: 41.61        
Core12: 19.57        Core13: 46.93        
Core14: 12.94        Core15: 13.31        
Core16: 21.57        Core17: 33.76        
Core18: 42.58        Core19: 24.60        
Core20: 24.73        Core21: 13.38        
Core22: 14.60        Core23: 35.95        
Core24: 45.42        Core25: 24.20        
Core26: 43.40        Core27: 28.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.87
Socket1: 24.48
DDR read Latency(ns)
Socket0: 793.42
Socket1: 683.31
irq_total: 391384.176613665
cpu_total: 34.91
cpu_0: 51.33
cpu_1: 50.60
cpu_2: 9.57
cpu_3: 4.72
cpu_4: 44.68
cpu_5: 75.47
cpu_6: 9.97
cpu_7: 55.85
cpu_8: 69.95
cpu_9: 7.31
cpu_10: 9.84
cpu_11: 70.28
cpu_12: 61.64
cpu_13: 0.27
cpu_14: 49.14
cpu_15: 45.88
cpu_16: 8.64
cpu_17: 16.69
cpu_18: 78.52
cpu_19: 39.63
cpu_20: 6.85
cpu_21: 34.11
cpu_22: 35.84
cpu_23: 9.38
cpu_24: 11.44
cpu_25: 57.18
cpu_26: 48.40
cpu_27: 13.96
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6762037227
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11590824906
Total_tx_bytes_phy: 18352862133
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10737083812
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 11852264216
Total_rx_bytes_phy: 22589348028
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1247871
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1350893
Total_rx_packets: 2598764
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 10665196413
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 11772730000
Total_rx_bytes: 22437926413
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 795602
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1347412
Total_tx_packets_phy: 2143014
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1247939
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1350880
Total_rx_packets_phy: 2598819
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6758768112
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11585407263
Total_tx_bytes: 18344175375
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 795367
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1347128
Total_tx_packets: 2142495


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.95        Core1: 11.25        
Core2: 35.69        Core3: 40.30        
Core4: 22.70        Core5: 42.17        
Core6: 38.17        Core7: 10.26        
Core8: 11.32        Core9: 22.40        
Core10: 18.22        Core11: 41.42        
Core12: 21.11        Core13: 38.87        
Core14: 13.27        Core15: 13.46        
Core16: 20.48        Core17: 32.75        
Core18: 42.57        Core19: 25.58        
Core20: 22.52        Core21: 13.63        
Core22: 14.95        Core23: 35.16        
Core24: 42.19        Core25: 24.43        
Core26: 42.19        Core27: 28.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.08
Socket1: 24.52
DDR read Latency(ns)
Socket0: 786.20
Socket1: 672.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.05        Core1: 11.36        
Core2: 35.78        Core3: 41.86        
Core4: 23.71        Core5: 41.92        
Core6: 37.37        Core7: 10.21        
Core8: 11.22        Core9: 22.70        
Core10: 18.28        Core11: 41.62        
Core12: 22.44        Core13: 47.20        
Core14: 13.18        Core15: 13.51        
Core16: 21.82        Core17: 34.07        
Core18: 42.79        Core19: 27.23        
Core20: 24.31        Core21: 13.14        
Core22: 14.48        Core23: 36.15        
Core24: 45.86        Core25: 24.91        
Core26: 43.13        Core27: 29.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 24.75
DDR read Latency(ns)
Socket0: 771.15
Socket1: 666.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.88        Core1: 11.44        
Core2: 35.99        Core3: 42.20        
Core4: 21.90        Core5: 42.30        
Core6: 41.79        Core7: 10.26        
Core8: 10.97        Core9: 22.15        
Core10: 18.39        Core11: 42.08        
Core12: 19.51        Core13: 50.08        
Core14: 13.30        Core15: 13.43        
Core16: 21.02        Core17: 34.09        
Core18: 42.88        Core19: 29.14        
Core20: 24.14        Core21: 13.40        
Core22: 14.62        Core23: 37.21        
Core24: 45.01        Core25: 25.82        
Core26: 42.97        Core27: 30.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.67
Socket1: 25.28
DDR read Latency(ns)
Socket0: 806.68
Socket1: 655.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.91        Core1: 11.49        
Core2: 35.84        Core3: 41.94        
Core4: 21.39        Core5: 41.95        
Core6: 41.14        Core7: 10.14        
Core8: 11.11        Core9: 22.79        
Core10: 18.19        Core11: 41.74        
Core12: 22.05        Core13: 43.36        
Core14: 13.04        Core15: 14.15        
Core16: 21.78        Core17: 32.86        
Core18: 42.07        Core19: 27.11        
Core20: 24.24        Core21: 13.53        
Core22: 14.30        Core23: 35.93        
Core24: 44.65        Core25: 24.47        
Core26: 43.40        Core27: 29.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.81
Socket1: 24.90
DDR read Latency(ns)
Socket0: 780.82
Socket1: 661.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16379
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414515802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414520130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207320204; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207320204; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207320001; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207320001; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207320141; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207320141; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207319990; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207319990; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005789380; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6482890; Consumed Joules: 395.68; Watts: 65.88; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4644298; Consumed DRAM Joules: 71.06; DRAM Watts: 11.83
S1P0; QPIClocks: 14413771814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413776326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206953133; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206953133; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206951874; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206951874; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206951588; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206951588; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206950459; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206950459; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005796162; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6524568; Consumed Joules: 398.23; Watts: 66.31; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 4962663; Consumed DRAM Joules: 75.93; DRAM Watts: 12.64
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 40d2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.22   0.60    1.14      16 M     41 M    0.60    0.70    0.01    0.03     3752     3735       10     61
   1    1     0.14   0.25   0.56    1.08      24 M     45 M    0.46    0.64    0.02    0.03     4592     4458       65     58
   2    0     0.05   0.64   0.08    0.60    5801 K   7141 K    0.19    0.17    0.01    0.01      280       26      191     60
   3    1     0.03   0.54   0.06    0.60    2806 K   3508 K    0.20    0.13    0.01    0.01        0       70      115     57
   4    0     0.08   0.19   0.43    0.93      86 M    104 M    0.17    0.33    0.10    0.13     2408     5568       26     61
   5    1     0.09   0.10   0.90    1.20     195 M    219 M    0.11    0.13    0.22    0.25     6272       75    18156     57
   6    0     0.07   0.81   0.09    0.60    5208 K   6264 K    0.17    0.16    0.01    0.01      168       50        5     61
   7    1     0.15   0.22   0.67    1.19      24 M     49 M    0.52    0.66    0.02    0.03     6216     5032      291     56
   8    0     0.38   0.43   0.89    1.20      24 M     60 M    0.59    0.62    0.01    0.02     4312     3070      493     59
   9    1     0.06   0.82   0.07    0.60    1914 K   3199 K    0.40    0.43    0.00    0.01       56      119       15     57
  10    0     0.07   0.84   0.08    0.60    1976 K   5356 K    0.63    0.28    0.00    0.01       56       66       51     60
  11    1     0.16   0.19   0.81    1.17     163 M    184 M    0.11    0.15    0.10    0.12     3360       85    14127     56
  12    0     0.22   0.28   0.77    1.20      92 M    122 M    0.24    0.34    0.04    0.06     1960     5707      271     60
  13    1     0.00   0.27   0.00    0.60      94 K    139 K    0.32    0.09    0.02    0.03       56        8        3     57
  14    0     0.19   0.36   0.51    0.98      27 M     43 M    0.38    0.57    0.01    0.02     5488     3174      701     60
  15    1     0.16   0.36   0.45    0.97      26 M     44 M    0.41    0.59    0.02    0.03      616     3865       32     56
  16    0     0.09   0.73   0.12    0.61    1549 K   3114 K    0.50    0.28    0.00    0.00        0       83        5     60
  17    1     0.11   0.87   0.13    0.60    7958 K     10 M    0.26    0.14    0.01    0.01      280      201      241     57
  18    0     0.10   0.10   0.95    1.20     198 M    222 M    0.11    0.14    0.20    0.23     2856       57    16618     60
  19    1     0.07   0.18   0.39    0.92      92 M    106 M    0.13    0.25    0.13    0.15     5768     5187       34     58
  20    0     0.06   0.64   0.09    0.60    1589 K   2880 K    0.45    0.16    0.00    0.00        0       48       25     62
  21    1     0.07   0.24   0.31    0.89      17 M     30 M    0.41    0.63    0.02    0.04      784     3548       29     59
  22    0     0.08   0.26   0.32    0.88      26 M     38 M    0.31    0.56    0.03    0.05     4312     3224       13     62
  23    1     0.07   0.57   0.13    0.61    3659 K   4831 K    0.24    0.15    0.01    0.01       56      243       65     59
  24    0     0.07   0.78   0.09    0.61    6606 K   8286 K    0.20    0.08    0.01    0.01        0       38        1     62
  25    1     0.14   0.20   0.70    1.18     121 M    146 M    0.17    0.27    0.09    0.10     4312     8623      124     58
  26    0     0.05   0.10   0.48    0.99     127 M    139 M    0.09    0.14    0.25    0.28     5488       20    15531     61
  27    1     0.10   0.87   0.12    0.61    3444 K   5953 K    0.42    0.31    0.00    0.01      168      108        4     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.30   0.39    1.01     622 M    805 M    0.23    0.37    0.04    0.05    31080    24866    33941     54
 SKT    1     0.10   0.26   0.38    1.02     686 M    854 M    0.20    0.35    0.05    0.06    32536    31622    33301     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.28   0.38    1.02    1308 M   1659 M    0.21    0.36    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  107 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.89 %

 C1 core residency: 44.99 %; C3 core residency: 7.50 %; C6 core residency: 9.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    49%   
 SKT    1       53 G     53 G   |   55%    56%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  203 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    70.46    69.50     329.76      58.91         137.35
 SKT   1    83.77    65.75     332.21      63.16         135.29
---------------------------------------------------------------------------------------------------------------
       *    154.23    135.25     661.97     122.06         136.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 41b7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3680.07 --||-- Mem Ch  0: Reads (MB/s):  4850.83 --|
|--            Writes(MB/s):  3629.79 --||--            Writes(MB/s):  3746.52 --|
|-- Mem Ch  1: Reads (MB/s):  3665.40 --||-- Mem Ch  1: Reads (MB/s):  4842.64 --|
|--            Writes(MB/s):  3627.57 --||--            Writes(MB/s):  3751.87 --|
|-- Mem Ch  2: Reads (MB/s):  3664.76 --||-- Mem Ch  2: Reads (MB/s):  4855.31 --|
|--            Writes(MB/s):  3624.94 --||--            Writes(MB/s):  3743.62 --|
|-- Mem Ch  3: Reads (MB/s):  3694.25 --||-- Mem Ch  3: Reads (MB/s):  4916.71 --|
|--            Writes(MB/s):  3631.55 --||--            Writes(MB/s):  3758.53 --|
|-- NODE 0 Mem Read (MB/s) : 14704.48 --||-- NODE 1 Mem Read (MB/s) : 19465.49 --|
|-- NODE 0 Mem Write(MB/s) : 14513.85 --||-- NODE 1 Mem Write(MB/s) : 15000.54 --|
|-- NODE 0 P. Write (T/s):     163343 --||-- NODE 1 P. Write (T/s):     182722 --|
|-- NODE 0 Memory (MB/s):    29218.32 --||-- NODE 1 Memory (MB/s):    34466.03 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34169.97                --|
            |--                System Write Throughput(MB/s):      29514.39                --|
            |--               System Memory Throughput(MB/s):      63684.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 428d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     185 M       951 K    35 M   393 M    192 M     0    1222 K
 1     112 M       966 K    27 M   390 M    188 M     0     860 K
-----------------------------------------------------------------------
 *     297 M      1917 K    63 M   784 M    380 M     0    2083 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.81        Core1: 11.82        
Core2: 44.36        Core3: 40.54        
Core4: 27.58        Core5: 43.15        
Core6: 37.08        Core7: 10.89        
Core8: 10.91        Core9: 33.78        
Core10: 36.79        Core11: 39.58        
Core12: 13.65        Core13: 21.62        
Core14: 12.24        Core15: 14.47        
Core16: 21.94        Core17: 44.01        
Core18: 42.93        Core19: 32.75        
Core20: 19.21        Core21: 14.89        
Core22: 13.37        Core23: 40.42        
Core24: 42.44        Core25: 31.83        
Core26: 45.18        Core27: 35.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.81
Socket1: 26.83
DDR read Latency(ns)
Socket0: 768.65
Socket1: 531.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.79        Core1: 11.90        
Core2: 44.98        Core3: 40.92        
Core4: 30.86        Core5: 43.38        
Core6: 39.83        Core7: 10.80        
Core8: 10.99        Core9: 34.65        
Core10: 37.12        Core11: 39.48        
Core12: 13.39        Core13: 21.17        
Core14: 13.25        Core15: 15.02        
Core16: 21.97        Core17: 46.53        
Core18: 43.18        Core19: 30.75        
Core20: 19.19        Core21: 14.97        
Core22: 14.24        Core23: 41.54        
Core24: 44.40        Core25: 30.06        
Core26: 44.68        Core27: 34.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.51
Socket1: 26.41
DDR read Latency(ns)
Socket0: 756.63
Socket1: 546.25
irq_total: 407833.192256253
cpu_total: 36.47
cpu_0: 58.58
cpu_1: 58.98
cpu_2: 11.84
cpu_3: 7.18
cpu_4: 63.16
cpu_5: 75.53
cpu_6: 0.27
cpu_7: 69.61
cpu_8: 65.89
cpu_9: 1.20
cpu_10: 9.18
cpu_11: 63.83
cpu_12: 47.07
cpu_13: 7.45
cpu_14: 62.77
cpu_15: 38.96
cpu_16: 8.18
cpu_17: 0.20
cpu_18: 69.88
cpu_19: 58.98
cpu_20: 10.70
cpu_21: 44.22
cpu_22: 39.56
cpu_23: 21.28
cpu_24: 0.20
cpu_25: 53.79
cpu_26: 65.82
cpu_27: 6.98
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 836169
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1371305
Total_tx_packets: 2207474
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1388939
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1394949
Total_rx_packets: 2783888
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7196991227
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11740715831
Total_tx_bytes: 18937707058
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1389022
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1394930
Total_rx_packets_phy: 2783952
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 11875951368
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12193085353
Total_rx_bytes_phy: 24069036721
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7200371379
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11746246251
Total_tx_bytes_phy: 18946617630
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 836297
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1371457
Total_tx_packets_phy: 2207754
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11796262752
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12111255544
Total_rx_bytes: 23907518296


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.76        Core1: 12.09        
Core2: 44.85        Core3: 41.20        
Core4: 28.52        Core5: 43.21        
Core6: 32.72        Core7: 10.72        
Core8: 10.96        Core9: 34.74        
Core10: 37.59        Core11: 39.90        
Core12: 13.79        Core13: 22.93        
Core14: 13.24        Core15: 15.12        
Core16: 21.98        Core17: 37.87        
Core18: 42.81        Core19: 32.15        
Core20: 19.57        Core21: 14.97        
Core22: 14.26        Core23: 41.79        
Core24: 37.15        Core25: 29.46        
Core26: 44.93        Core27: 34.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.26
Socket1: 26.51
DDR read Latency(ns)
Socket0: 780.01
Socket1: 544.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.86        Core1: 11.98        
Core2: 44.47        Core3: 41.15        
Core4: 27.96        Core5: 43.22        
Core6: 48.05        Core7: 10.91        
Core8: 10.99        Core9: 33.20        
Core10: 37.09        Core11: 40.35        
Core12: 13.71        Core13: 22.42        
Core14: 13.16        Core15: 14.71        
Core16: 21.95        Core17: 38.32        
Core18: 43.05        Core19: 32.66        
Core20: 19.41        Core21: 15.23        
Core22: 14.15        Core23: 40.85        
Core24: 43.59        Core25: 32.02        
Core26: 45.05        Core27: 35.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.24
Socket1: 27.01
DDR read Latency(ns)
Socket0: 778.12
Socket1: 534.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.78        Core1: 11.64        
Core2: 43.84        Core3: 41.27        
Core4: 28.58        Core5: 43.39        
Core6: 41.27        Core7: 10.93        
Core8: 10.92        Core9: 32.97        
Core10: 36.79        Core11: 39.82        
Core12: 14.31        Core13: 23.71        
Core14: 13.49        Core15: 15.10        
Core16: 20.92        Core17: 43.72        
Core18: 42.20        Core19: 31.52        
Core20: 18.84        Core21: 14.81        
Core22: 14.68        Core23: 41.82        
Core24: 40.29        Core25: 29.02        
Core26: 44.30        Core27: 35.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.22
Socket1: 26.37
DDR read Latency(ns)
Socket0: 771.51
Socket1: 548.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.61        Core1: 11.94        
Core2: 45.01        Core3: 41.42        
Core4: 28.54        Core5: 43.29        
Core6: 41.76        Core7: 10.81        
Core8: 10.80        Core9: 33.46        
Core10: 36.94        Core11: 39.90        
Core12: 13.24        Core13: 23.10        
Core14: 13.12        Core15: 14.99        
Core16: 21.48        Core17: 43.17        
Core18: 42.57        Core19: 32.52        
Core20: 18.64        Core21: 15.07        
Core22: 13.85        Core23: 40.98        
Core24: 42.21        Core25: 30.12        
Core26: 44.95        Core27: 35.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 26.81
DDR read Latency(ns)
Socket0: 781.93
Socket1: 539.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17453
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418573162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418578262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209347268; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209347268; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209346912; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209346912; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209346928; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209346928; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7209345929; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7209345929; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007344401; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6661418; Consumed Joules: 406.58; Watts: 67.70; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4701785; Consumed DRAM Joules: 71.94; DRAM Watts: 11.98
S1P0; QPIClocks: 14417532774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417535486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208823584; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208823584; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208824282; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208824282; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208825205; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208825205; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208825662; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208825662; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007366307; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6889983; Consumed Joules: 420.53; Watts: 70.02; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 5367716; Consumed DRAM Joules: 82.13; DRAM Watts: 13.67
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44fe
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.21   0.29   0.72    1.20      18 M     48 M    0.61    0.67    0.01    0.02     4088     3800       11     61
   1    1     0.21   0.29   0.73    1.19      36 M     61 M    0.40    0.56    0.02    0.03     6832     7124       55     57
   2    0     0.07   0.75   0.09    0.60    7368 K   9352 K    0.21    0.11    0.01    0.01       56      133        9     60
   3    1     0.04   0.55   0.08    0.60    3414 K   4306 K    0.21    0.14    0.01    0.01      112      174      109     57
   4    0     0.17   0.22   0.79    1.20     154 M    181 M    0.14    0.18    0.09    0.10     3808    10267      128     60
   5    1     0.08   0.09   0.90    1.20     196 M    219 M    0.11    0.13    0.25    0.28     4144       22    16551     56
   6    0     0.00   0.26   0.00    0.60     160 K    223 K    0.29    0.06    0.03    0.04       56        9        6     61
   7    1     0.23   0.27   0.85    1.20      36 M     65 M    0.45    0.59    0.02    0.03     6776     8680      343     56
   8    0     0.31   0.36   0.85    1.20      27 M     57 M    0.53    0.62    0.01    0.02     4928     3164      406     59
   9    1     0.01   0.19   0.03    0.60     505 K   1459 K    0.65    0.07    0.01    0.03      168       17       11     57
  10    0     0.05   0.65   0.08    0.60    5549 K   6837 K    0.19    0.14    0.01    0.01      112       22       89     59
  11    1     0.14   0.18   0.76    1.19     161 M    181 M    0.11    0.15    0.11    0.13     3752       43    17576     55
  12    0     0.16   0.28   0.57    1.09      39 M     67 M    0.42    0.55    0.02    0.04      448     2047       13     60
  13    1     0.06   0.84   0.07    0.60    2017 K   3458 K    0.42    0.45    0.00    0.01       56      174       26     56
  14    0     0.31   0.42   0.75    1.13      31 M     56 M    0.45    0.58    0.01    0.02     4480     2829      278     60
  15    1     0.09   0.26   0.35    0.89      26 M     40 M    0.34    0.53    0.03    0.05     1904     5632       50     56
  16    0     0.08   0.77   0.11    0.60    1614 K   2781 K    0.42    0.30    0.00    0.00       56       79        3     60
  17    1     0.00   0.26   0.00    0.60      71 K    100 K    0.29    0.08    0.03    0.04        0        6        1     57
  18    0     0.10   0.13   0.81    1.20     159 M    179 M    0.11    0.15    0.15    0.17     4592       56    18332     61
  19    1     0.14   0.17   0.80    1.20     177 M    204 M    0.13    0.17    0.13    0.15     3136    11430       22     56
  20    0     0.09   0.77   0.12    0.60    2206 K   5214 K    0.58    0.28    0.00    0.01        0       94        4     61
  21    1     0.11   0.25   0.44    0.96      34 M     52 M    0.34    0.53    0.03    0.05     3360     6297       32     58
  22    0     0.11   0.29   0.36    0.91      23 M     36 M    0.35    0.55    0.02    0.03     5096     3045        7     61
  23    1     0.14   0.67   0.21    0.64      10 M     12 M    0.13    0.20    0.01    0.01       56      224      146     58
  24    0     0.00   0.27   0.00    0.60      69 K     93 K    0.26    0.05    0.03    0.04       56        7        0     62
  25    1     0.13   0.20   0.63    1.15     140 M    161 M    0.13    0.17    0.11    0.13     3584     8649       82     57
  26    0     0.06   0.08   0.84    1.20     182 M    204 M    0.11    0.12    0.28    0.32     4144        9    13290     61
  27    1     0.05   0.60   0.08    0.60    2378 K   3183 K    0.25    0.12    0.00    0.01      112       26        2     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.28   0.43    1.09     653 M    855 M    0.24    0.37    0.04    0.05    31920    25561    32575     54
 SKT    1     0.10   0.24   0.42    1.07     830 M   1011 M    0.18    0.29    0.06    0.07    33992    48498    35006     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.26   0.43    1.08    1483 M   1867 M    0.21    0.33    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   31 G ; Active cycles:  120 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.74 %

 C1 core residency: 42.50 %; C3 core residency: 4.40 %; C6 core residency: 13.36 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.81 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       59 G     59 G   |   61%    61%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  222 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    73.65    73.07     341.08      60.29         140.81
 SKT   1    101.60    78.28     352.72      68.80         133.81
---------------------------------------------------------------------------------------------------------------
       *    175.25    151.35     693.80     129.10         136.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 45ea
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4154.57 --||-- Mem Ch  0: Reads (MB/s):  4875.14 --|
|--            Writes(MB/s):  3429.20 --||--            Writes(MB/s):  3683.51 --|
|-- Mem Ch  1: Reads (MB/s):  4160.38 --||-- Mem Ch  1: Reads (MB/s):  4870.00 --|
|--            Writes(MB/s):  3432.82 --||--            Writes(MB/s):  3688.28 --|
|-- Mem Ch  2: Reads (MB/s):  4157.17 --||-- Mem Ch  2: Reads (MB/s):  4886.76 --|
|--            Writes(MB/s):  3430.73 --||--            Writes(MB/s):  3684.15 --|
|-- Mem Ch  3: Reads (MB/s):  4178.72 --||-- Mem Ch  3: Reads (MB/s):  4936.59 --|
|--            Writes(MB/s):  3435.68 --||--            Writes(MB/s):  3695.40 --|
|-- NODE 0 Mem Read (MB/s) : 16650.83 --||-- NODE 1 Mem Read (MB/s) : 19568.49 --|
|-- NODE 0 Mem Write(MB/s) : 13728.44 --||-- NODE 1 Mem Write(MB/s) : 14751.34 --|
|-- NODE 0 P. Write (T/s):     166631 --||-- NODE 1 P. Write (T/s):     184943 --|
|-- NODE 0 Memory (MB/s):    30379.27 --||-- NODE 1 Memory (MB/s):    34319.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36219.33                --|
            |--                System Write Throughput(MB/s):      28479.78                --|
            |--               System Memory Throughput(MB/s):      64699.11                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 46bf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     182 M       540 K    24 M   382 M    176 M     0     996 K
 1     120 M       933 K    29 M   373 M    187 M     0     711 K
-----------------------------------------------------------------------
 *     303 M      1474 K    54 M   756 M    364 M     0    1707 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.01        Core1: 11.80        
Core2: 44.57        Core3: 41.45        
Core4: 27.40        Core5: 42.93        
Core6: 39.16        Core7: 10.73        
Core8: 11.30        Core9: 37.57        
Core10: 41.85        Core11: 43.80        
Core12: 30.15        Core13: 29.22        
Core14: 12.66        Core15: 15.08        
Core16: 22.18        Core17: 43.60        
Core18: 44.85        Core19: 31.87        
Core20: 29.13        Core21: 14.02        
Core22: 13.63        Core23: 34.13        
Core24: 29.35        Core25: 30.96        
Core26: 44.57        Core27: 32.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 26.68
DDR read Latency(ns)
Socket0: 655.55
Socket1: 553.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.97        Core1: 11.86        
Core2: 44.99        Core3: 41.88        
Core4: 29.10        Core5: 42.71        
Core6: 39.16        Core7: 10.72        
Core8: 11.26        Core9: 38.77        
Core10: 36.67        Core11: 43.82        
Core12: 31.27        Core13: 28.35        
Core14: 12.51        Core15: 14.70        
Core16: 22.28        Core17: 35.19        
Core18: 45.19        Core19: 32.41        
Core20: 29.82        Core21: 13.94        
Core22: 13.72        Core23: 38.14        
Core24: 29.82        Core25: 31.83        
Core26: 44.89        Core27: 34.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.95
Socket1: 26.71
DDR read Latency(ns)
Socket0: 673.47
Socket1: 562.96
irq_total: 349061.037812762
cpu_total: 36.50
cpu_0: 58.98
cpu_1: 53.52
cpu_2: 0.73
cpu_3: 6.58
cpu_4: 40.56
cpu_5: 85.57
cpu_6: 20.01
cpu_7: 64.69
cpu_8: 60.70
cpu_9: 0.40
cpu_10: 0.13
cpu_11: 69.81
cpu_12: 88.56
cpu_13: 1.93
cpu_14: 56.18
cpu_15: 38.70
cpu_16: 19.61
cpu_17: 0.20
cpu_18: 64.10
cpu_19: 64.03
cpu_20: 3.99
cpu_21: 42.62
cpu_22: 44.28
cpu_23: 9.31
cpu_24: 2.46
cpu_25: 54.39
cpu_26: 65.16
cpu_27: 4.59
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 11868514951
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 11005012632
Total_rx_bytes_phy: 22873527583
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1384836
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1274129
Total_rx_packets: 2658965
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7507101797
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11520722897
Total_tx_bytes: 19027824694
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1384906
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1274105
Total_rx_packets_phy: 2659011
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 859617
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1314115
Total_tx_packets_phy: 2173732
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7510713354
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11525957506
Total_tx_bytes_phy: 19036670860
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11789027122
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 10939768606
Total_rx_bytes: 22728795728
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 858803
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1313215
Total_tx_packets: 2172018


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.98        Core1: 11.98        
Core2: 43.78        Core3: 41.52        
Core4: 29.34        Core5: 42.92        
Core6: 38.36        Core7: 10.75        
Core8: 11.47        Core9: 35.28        
Core10: 33.71        Core11: 43.66        
Core12: 30.17        Core13: 29.39        
Core14: 12.48        Core15: 14.84        
Core16: 22.54        Core17: 35.15        
Core18: 44.40        Core19: 31.86        
Core20: 29.59        Core21: 13.75        
Core22: 13.21        Core23: 39.44        
Core24: 29.85        Core25: 32.07        
Core26: 44.58        Core27: 34.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 26.94
DDR read Latency(ns)
Socket0: 667.06
Socket1: 567.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.96        Core1: 12.06        
Core2: 39.46        Core3: 41.29        
Core4: 28.82        Core5: 42.55        
Core6: 39.16        Core7: 10.68        
Core8: 11.27        Core9: 40.10        
Core10: 33.86        Core11: 43.33        
Core12: 29.37        Core13: 28.18        
Core14: 12.79        Core15: 14.58        
Core16: 22.61        Core17: 43.05        
Core18: 44.49        Core19: 31.80        
Core20: 28.86        Core21: 13.69        
Core22: 13.54        Core23: 39.21        
Core24: 29.24        Core25: 30.75        
Core26: 44.22        Core27: 34.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 26.60
DDR read Latency(ns)
Socket0: 671.41
Socket1: 569.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.01        Core1: 12.07        
Core2: 44.82        Core3: 42.83        
Core4: 26.85        Core5: 43.06        
Core6: 38.94        Core7: 10.68        
Core8: 11.36        Core9: 40.85        
Core10: 37.20        Core11: 43.91        
Core12: 30.07        Core13: 29.16        
Core14: 12.54        Core15: 15.12        
Core16: 22.42        Core17: 43.29        
Core18: 45.29        Core19: 33.19        
Core20: 28.74        Core21: 13.82        
Core22: 13.91        Core23: 37.80        
Core24: 29.55        Core25: 32.65        
Core26: 44.90        Core27: 35.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 27.26
DDR read Latency(ns)
Socket0: 672.10
Socket1: 554.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.21        Core1: 11.78        
Core2: 46.04        Core3: 41.68        
Core4: 30.09        Core5: 42.79        
Core6: 39.65        Core7: 10.71        
Core8: 11.31        Core9: 39.86        
Core10: 38.86        Core11: 43.60        
Core12: 30.62        Core13: 29.17        
Core14: 12.40        Core15: 14.85        
Core16: 22.91        Core17: 40.04        
Core18: 45.50        Core19: 33.46        
Core20: 29.99        Core21: 13.67        
Core22: 13.75        Core23: 42.67        
Core24: 29.80        Core25: 32.80        
Core26: 45.28        Core27: 35.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 27.09
DDR read Latency(ns)
Socket0: 664.48
Socket1: 554.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18526
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416381682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416386610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208255360; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208255360; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208256871; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208256871; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208258053; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208258053; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208258941; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208258941; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006685641; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6550731; Consumed Joules: 399.82; Watts: 66.58; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4756358; Consumed DRAM Joules: 72.77; DRAM Watts: 12.12
S1P0; QPIClocks: 14415958762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415962206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208036288; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208036288; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208036798; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208036798; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208037643; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208037643; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208038339; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208038339; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006699257; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6724808; Consumed Joules: 410.45; Watts: 68.35; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 5239626; Consumed DRAM Joules: 80.17; DRAM Watts: 13.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 492f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.20   0.28   0.72    1.20      19 M     51 M    0.62    0.66    0.01    0.03     3472     3825       75     61
   1    1     0.14   0.23   0.62    1.13      30 M     53 M    0.43    0.60    0.02    0.04     4648     5386      118     58
   2    0     0.00   0.23   0.01    0.60     870 K   1232 K    0.29    0.05    0.03    0.04      168       65       19     60
   3    1     0.04   0.55   0.07    0.60    3992 K   4793 K    0.17    0.14    0.01    0.01      168      127      159     57
   4    0     0.05   0.14   0.37    0.89     106 M    119 M    0.11    0.21    0.20    0.23      504     6150       11     61
   5    1     0.19   0.18   1.03    1.20     193 M    220 M    0.12    0.15    0.10    0.12     4032      482    16333     57
   6    0     0.13   0.84   0.15    0.61      11 M     13 M    0.11    0.17    0.01    0.01      336       84      215     60
   7    1     0.21   0.26   0.80    1.20      31 M     60 M    0.49    0.61    0.02    0.03     7168     6150      333     56
   8    0     0.26   0.33   0.79    1.20      28 M     56 M    0.49    0.60    0.01    0.02     4424     3242      492     59
   9    1     0.00   0.29   0.00    0.60     143 K    234 K    0.39    0.08    0.02    0.03        0       20        2     57
  10    0     0.00   0.30   0.00    0.60     155 K    294 K    0.47    0.11    0.02    0.03       56        9       24     60
  11    1     0.18   0.22   0.81    1.15     158 M    176 M    0.10    0.14    0.09    0.10      224      297     9065     55
  12    0     0.38   0.36   1.06    1.20     200 M    228 M    0.12    0.17    0.05    0.06     6384    10341      248     59
  13    1     0.01   0.49   0.03    0.60     708 K   1389 K    0.49    0.16    0.00    0.01      280      119        4     56
  14    0     0.22   0.34   0.64    1.08      31 M     52 M    0.40    0.59    0.01    0.02     1792     3380      417     60
  15    1     0.10   0.28   0.36    0.89      26 M     40 M    0.35    0.55    0.03    0.04     1176     4453       13     56
  16    0     0.17   0.91   0.18    0.64    4517 K   8502 K    0.47    0.34    0.00    0.01       56      197       10     60
  17    1     0.00   0.27   0.00    0.60      58 K     76 K    0.23    0.06    0.03    0.04        0        2        2     57
  18    0     0.07   0.10   0.76    1.17     161 M    180 M    0.11    0.13    0.22    0.24     3360       66    14206     60
  19    1     0.17   0.22   0.77    1.20     177 M    197 M    0.10    0.15    0.10    0.11     4424    12355      114     57
  20    0     0.03   0.59   0.06    0.61    1223 K   2099 K    0.42    0.12    0.00    0.01       56       32       18     61
  21    1     0.11   0.27   0.40    0.92      24 M     41 M    0.41    0.59    0.02    0.04     4760     4604       82     57
  22    0     0.11   0.27   0.41    0.92      27 M     41 M    0.33    0.60    0.03    0.04     6384     3594       37     61
  23    1     0.07   0.57   0.12    0.61    4134 K   5040 K    0.18    0.14    0.01    0.01       56      258       96     58
  24    0     0.02   0.57   0.04    0.62     756 K   1293 K    0.42    0.22    0.00    0.01        0       62        1     62
  25    1     0.13   0.20   0.64    1.14     141 M    161 M    0.12    0.19    0.11    0.12     5152     9942      161     58
  26    0     0.06   0.07   0.79    1.20     172 M    192 M    0.11    0.12    0.29    0.33     5152      152    14881     60
  27    1     0.03   0.54   0.06    0.61    1920 K   2571 K    0.25    0.11    0.01    0.01       56       21       11     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.28   0.43    1.06     766 M    948 M    0.19    0.33    0.04    0.06    32144    31199    30654     54
 SKT    1     0.10   0.24   0.41    1.08     794 M    966 M    0.18    0.30    0.06    0.07    32144    44216    26493     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.26   0.42    1.07    1560 M   1914 M    0.18    0.32    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   31 G ; Active cycles:  117 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.98 %

 C1 core residency: 38.73 %; C3 core residency: 4.40 %; C6 core residency: 17.88 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       56 G     56 G   |   58%    58%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  213 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    84.37    69.04     336.72      61.09         137.91
 SKT   1    97.95    74.02     344.97      67.25         135.30
---------------------------------------------------------------------------------------------------------------
       *    182.32    143.06     681.69     128.33         136.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a13
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4452.79 --||-- Mem Ch  0: Reads (MB/s):  3055.98 --|
|--            Writes(MB/s):  3647.12 --||--            Writes(MB/s):  2114.74 --|
|-- Mem Ch  1: Reads (MB/s):  4450.50 --||-- Mem Ch  1: Reads (MB/s):  3055.71 --|
|--            Writes(MB/s):  3649.65 --||--            Writes(MB/s):  2121.60 --|
|-- Mem Ch  2: Reads (MB/s):  4450.81 --||-- Mem Ch  2: Reads (MB/s):  3061.54 --|
|--            Writes(MB/s):  3647.30 --||--            Writes(MB/s):  2114.49 --|
|-- Mem Ch  3: Reads (MB/s):  4474.07 --||-- Mem Ch  3: Reads (MB/s):  3112.62 --|
|--            Writes(MB/s):  3653.34 --||--            Writes(MB/s):  2126.04 --|
|-- NODE 0 Mem Read (MB/s) : 17828.17 --||-- NODE 1 Mem Read (MB/s) : 12285.85 --|
|-- NODE 0 Mem Write(MB/s) : 14597.42 --||-- NODE 1 Mem Write(MB/s) :  8476.87 --|
|-- NODE 0 P. Write (T/s):     175716 --||-- NODE 1 P. Write (T/s):     146327 --|
|-- NODE 0 Memory (MB/s):    32425.59 --||-- NODE 1 Memory (MB/s):    20762.73 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      30114.03                --|
            |--                System Write Throughput(MB/s):      23074.29                --|
            |--               System Memory Throughput(MB/s):      53188.31                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ae8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     182 M      1035 K    30 M   347 M    193 M     0    1017 K
 1     134 M       188 K    24 M   349 M    100 M   372     907 K
-----------------------------------------------------------------------
 *     316 M      1223 K    55 M   697 M    293 M   372    1925 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.81        Core1: 11.21        
Core2: 37.01        Core3: 29.45        
Core4: 32.63        Core5: 42.28        
Core6: 32.98        Core7: 10.21        
Core8: 10.20        Core9: 34.72        
Core10: 33.31        Core11: 39.56        
Core12: 31.45        Core13: 23.30        
Core14: 11.48        Core15: 11.68        
Core16: 32.48        Core17: 33.67        
Core18: 37.19        Core19: 22.44        
Core20: 26.82        Core21: 13.18        
Core22: 13.74        Core23: 33.29        
Core24: 33.28        Core25: 22.00        
Core26: 39.57        Core27: 30.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.29
Socket1: 22.89
DDR read Latency(ns)
Socket0: 624.42
Socket1: 935.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.66        Core1: 11.16        
Core2: 36.74        Core3: 30.40        
Core4: 32.64        Core5: 42.63        
Core6: 33.10        Core7: 10.24        
Core8: 10.24        Core9: 35.99        
Core10: 33.74        Core11: 39.70        
Core12: 31.60        Core13: 25.58        
Core14: 11.47        Core15: 11.81        
Core16: 32.62        Core17: 35.34        
Core18: 37.22        Core19: 23.89        
Core20: 27.10        Core21: 13.53        
Core22: 14.36        Core23: 34.10        
Core24: 34.73        Core25: 23.99        
Core26: 40.26        Core27: 30.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.35
Socket1: 23.45
DDR read Latency(ns)
Socket0: 617.21
Socket1: 926.71
irq_total: 376391.369142361
cpu_total: 32.94
cpu_0: 50.66
cpu_1: 50.13
cpu_2: 1.40
cpu_3: 12.57
cpu_4: 52.39
cpu_5: 76.20
cpu_6: 9.71
cpu_7: 59.51
cpu_8: 55.59
cpu_9: 0.73
cpu_10: 19.35
cpu_11: 60.11
cpu_12: 56.45
cpu_13: 7.58
cpu_14: 62.97
cpu_15: 54.39
cpu_16: 24.60
cpu_17: 8.31
cpu_18: 43.35
cpu_19: 36.64
cpu_20: 1.99
cpu_21: 41.16
cpu_22: 47.54
cpu_23: 14.36
cpu_24: 3.86
cpu_25: 25.73
cpu_26: 40.29
cpu_27: 4.52
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 776969
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1404413
Total_rx_packets_phy: 2181382
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6202094578
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12351546708
Total_rx_bytes_phy: 18553641286
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 970382
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1315768
Total_tx_packets_phy: 2286150
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8411226013
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11488917488
Total_tx_bytes: 19900143501
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 776871
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1404406
Total_rx_packets: 2181277
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 970331
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1315448
Total_tx_packets: 2285779
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6160918045
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12268774057
Total_rx_bytes: 18429692102
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8415168286
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11494236527
Total_tx_bytes_phy: 19909404813


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.74        Core1: 11.18        
Core2: 35.04        Core3: 28.99        
Core4: 32.64        Core5: 42.41        
Core6: 31.40        Core7: 10.04        
Core8: 10.22        Core9: 34.57        
Core10: 33.66        Core11: 39.37        
Core12: 31.53        Core13: 24.45        
Core14: 11.58        Core15: 11.87        
Core16: 32.63        Core17: 33.60        
Core18: 37.14        Core19: 23.22        
Core20: 25.96        Core21: 13.04        
Core22: 13.99        Core23: 33.80        
Core24: 34.00        Core25: 21.21        
Core26: 40.47        Core27: 30.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.31
Socket1: 22.96
DDR read Latency(ns)
Socket0: 619.35
Socket1: 944.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.63        Core1: 10.99        
Core2: 37.07        Core3: 30.60        
Core4: 32.73        Core5: 42.52        
Core6: 33.44        Core7: 10.25        
Core8: 10.33        Core9: 35.52        
Core10: 33.51        Core11: 39.61        
Core12: 31.58        Core13: 25.63        
Core14: 11.40        Core15: 12.00        
Core16: 32.71        Core17: 34.08        
Core18: 36.93        Core19: 24.83        
Core20: 27.50        Core21: 13.41        
Core22: 14.63        Core23: 33.67        
Core24: 34.38        Core25: 21.35        
Core26: 39.68        Core27: 32.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.44
Socket1: 23.24
DDR read Latency(ns)
Socket0: 617.65
Socket1: 923.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.84        Core1: 11.24        
Core2: 36.04        Core3: 32.27        
Core4: 32.76        Core5: 42.36        
Core6: 33.40        Core7: 10.01        
Core8: 10.20        Core9: 34.51        
Core10: 33.40        Core11: 39.67        
Core12: 31.59        Core13: 26.04        
Core14: 11.48        Core15: 11.78        
Core16: 32.47        Core17: 34.67        
Core18: 36.69        Core19: 26.23        
Core20: 26.02        Core21: 13.10        
Core22: 13.79        Core23: 34.52        
Core24: 33.58        Core25: 25.66        
Core26: 40.44        Core27: 31.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.36
Socket1: 23.59
DDR read Latency(ns)
Socket0: 618.47
Socket1: 896.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.73        Core1: 11.15        
Core2: 36.45        Core3: 28.48        
Core4: 32.65        Core5: 42.20        
Core6: 33.41        Core7: 10.18        
Core8: 10.21        Core9: 35.90        
Core10: 33.26        Core11: 39.69        
Core12: 31.46        Core13: 26.20        
Core14: 11.50        Core15: 11.60        
Core16: 32.70        Core17: 35.50        
Core18: 36.98        Core19: 23.34        
Core20: 27.13        Core21: 13.25        
Core22: 13.72        Core23: 33.81        
Core24: 34.25        Core25: 22.47        
Core26: 39.46        Core27: 30.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.18
Socket1: 22.94
DDR read Latency(ns)
Socket0: 621.35
Socket1: 940.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19591
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415927202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415930974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208025435; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208025435; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208026127; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208026127; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208027106; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208027106; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208027460; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208027460; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006359577; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6518227; Consumed Joules: 397.84; Watts: 66.24; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4885454; Consumed DRAM Joules: 74.75; DRAM Watts: 12.45
S1P0; QPIClocks: 14415173954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415177862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207649524; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207649524; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207652053; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207652053; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207654717; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207654717; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207657362; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207657362; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006401431; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6226062; Consumed Joules: 380.01; Watts: 63.27; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 4325493; Consumed DRAM Joules: 66.18; DRAM Watts: 11.02
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d59
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.22   0.59    1.15      15 M     40 M    0.62    0.70    0.01    0.03     3864     3267        7     61
   1    1     0.17   0.28   0.60    1.13      23 M     44 M    0.46    0.64    0.01    0.03     4760     3157       36     58
   2    0     0.01   0.20   0.03    0.60     600 K   1394 K    0.57    0.08    0.01    0.03      336       27       40     60
   3    1     0.09   0.76   0.12    0.61    4365 K   6140 K    0.29    0.28    0.00    0.01      336      186       59     58
   4    0     0.06   0.09   0.64    1.19     169 M    188 M    0.10    0.14    0.31    0.34     5376    12017       10     60
   5    1     0.12   0.13   0.91    1.20     184 M    208 M    0.11    0.14    0.15    0.17     4088      214    15473     58
   6    0     0.07   0.86   0.08    0.60    1951 K   4380 K    0.55    0.11    0.00    0.01      112        4       14     61
   7    1     0.19   0.26   0.73    1.20      23 M     52 M    0.55    0.66    0.01    0.03     5320     3633      292     57
   8    0     0.24   0.33   0.72    1.20      20 M     48 M    0.57    0.65    0.01    0.02     3416     2940      393     60
   9    1     0.00   0.24   0.01    0.60     431 K    791 K    0.45    0.07    0.01    0.03      112       10        5     58
  10    0     0.11   0.80   0.13    0.60    7904 K     11 M    0.31    0.19    0.01    0.01        0        4      182     60
  11    1     0.08   0.11   0.74    1.20     170 M    190 M    0.10    0.14    0.21    0.23     5432       12    20225     56
  12    0     0.09   0.12   0.70    1.20     171 M    193 M    0.11    0.16    0.20    0.23     4088    11823       10     60
  13    1     0.07   0.78   0.09    0.60    1786 K   3132 K    0.43    0.37    0.00    0.00      168       91      111     57
  14    0     0.28   0.38   0.75    1.13      31 M     58 M    0.46    0.61    0.01    0.02     6832     3360      318     60
  15    1     0.24   0.43   0.57    1.02      21 M     45 M    0.53    0.63    0.01    0.02     6720     3376       34     56
  16    0     0.17   0.83   0.21    0.63      12 M     14 M    0.15    0.26    0.01    0.01       56      143      183     60
  17    1     0.06   0.75   0.08    0.60    3985 K   4576 K    0.13    0.30    0.01    0.01        0       68       44     57
  18    0     0.14   0.30   0.46    0.97      87 M     99 M    0.12    0.18    0.06    0.07     3080      221     9031     61
  19    1     0.05   0.16   0.33    0.86      87 M     99 M    0.11    0.27    0.17    0.19      672     2556        5     59
  20    0     0.02   0.58   0.03    0.60     662 K   1366 K    0.52    0.09    0.00    0.01       56        6       47     61
  21    1     0.10   0.26   0.38    0.90      22 M     38 M    0.40    0.62    0.02    0.04     4592     2882       31     59
  22    0     0.18   0.39   0.47    0.97      27 M     44 M    0.38    0.55    0.01    0.02     3248     3055       67     62
  23    1     0.11   0.61   0.18    0.60    4836 K   6807 K    0.29    0.18    0.00    0.01      168      331       72     60
  24    0     0.02   0.55   0.04    0.60    1043 K   1689 K    0.38    0.14    0.00    0.01        0       39       11     62
  25    1     0.05   0.26   0.20    0.72      40 M     48 M    0.16    0.37    0.08    0.09      168     2137        6     59
  26    0     0.07   0.18   0.39    0.93     104 M    114 M    0.09    0.15    0.15    0.16      280      139     9798     61
  27    1     0.04   0.52   0.07    0.66    1991 K   2555 K    0.22    0.12    0.01    0.01       56       29        1     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.30   0.38    1.02     651 M    821 M    0.21    0.35    0.04    0.05    30744    37045    20111     54
 SKT    1     0.10   0.27   0.36    0.99     593 M    750 M    0.21    0.38    0.04    0.05    32592    18682    36394     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.29   0.37    1.01    1245 M   1572 M    0.21    0.37    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  102 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.41 %

 C1 core residency: 48.32 %; C3 core residency: 6.17 %; C6 core residency: 9.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.63 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       48 G     48 G   |   49%    50%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  197 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    89.54    73.32     332.64      62.24         125.00
 SKT   1    61.93    42.69     317.91      55.03         137.28
---------------------------------------------------------------------------------------------------------------
       *    151.47    116.01     650.55     117.28         130.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e3f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4039.17 --||-- Mem Ch  0: Reads (MB/s):  3994.35 --|
|--            Writes(MB/s):  3441.19 --||--            Writes(MB/s):  3008.65 --|
|-- Mem Ch  1: Reads (MB/s):  4060.41 --||-- Mem Ch  1: Reads (MB/s):  3987.20 --|
|--            Writes(MB/s):  3447.72 --||--            Writes(MB/s):  3011.09 --|
|-- Mem Ch  2: Reads (MB/s):  4056.05 --||-- Mem Ch  2: Reads (MB/s):  4001.78 --|
|--            Writes(MB/s):  3444.24 --||--            Writes(MB/s):  3009.27 --|
|-- Mem Ch  3: Reads (MB/s):  4045.94 --||-- Mem Ch  3: Reads (MB/s):  4057.78 --|
|--            Writes(MB/s):  3442.44 --||--            Writes(MB/s):  3020.59 --|
|-- NODE 0 Mem Read (MB/s) : 16201.58 --||-- NODE 1 Mem Read (MB/s) : 16041.10 --|
|-- NODE 0 Mem Write(MB/s) : 13775.59 --||-- NODE 1 Mem Write(MB/s) : 12049.61 --|
|-- NODE 0 P. Write (T/s):     169483 --||-- NODE 1 P. Write (T/s):     163727 --|
|-- NODE 0 Memory (MB/s):    29977.16 --||-- NODE 1 Memory (MB/s):    28090.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32242.68                --|
            |--                System Write Throughput(MB/s):      25825.20                --|
            |--               System Memory Throughput(MB/s):      58067.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4f14
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     185 M       948 K    26 M   365 M    190 M     0     936 K
 1     112 M       500 K    25 M   369 M    159 M     0     858 K
-----------------------------------------------------------------------
 *     298 M      1449 K    51 M   734 M    350 M     0    1794 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.84        Core1: 11.75        
Core2: 24.05        Core3: 41.70        
Core4: 30.81        Core5: 43.82        
Core6: 31.68        Core7: 10.26        
Core8: 10.96        Core9: 32.00        
Core10: 29.80        Core11: 42.50        
Core12: 31.89        Core13: 45.77        
Core14: 13.68        Core15: 14.02        
Core16: 21.28        Core17: 34.07        
Core18: 42.39        Core19: 26.71        
Core20: 33.56        Core21: 12.80        
Core22: 12.80        Core23: 30.78        
Core24: 48.88        Core25: 26.01        
Core26: 43.88        Core27: 32.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 25.33
DDR read Latency(ns)
Socket0: 638.30
Socket1: 688.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.75        Core1: 11.48        
Core2: 23.97        Core3: 40.90        
Core4: 30.59        Core5: 43.81        
Core6: 31.22        Core7: 10.12        
Core8: 10.76        Core9: 31.13        
Core10: 28.84        Core11: 42.68        
Core12: 31.46        Core13: 43.35        
Core14: 13.67        Core15: 13.63        
Core16: 19.33        Core17: 34.50        
Core18: 42.21        Core19: 26.36        
Core20: 33.35        Core21: 12.90        
Core22: 12.04        Core23: 30.15        
Core24: 49.27        Core25: 26.05        
Core26: 43.31        Core27: 31.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.52
Socket1: 25.16
DDR read Latency(ns)
Socket0: 653.77
Socket1: 706.90
irq_total: 397486.584311002
cpu_total: 34.49
cpu_0: 52.99
cpu_1: 57.38
cpu_2: 16.09
cpu_3: 8.44
cpu_4: 48.27
cpu_5: 74.40
cpu_6: 9.18
cpu_7: 57.05
cpu_8: 57.98
cpu_9: 15.36
cpu_10: 2.33
cpu_11: 61.37
cpu_12: 62.70
cpu_13: 8.05
cpu_14: 47.94
cpu_15: 42.55
cpu_16: 7.51
cpu_17: 1.26
cpu_18: 62.63
cpu_19: 40.16
cpu_20: 13.50
cpu_21: 37.43
cpu_22: 49.60
cpu_23: 16.22
cpu_24: 11.44
cpu_25: 52.59
cpu_26: 45.81
cpu_27: 5.39
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7125543307
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11676222404
Total_tx_bytes: 18801765711
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7128837827
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11681463979
Total_tx_bytes_phy: 18810301806
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9609824168
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 11601427456
Total_rx_bytes_phy: 21211251624
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9545067060
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 11523679220
Total_rx_bytes: 21068746280
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 838349
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1322949
Total_tx_packets_phy: 2161298
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 838198
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1322722
Total_tx_packets: 2160920
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1136915
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1322650
Total_rx_packets: 2459565
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1136967
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1322640
Total_rx_packets_phy: 2459607


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.83        Core1: 11.80        
Core2: 23.96        Core3: 41.02        
Core4: 30.67        Core5: 43.81        
Core6: 30.46        Core7: 10.25        
Core8: 10.74        Core9: 32.74        
Core10: 28.66        Core11: 42.59        
Core12: 31.58        Core13: 43.56        
Core14: 14.49        Core15: 13.88        
Core16: 21.39        Core17: 36.29        
Core18: 42.90        Core19: 29.18        
Core20: 33.49        Core21: 13.25        
Core22: 12.22        Core23: 31.34        
Core24: 50.26        Core25: 26.26        
Core26: 43.55        Core27: 33.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.96
Socket1: 25.61
DDR read Latency(ns)
Socket0: 650.40
Socket1: 685.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.79        Core1: 11.56        
Core2: 23.89        Core3: 41.52        
Core4: 31.12        Core5: 43.92        
Core6: 31.49        Core7: 10.23        
Core8: 10.66        Core9: 30.62        
Core10: 29.33        Core11: 42.86        
Core12: 31.81        Core13: 44.60        
Core14: 15.07        Core15: 13.79        
Core16: 21.75        Core17: 34.01        
Core18: 42.80        Core19: 27.14        
Core20: 33.69        Core21: 13.93        
Core22: 12.55        Core23: 30.96        
Core24: 50.23        Core25: 26.10        
Core26: 44.02        Core27: 32.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 25.35
DDR read Latency(ns)
Socket0: 643.58
Socket1: 681.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.80        Core1: 11.68        
Core2: 23.92        Core3: 41.92        
Core4: 30.19        Core5: 43.92        
Core6: 31.17        Core7: 10.23        
Core8: 10.65        Core9: 31.01        
Core10: 29.19        Core11: 42.95        
Core12: 31.27        Core13: 44.23        
Core14: 14.40        Core15: 13.81        
Core16: 22.30        Core17: 34.94        
Core18: 42.13        Core19: 26.45        
Core20: 33.20        Core21: 13.08        
Core22: 12.40        Core23: 32.33        
Core24: 50.24        Core25: 27.44        
Core26: 42.84        Core27: 33.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.59
Socket1: 25.49
DDR read Latency(ns)
Socket0: 652.22
Socket1: 690.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.78        Core1: 11.61        
Core2: 23.82        Core3: 40.87        
Core4: 27.45        Core5: 43.47        
Core6: 29.39        Core7: 10.26        
Core8: 10.65        Core9: 31.41        
Core10: 29.31        Core11: 42.41        
Core12: 30.52        Core13: 43.28        
Core14: 13.83        Core15: 13.47        
Core16: 20.96        Core17: 34.31        
Core18: 42.71        Core19: 28.52        
Core20: 33.30        Core21: 13.31        
Core22: 12.27        Core23: 29.63        
Core24: 48.68        Core25: 24.37        
Core26: 42.22        Core27: 33.69        

Cleaning up

L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.11
Socket1: 24.99
DDR read Latency(ns)
Socket0: 682.11
Socket1: 697.67

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20662
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414833366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414837286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207478352; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207478352; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207478175; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207478175; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207477585; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207477585; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207474208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207474208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006249709; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6584894; Consumed Joules: 401.91; Watts: 66.92; Thermal headroom below TjMax: 54
S0; Consumed DRAM energy units: 4822872; Consumed DRAM Joules: 73.79; DRAM Watts: 12.29
S1P0; QPIClocks: 14414914298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414917306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207514301; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207514301; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207513953; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207513953; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207515014; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207515014; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207515346; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207515346; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006282398; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6533546; Consumed Joules: 398.78; Watts: 66.40; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 4866063; Consumed DRAM Joules: 74.45; DRAM Watts: 12.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5187
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.22   0.64    1.18      17 M     43 M    0.60    0.69    0.01    0.03     3584     3753       12     61
   1    1     0.21   0.30   0.70    1.16      31 M     56 M    0.44    0.59    0.01    0.03     4424     3840       76     57
   2    0     0.12   0.94   0.13    0.61    6555 K     10 M    0.36    0.23    0.01    0.01      112       97       28     60
   3    1     0.05   0.53   0.10    0.60    4775 K   5709 K    0.16    0.12    0.01    0.01      168      141      133     58
   4    0     0.11   0.20   0.57    1.11     138 M    155 M    0.11    0.18    0.12    0.13     1120     8386        6     61
   5    1     0.09   0.10   0.88    1.20     184 M    207 M    0.11    0.13    0.21    0.24     4032       10    16446     57
   6    0     0.07   0.86   0.08    0.60    2161 K   5058 K    0.57    0.11    0.00    0.01      392       20       11     61
   7    1     0.15   0.22   0.69    1.19      26 M     52 M    0.50    0.65    0.02    0.03     4872     4130      270     56
   8    0     0.26   0.34   0.76    1.20      23 M     52 M    0.55    0.63    0.01    0.02     3920     3282      397     60
   9    1     0.12   0.82   0.15    0.63    5639 K   8086 K    0.30    0.28    0.00    0.01      112      257       53     58
  10    0     0.02   0.55   0.03    0.60     473 K   1018 K    0.53    0.19    0.00    0.01       56       41        0     60
  11    1     0.11   0.14   0.76    1.16     162 M    182 M    0.11    0.14    0.15    0.17     3976      111    13084     56
  12    0     0.12   0.16   0.77    1.20     175 M    198 M    0.12    0.16    0.14    0.16     4704    11466      180     60
  13    1     0.06   0.78   0.07    0.60    4331 K   5197 K    0.17    0.14    0.01    0.01       56       75      118     57
  14    0     0.21   0.39   0.54    1.03      29 M     46 M    0.37    0.52    0.01    0.02      728     2981      266     61
  15    1     0.14   0.35   0.40    0.93      22 M     39 M    0.43    0.59    0.02    0.03     3696     3431       18     56
  16    0     0.07   0.77   0.10    0.60    1572 K   2687 K    0.41    0.35    0.00    0.00       56       77       40     61
  17    1     0.01   0.34   0.02    0.60     575 K   1163 K    0.51    0.08    0.01    0.02      112       19        4     58
  18    0     0.07   0.10   0.70    1.10     169 M    188 M    0.10    0.14    0.23    0.26     3808       47    12611     60
  19    1     0.06   0.17   0.39    0.93     102 M    115 M    0.11    0.23    0.16    0.18     3640     8041        8     58
  20    0     0.08   0.70   0.12    0.60    7710 K   9078 K    0.15    0.21    0.01    0.01       56       86      324     61
  21    1     0.09   0.27   0.35    0.91      19 M     34 M    0.43    0.61    0.02    0.04     4368     3192       64     58
  22    0     0.16   0.32   0.49    0.98      24 M     43 M    0.43    0.64    0.02    0.03     1960     3369       20     61
  23    1     0.12   0.77   0.16    0.61    3971 K   6821 K    0.42    0.29    0.00    0.01      168      225       42     59
  24    0     0.07   0.71   0.09    0.61    6529 K   8209 K    0.20    0.06    0.01    0.01      280       50      107     62
  25    1     0.11   0.19   0.58    1.06     123 M    143 M    0.14    0.24    0.11    0.13     2632     8774      141     58
  26    0     0.05   0.11   0.45    0.97     122 M    134 M    0.09    0.14    0.24    0.26    10024       42    14098     61
  27    1     0.04   0.56   0.07    0.60    2504 K   3194 K    0.22    0.10    0.01    0.01       56       54        1     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.28   0.39    1.02     725 M    898 M    0.19    0.33    0.05    0.06    30800    33697    28100     54
 SKT    1     0.10   0.26   0.38    1.01     694 M    861 M    0.19    0.34    0.05    0.06    32312    32300    30458     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.27   0.39    1.01    1420 M   1760 M    0.19    0.33    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  108 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.10 %

 C1 core residency: 47.99 %; C3 core residency: 8.04 %; C6 core residency: 5.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.60 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       49 G     49 G   |   51%    51%   
 SKT    1       51 G     51 G   |   53%    53%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  202 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    84.52    71.62     336.30      61.41         131.50
 SKT   1    81.93    61.60     334.50      62.38         136.76
---------------------------------------------------------------------------------------------------------------
       *    166.45    133.23     670.80     123.79         134.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
