{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559962151601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559962151605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  7 23:49:11 2019 " "Processing started: Fri Jun  7 23:49:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559962151605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962151605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962151605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559962151924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559962151924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/barrier.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/barrier.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrier " "Found entity 1: barrier" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962175011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/memorySprites.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/memorySprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorySprites " "Found entity 1: memorySprites" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962175015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/moduloSram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/moduloSram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962175017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/SVGAGrafico/SVGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 SVGA_sync " "Found entity 1: SVGA_sync" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962175020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175020 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "top.v(61) " "Verilog HDL syntax warning at top.v(61): extra block comment delimiter characters /* within block comment" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 61 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1559962175022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/top.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962175023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559962175185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable top.v(191) " "Verilog HDL or VHDL warning at top.v(191): object \"enable\" assigned a value but never read" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559962175191 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 top.v(167) " "Verilog HDL assignment warning at top.v(167): truncated value with size 32 to match size of target (12)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559962175191 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.v(176) " "Verilog HDL assignment warning at top.v(176): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559962175191 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.v(178) " "Verilog HDL assignment warning at top.v(178): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559962175191 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 top.v(136) " "Verilog HDL assignment warning at top.v(136): truncated value with size 32 to match size of target (12)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559962175191 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.v(145) " "Verilog HDL assignment warning at top.v(145): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559962175191 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.v(147) " "Verilog HDL assignment warning at top.v(147): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559962175191 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVGA_sync SVGA_sync:SVGA " "Elaborating entity \"SVGA_sync\" for hierarchy \"SVGA_sync:SVGA\"" {  } { { "Modulos/top.v" "SVGA" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962175193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SVGA_sync.v(59) " "Verilog HDL assignment warning at SVGA_sync.v(59): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559962175194 "|top|SVGA_sync:SVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SVGA_sync.v(80) " "Verilog HDL assignment warning at SVGA_sync.v(80): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559962175194 "|top|SVGA_sync:SVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySprites memorySprites:memorySprites_inst " "Elaborating entity \"memorySprites\" for hierarchy \"memorySprites:memorySprites_inst\"" {  } { { "Modulos/top.v" "memorySprites_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962175197 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element1_palette memorySprites.v(10) " "Verilog HDL warning at memorySprites.v(10): object element1_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559962175202 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element2_palette memorySprites.v(11) " "Verilog HDL warning at memorySprites.v(11): object element2_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element3_palette memorySprites.v(12) " "Verilog HDL warning at memorySprites.v(12): object element3_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "256 0 63 memorySprites.v(50) " "Verilog HDL warning at memorySprites.v(50): number of words (256) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 50 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk memorySprites.v(87) " "Verilog HDL Always Construct warning at memorySprites.v(87): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable1 memorySprites.v(88) " "Verilog HDL Always Construct warning at memorySprites.v(88): variable \"read_enable1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable2 memorySprites.v(89) " "Verilog HDL Always Construct warning at memorySprites.v(89): variable \"read_enable2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable3 memorySprites.v(90) " "Verilog HDL Always Construct warning at memorySprites.v(90): variable \"read_enable3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable4 memorySprites.v(91) " "Verilog HDL Always Construct warning at memorySprites.v(91): variable \"read_enable4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "element memorySprites.v(95) " "Verilog HDL Always Construct warning at memorySprites.v(95): variable \"element\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(99) " "Verilog HDL Always Construct warning at memorySprites.v(99): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(104) " "Verilog HDL Always Construct warning at memorySprites.v(104): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(109) " "Verilog HDL Always Construct warning at memorySprites.v(109): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(114) " "Verilog HDL Always Construct warning at memorySprites.v(114): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(119) " "Verilog HDL Always Construct warning at memorySprites.v(119): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175203 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memorySprites.v(95) " "Verilog HDL Case Statement warning at memorySprites.v(95): incomplete case statement has no default case item" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable1 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable1\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable2 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable2\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable3 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable3\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable4 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable4\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable5 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable5\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address5 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address5\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address4 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address4\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address3 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address3\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address2 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address2\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address1 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address1\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour1 memorySprites.v(127) " "Verilog HDL Always Construct warning at memorySprites.v(127): variable \"colour1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour2 memorySprites.v(128) " "Verilog HDL Always Construct warning at memorySprites.v(128): variable \"colour2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour3 memorySprites.v(129) " "Verilog HDL Always Construct warning at memorySprites.v(129): variable \"colour3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175204 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour4 memorySprites.v(130) " "Verilog HDL Always Construct warning at memorySprites.v(130): variable \"colour4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175205 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour5 memorySprites.v(131) " "Verilog HDL Always Construct warning at memorySprites.v(131): variable \"colour5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559962175205 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout memorySprites.v(125) " "Verilog HDL Always Construct warning at memorySprites.v(125): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559962175205 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.data_a 0 memorySprites.v(13) " "Net \"element4_palette.data_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559962175205 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.waddr_a 0 memorySprites.v(13) " "Net \"element4_palette.waddr_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559962175205 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.data_a 0 memorySprites.v(14) " "Net \"element5_palette.data_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559962175205 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.waddr_a 0 memorySprites.v(14) " "Net \"element5_palette.waddr_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559962175205 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.we_a 0 memorySprites.v(13) " "Net \"element4_palette.we_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559962175205 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.we_a 0 memorySprites.v(14) " "Net \"element5_palette.we_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] memorySprites.v(125) " "Inferred latch for \"dataout\[0\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] memorySprites.v(125) " "Inferred latch for \"dataout\[1\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] memorySprites.v(125) " "Inferred latch for \"dataout\[2\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] memorySprites.v(125) " "Inferred latch for \"dataout\[3\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] memorySprites.v(125) " "Inferred latch for \"dataout\[4\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] memorySprites.v(125) " "Inferred latch for \"dataout\[5\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] memorySprites.v(125) " "Inferred latch for \"dataout\[6\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] memorySprites.v(125) " "Inferred latch for \"dataout\[7\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[8\] memorySprites.v(125) " "Inferred latch for \"dataout\[8\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[9\] memorySprites.v(125) " "Inferred latch for \"dataout\[9\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175206 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[10\] memorySprites.v(125) " "Inferred latch for \"dataout\[10\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[11\] memorySprites.v(125) " "Inferred latch for \"dataout\[11\]\" at memorySprites.v(125)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[0\] memorySprites.v(84) " "Inferred latch for \"address1\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[1\] memorySprites.v(84) " "Inferred latch for \"address1\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[2\] memorySprites.v(84) " "Inferred latch for \"address1\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[3\] memorySprites.v(84) " "Inferred latch for \"address1\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[4\] memorySprites.v(84) " "Inferred latch for \"address1\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[5\] memorySprites.v(84) " "Inferred latch for \"address1\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[6\] memorySprites.v(84) " "Inferred latch for \"address1\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[7\] memorySprites.v(84) " "Inferred latch for \"address1\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[8\] memorySprites.v(84) " "Inferred latch for \"address1\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[9\] memorySprites.v(84) " "Inferred latch for \"address1\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[0\] memorySprites.v(84) " "Inferred latch for \"address2\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[1\] memorySprites.v(84) " "Inferred latch for \"address2\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[2\] memorySprites.v(84) " "Inferred latch for \"address2\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[3\] memorySprites.v(84) " "Inferred latch for \"address2\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[4\] memorySprites.v(84) " "Inferred latch for \"address2\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[5\] memorySprites.v(84) " "Inferred latch for \"address2\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[6\] memorySprites.v(84) " "Inferred latch for \"address2\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[7\] memorySprites.v(84) " "Inferred latch for \"address2\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[8\] memorySprites.v(84) " "Inferred latch for \"address2\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[9\] memorySprites.v(84) " "Inferred latch for \"address2\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[0\] memorySprites.v(84) " "Inferred latch for \"address3\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[1\] memorySprites.v(84) " "Inferred latch for \"address3\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[2\] memorySprites.v(84) " "Inferred latch for \"address3\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[3\] memorySprites.v(84) " "Inferred latch for \"address3\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175207 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[4\] memorySprites.v(84) " "Inferred latch for \"address3\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[5\] memorySprites.v(84) " "Inferred latch for \"address3\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[6\] memorySprites.v(84) " "Inferred latch for \"address3\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[7\] memorySprites.v(84) " "Inferred latch for \"address3\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[8\] memorySprites.v(84) " "Inferred latch for \"address3\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[9\] memorySprites.v(84) " "Inferred latch for \"address3\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[0\] memorySprites.v(84) " "Inferred latch for \"address4\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[1\] memorySprites.v(84) " "Inferred latch for \"address4\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[2\] memorySprites.v(84) " "Inferred latch for \"address4\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[3\] memorySprites.v(84) " "Inferred latch for \"address4\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[4\] memorySprites.v(84) " "Inferred latch for \"address4\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[5\] memorySprites.v(84) " "Inferred latch for \"address4\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[6\] memorySprites.v(84) " "Inferred latch for \"address4\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[7\] memorySprites.v(84) " "Inferred latch for \"address4\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[8\] memorySprites.v(84) " "Inferred latch for \"address4\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[9\] memorySprites.v(84) " "Inferred latch for \"address4\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[0\] memorySprites.v(84) " "Inferred latch for \"address5\[0\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[1\] memorySprites.v(84) " "Inferred latch for \"address5\[1\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[2\] memorySprites.v(84) " "Inferred latch for \"address5\[2\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[3\] memorySprites.v(84) " "Inferred latch for \"address5\[3\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[4\] memorySprites.v(84) " "Inferred latch for \"address5\[4\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[5\] memorySprites.v(84) " "Inferred latch for \"address5\[5\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[6\] memorySprites.v(84) " "Inferred latch for \"address5\[6\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[7\] memorySprites.v(84) " "Inferred latch for \"address5\[7\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[8\] memorySprites.v(84) " "Inferred latch for \"address5\[8\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[9\] memorySprites.v(84) " "Inferred latch for \"address5\[9\]\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable5 memorySprites.v(84) " "Inferred latch for \"read_enable5\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175208 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable4 memorySprites.v(84) " "Inferred latch for \"read_enable4\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175209 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable3 memorySprites.v(84) " "Inferred latch for \"read_enable3\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175209 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable2 memorySprites.v(84) " "Inferred latch for \"read_enable2\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175209 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable1 memorySprites.v(84) " "Inferred latch for \"read_enable1\" at memorySprites.v(84)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175209 "|top|memorySprites:memorySprites_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element1 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element1\"" {  } { { "Modulos/memorySprites.v" "element1" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962175210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element3 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element3\"" {  } { { "Modulos/memorySprites.v" "element3" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962175214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element4 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element4\"" {  } { { "Modulos/memorySprites.v" "element4" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962175218 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPGA/sprites\{>DPR6@3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/sprites\{>DPR6@3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962175264 "|top|memorySprites:memorySprites_inst|sram:element4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element5 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element5\"" {  } { { "Modulos/memorySprites.v" "element5" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962176206 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/DocumenQCV-3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/DocumenQCV-3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962176210 "|top|memorySprites:memorySprites_inst|sram:element5"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0 " "Inferred dual-clock RAM node \"memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1559962176812 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memorySprites:memorySprites_inst\|sram:element4\|memory_array_rtl_0 " "Inferred dual-clock RAM node \"memorySprites:memorySprites_inst\|sram:element4\|memory_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1559962176813 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memorySprites:memorySprites_inst\|element5_palette " "RAM logic \"memorySprites:memorySprites_inst\|element5_palette\" is uninferred due to inappropriate RAM size" {  } { { "Modulos/memorySprites.v" "element5_palette" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1559962176814 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memorySprites:memorySprites_inst\|element4_palette " "RAM logic \"memorySprites:memorySprites_inst\|element4_palette\" is uninferred due to inappropriate RAM size" {  } { { "Modulos/memorySprites.v" "element4_palette" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1559962176814 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1559962176814 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif " "Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySprites:memorySprites_inst\|sram:element4\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySprites:memorySprites_inst\|sram:element4\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10000 " "Parameter NUMWORDS_A set to 10000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10000 " "Parameter NUMWORDS_B set to 10000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif " "Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559962176989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559962176989 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559962176989 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Modulos/top.v" "Mult0" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962176993 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559962176993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559962177150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pmi1 " "Found entity 1: altsyncram_pmi1" {  } { { "db/altsyncram_pmi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_pmi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962177240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962177240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10000 " "Parameter \"NUMWORDS_A\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10000 " "Parameter \"NUMWORDS_B\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif " "Parameter \"INIT_FILE\" = \"db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177266 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559962177266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqi1 " "Found entity 1: altsyncram_rqi1" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962177358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962177358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962177433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962177433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962177510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962177510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559962177544 ""}  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559962177544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962177675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962177675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559962177758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962177758 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 167 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962177770 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a6 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a7 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a8 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a9 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a10 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a11 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a12 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a13 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a14 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a15 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_pmi1:auto_generated\|ram_block1a6 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_pmi1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_pmi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_pmi1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 205 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_pmi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_pmi1:auto_generated\|ram_block1a7 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_pmi1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_pmi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_pmi1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 205 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962177843 "|top|memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_pmi1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559962177843 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559962177843 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559962178249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|dataout\[9\] " "Latch memorySprites:memorySprites_inst\|dataout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memorySprites:memorySprites_inst\|read_enable4 " "Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst\|read_enable4" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559962178267 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559962178267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|dataout\[10\] " "Latch memorySprites:memorySprites_inst\|dataout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memorySprites:memorySprites_inst\|read_enable4 " "Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst\|read_enable4" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559962178267 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559962178267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|dataout\[5\] " "Latch memorySprites:memorySprites_inst\|dataout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memorySprites:memorySprites_inst\|read_enable4 " "Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst\|read_enable4" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559962178267 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559962178267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|dataout\[6\] " "Latch memorySprites:memorySprites_inst\|dataout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memorySprites:memorySprites_inst\|read_enable4 " "Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst\|read_enable4" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559962178267 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559962178267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|dataout\[7\] " "Latch memorySprites:memorySprites_inst\|dataout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memorySprites:memorySprites_inst\|read_enable4 " "Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst\|read_enable4" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559962178267 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559962178267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|dataout\[1\] " "Latch memorySprites:memorySprites_inst\|dataout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memorySprites:memorySprites_inst\|read_enable4 " "Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst\|read_enable4" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559962178268 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559962178268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|read_enable4 " "Latch memorySprites:memorySprites_inst\|read_enable4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA element\[0\] " "Ports D and ENA on the latch are fed by the same signal element\[0\]" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559962178268 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559962178268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|read_enable5 " "Latch memorySprites:memorySprites_inst\|read_enable5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA element\[0\] " "Ports D and ENA on the latch are fed by the same signal element\[0\]" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559962178268 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559962178268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559962178431 "|top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559962178431 "|top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559962178431 "|top|VGA_B[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559962178431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559962178621 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 191 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 201 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962179593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559962179813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559962179813 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sprite " "No output dependent on input pin \"sprite\"" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559962179905 "|top|sprite"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559962179905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559962179906 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559962179906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Implemented 213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559962179906 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559962179906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559962179906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559962179926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  7 23:49:39 2019 " "Processing ended: Fri Jun  7 23:49:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559962179926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559962179926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559962179926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559962179926 ""}
