[
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167468",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167468",
        "articleTitle": "3D-DyCAC: Dynamic numerical-based mechanism for reducing crosstalk faults in 3D ICs",
        "volume": null,
        "issue": null,
        "startPage": "87",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37085632247,
                "preferredName": "Zahra Shirmohammadi",
                "firstName": "Zahra",
                "lastName": "Shirmohammadi"
            },
            {
                "id": 37086267708,
                "preferredName": "Hadi Zamani Sabzi",
                "firstName": "Hadi Zamani",
                "lastName": "Sabzi"
            },
            {
                "id": 37298481500,
                "preferredName": "Seyed Ghassem Miremadi",
                "firstName": "Seyed Ghassem",
                "lastName": "Miremadi"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167462",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167462",
        "articleTitle": "Automated test generation for post silicon microcontroller validation",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086265037,
                "preferredName": "Pankaj Moharikar",
                "firstName": "Pankaj",
                "lastName": "Moharikar"
            },
            {
                "id": 37085998020,
                "preferredName": "Jayakrishna Guddeti",
                "firstName": "Jayakrishna",
                "lastName": "Guddeti"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167470",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167470",
        "articleTitle": "On generation of properties from specification",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "98",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086275753,
                "preferredName": "Keerthikumara Devarajegowda",
                "firstName": "Keerthikumara",
                "lastName": "Devarajegowda"
            },
            {
                "id": 37280032700,
                "preferredName": "Wolfgang Ecker",
                "firstName": "Wolfgang",
                "lastName": "Ecker"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167469",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167469",
        "articleTitle": "An approach to approximate computing: Logic transformations for one-minterm changes in specification",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37290434300,
                "preferredName": "Masahiro Fujita",
                "firstName": "Masahiro",
                "lastName": "Fujita"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167458",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167458",
        "articleTitle": "A novel SAT-based ATPG approach for transition delay faults",
        "volume": null,
        "issue": null,
        "startPage": "17",
        "endPage": "22",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086294775,
                "preferredName": "Farzaneh Zokaee",
                "firstName": "Farzaneh",
                "lastName": "Zokaee"
            },
            {
                "id": 37085358943,
                "preferredName": "Hossein Sabaghian-Bidgoli",
                "firstName": "Hossein",
                "lastName": "Sabaghian-Bidgoli"
            },
            {
                "id": 37085397940,
                "preferredName": "Vahid Janfaza",
                "firstName": "Vahid",
                "lastName": "Janfaza"
            },
            {
                "id": 37085386197,
                "preferredName": "Payman Behnam",
                "firstName": "Payman",
                "lastName": "Behnam"
            },
            {
                "id": 37268302500,
                "preferredName": "Zainalabedin Navabi",
                "firstName": "Zainalabedin",
                "lastName": "Navabi"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167467",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167467",
        "articleTitle": "Design and implementation of FPGA-based muscle conduction velocity tracker in dynamic contractions during the gait",
        "volume": null,
        "issue": null,
        "startPage": "82",
        "endPage": "86",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37352078500,
                "preferredName": "D. De Venuto",
                "firstName": "D.",
                "lastName": "De Venuto"
            },
            {
                "id": 37085891546,
                "preferredName": "G. Mezzina",
                "firstName": "G.",
                "lastName": "Mezzina"
            },
            {
                "id": 37086081142,
                "preferredName": "V. L. Gallo",
                "firstName": "V. L.",
                "lastName": "Gallo"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167461",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167461",
        "articleTitle": "Designing cyber-physical systems from natural language descriptions",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086335060,
                "preferredName": "Sophia Balkovski",
                "firstName": "Sophia",
                "lastName": "Balkovski"
            },
            {
                "id": 37295535200,
                "preferredName": "Ian G. Harris",
                "firstName": "Ian G.",
                "lastName": "Harris"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167463",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167463",
        "articleTitle": "Repair techniques for aged TSVs in 3D integrated circuits",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086052283,
                "preferredName": "Siroos Madani",
                "firstName": "Siroos",
                "lastName": "Madani"
            },
            {
                "id": 37086056735,
                "preferredName": "Kasem Khalil",
                "firstName": "Kasem",
                "lastName": "Khalil"
            },
            {
                "id": 37086333874,
                "preferredName": "Bappaditya Dey",
                "firstName": "Bappaditya",
                "lastName": "Dey"
            },
            {
                "id": 37086332132,
                "preferredName": "Devante Bonton",
                "firstName": "Devante",
                "lastName": "Bonton"
            },
            {
                "id": 37273386500,
                "preferredName": "Magdy Bayoumi",
                "firstName": "Magdy",
                "lastName": "Bayoumi"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167465",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167465",
        "articleTitle": "Exploiting sub-graph isomorphism and probabilistic neural networks for the detection of hardware Trojans at RTL",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "73",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086157561,
                "preferredName": "Florenc Demrozi",
                "firstName": "Florenc",
                "lastName": "Demrozi"
            },
            {
                "id": 37086319589,
                "preferredName": "Riccardo Zucchelli",
                "firstName": "Riccardo",
                "lastName": "Zucchelli"
            },
            {
                "id": 37273819800,
                "preferredName": "Graziano Pravadelli",
                "firstName": "Graziano",
                "lastName": "Pravadelli"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167464",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167464",
        "articleTitle": "RTL level trace signal selection and coverage estimation during post-silicon validation",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086014207,
                "preferredName": "Binod Kumar",
                "firstName": "Binod",
                "lastName": "Kumar"
            },
            {
                "id": 37856472700,
                "preferredName": "Kanad Basu",
                "firstName": "Kanad",
                "lastName": "Basu"
            },
            {
                "id": 37290434300,
                "preferredName": "Masahiro Fujita",
                "firstName": "Masahiro",
                "lastName": "Fujita"
            },
            {
                "id": 37404014500,
                "preferredName": "Virendra Singh",
                "firstName": "Virendra",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167460",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167460",
        "articleTitle": "HES machine: Harmonic equivalent state machine modeling for cyber-physical systems",
        "volume": null,
        "issue": null,
        "startPage": "31",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086306756,
                "preferredName": "Maral Amir",
                "firstName": "Maral",
                "lastName": "Amir"
            },
            {
                "id": 37299293000,
                "preferredName": "Tony Givargis",
                "firstName": "Tony",
                "lastName": "Givargis"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167459",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167459",
        "articleTitle": "Validation of HMI applications for industrial smart display",
        "volume": null,
        "issue": null,
        "startPage": "23",
        "endPage": "30",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37706746900,
                "preferredName": "Michele Lora",
                "firstName": "Michele",
                "lastName": "Lora"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167466",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167466",
        "articleTitle": "Thread- and data-level parallel simulation in SystemC, a Bitcoin miner case study",
        "volume": null,
        "issue": null,
        "startPage": "74",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086268865,
                "preferredName": "Zhongqi Cheng",
                "firstName": "Zhongqi",
                "lastName": "Cheng"
            },
            {
                "id": 37085503828,
                "preferredName": "Tim Schmidt",
                "firstName": "Tim",
                "lastName": "Schmidt"
            },
            {
                "id": 37085425076,
                "preferredName": "Guantao Liu",
                "firstName": "Guantao",
                "lastName": "Liu"
            },
            {
                "id": 37087388369,
                "preferredName": "Rainer Doomer",
                "firstName": "Rainer",
                "lastName": "Doomer"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167457",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167457",
        "articleTitle": "Reachability analysis in RTL circuits using k-induction bounded model checking",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "16",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086294374,
                "preferredName": "Tonmoy Roy",
                "firstName": "Tonmoy",
                "lastName": "Roy"
            },
            {
                "id": 37292053300,
                "preferredName": "Michael Hsiao",
                "firstName": "Michael",
                "lastName": "Hsiao"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167456",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167456",
        "articleTitle": "A randomized algorithm for constructing cross-feature tests from single feature tests",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37086333159,
                "preferredName": "Guy Barash",
                "firstName": "Guy",
                "lastName": "Barash"
            },
            {
                "id": 37281768400,
                "preferredName": "Eitan Farchi",
                "firstName": "Eitan",
                "lastName": "Farchi"
            }
        ]
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167452",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167452",
        "articleTitle": "Organizing committee",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167451",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167451",
        "articleTitle": "Welcome message",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167454",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167454",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167453",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167453",
        "articleTitle": "Table of contents",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    },
    {
        "publicationNumber": "8119415",
        "doi": "10.1109/HLDVT.2017.8167455",
        "publicationYear": "2017",
        "publicationDate": "5-6 Oct. 2017",
        "articleNumber": "8167455",
        "articleTitle": "[Copyright notice]",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    }
]