// Seed: 4009984511
module module_0;
  always @(*) begin : LABEL_0
    id_1 <= 1;
  end
  wire id_2, id_3;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output supply0 id_2
);
  module_0 modCall_1 ();
  `define pp_4 0
  wire id_5 = id_5;
  wire id_6, id_7;
endmodule
module module_2 (
    output wand  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output logic id_5,
    input  wor   id_6,
    output wire  id_7
);
  uwire id_9 = id_6;
  assign id_5 = 1;
  always force id_1 = 1;
  uwire id_10 = 1'b0, id_11;
  module_0 modCall_1 ();
  always @(posedge 1'b0 or posedge 1 - 1'b0) begin : LABEL_0
    if (id_6 && id_9) id_5 <= 1;
  end
endmodule
