Analysis & Synthesis report for single_cycle
Sun Apr 05 22:50:22 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|ALU:inst5
 10. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9
 11. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux1
 12. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux2
 13. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_0
 14. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_1
 15. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_2
 16. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_3
 17. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_4
 18. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_5
 19. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_6
 20. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_7
 21. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_8
 22. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_9
 23. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_10
 24. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_11
 25. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_12
 26. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_13
 27. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_14
 28. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_15
 29. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_wen:PC
 30. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|MUX2to1:PCMUX
 31. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|MUX4to1:inst15
 32. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|MUX2to1:inst13
 33. Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|MUX2to1:inst11
 34. Parameter Settings for User Entity Instance: CONDITION_LOGIC:inst1|register_wen:Flags_NZ_reg
 35. Parameter Settings for User Entity Instance: CONDITION_LOGIC:inst1|register_wen:Flags_CV_reg
 36. Port Connectivity Checks: "CONDITION_LOGIC:inst1|register_wen:Flags_CV_reg"
 37. Port Connectivity Checks: "CONDITION_LOGIC:inst1|register_wen:Flags_NZ_reg"
 38. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_15"
 39. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_14"
 40. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_13"
 41. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_12"
 42. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_11"
 43. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_10"
 44. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_9"
 45. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_8"
 46. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_7"
 47. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_6"
 48. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_5"
 49. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_4"
 50. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_3"
 51. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_2"
 52. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_1"
 53. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_0"
 54. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux2"
 55. Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux1"
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 05 22:50:22 2020      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; single_cycle                               ;
; Top-level Entity Name              ; Single_Cycle_CPU                           ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 1                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Single_Cycle_CPU   ; single_cycle       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; DECODER4_16.v                    ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/DECODER4_16.v             ;         ;
; MUX16to1.v                       ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v                ;         ;
; register_file.v                  ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/register_file.v           ;         ;
; INSTRUCTION_MEMORY.v             ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/INSTRUCTION_MEMORY.v      ;         ;
; DATA_MEMORY.v                    ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/DATA_MEMORY.v             ;         ;
; ADDER_FOUR.v                     ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ADDER_FOUR.v              ;         ;
; EXTEND.v                         ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v                  ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU.v                     ;         ;
; MUX2to1.v                        ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX2to1.v                 ;         ;
; register_wen.v                   ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/register_wen.v            ;         ;
; Single_Cycle_Datapath.bdf        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf ;         ;
; SHIFTER.v                        ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/SHIFTER.v                 ;         ;
; MAIN_DECODER.v                   ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v            ;         ;
; ALU_DECODER.v                    ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v             ;         ;
; CONDITION_LOGIC.v                ; yes             ; User Verilog HDL File              ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/CONDITION_LOGIC.v         ;         ;
; Single_Cycle_CPU.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_CPU.bdf      ;         ;
; mux4to1.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/mux4to1.v                 ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |Single_Cycle_CPU          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |Single_Cycle_CPU   ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|ALU:inst5 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_5 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_6 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_7 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_8 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_9 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_10 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_11 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_12 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_14 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_15 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|register_wen:PC ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|MUX2to1:PCMUX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|MUX4to1:inst15 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|MUX2to1:inst13 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Single_Cycle_Datapath:inst4|MUX2to1:inst11 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONDITION_LOGIC:inst1|register_wen:Flags_NZ_reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONDITION_LOGIC:inst1|register_wen:Flags_CV_reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONDITION_LOGIC:inst1|register_wen:Flags_CV_reg"                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; reg_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONDITION_LOGIC:inst1|register_wen:Flags_NZ_reg"                                                                                                                                         ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; reg_out[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_15"                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_14"                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_13"                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_12"                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_11"                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_10"                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_9"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_8"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_7"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_6"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_5"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_4"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_3"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_2"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_1"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_0"                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reg_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "reg_out[31..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux2"                                                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                             ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; mux_in_0  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_0[31..1]" will be connected to GND.  ;
; mux_in_1  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_1[31..1]" will be connected to GND.  ;
; mux_in_2  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_2[31..1]" will be connected to GND.  ;
; mux_in_3  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_3[31..1]" will be connected to GND.  ;
; mux_in_4  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_4[31..1]" will be connected to GND.  ;
; mux_in_5  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_5[31..1]" will be connected to GND.  ;
; mux_in_6  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_6[31..1]" will be connected to GND.  ;
; mux_in_7  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_7[31..1]" will be connected to GND.  ;
; mux_in_8  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_8[31..1]" will be connected to GND.  ;
; mux_in_9  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_9[31..1]" will be connected to GND.  ;
; mux_in_10 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_10[31..1]" will be connected to GND. ;
; mux_in_11 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_11[31..1]" will be connected to GND. ;
; mux_in_12 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_12[31..1]" will be connected to GND. ;
; mux_in_13 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_13[31..1]" will be connected to GND. ;
; mux_in_14 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_14[31..1]" will be connected to GND. ;
; mux_in_15 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_15[31..1]" will be connected to GND. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux1"                                                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                             ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; mux_in_0  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_0[31..1]" will be connected to GND.  ;
; mux_in_1  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_1[31..1]" will be connected to GND.  ;
; mux_in_2  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_2[31..1]" will be connected to GND.  ;
; mux_in_3  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_3[31..1]" will be connected to GND.  ;
; mux_in_4  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_4[31..1]" will be connected to GND.  ;
; mux_in_5  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_5[31..1]" will be connected to GND.  ;
; mux_in_6  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_6[31..1]" will be connected to GND.  ;
; mux_in_7  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_7[31..1]" will be connected to GND.  ;
; mux_in_8  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_8[31..1]" will be connected to GND.  ;
; mux_in_9  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_9[31..1]" will be connected to GND.  ;
; mux_in_10 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_10[31..1]" will be connected to GND. ;
; mux_in_11 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_11[31..1]" will be connected to GND. ;
; mux_in_12 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_12[31..1]" will be connected to GND. ;
; mux_in_13 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_13[31..1]" will be connected to GND. ;
; mux_in_14 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_14[31..1]" will be connected to GND. ;
; mux_in_15 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_in_15[31..1]" will be connected to GND. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Apr 05 22:50:18 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file decoder4_16.v
    Info (12023): Found entity 1: DECODER4_16
Info (12021): Found 1 design units, including 1 entities, in source file mux16to1.v
    Info (12023): Found entity 1: MUX16to1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: INSTRUCTION_MEMORY
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: DATA_MEMORY
Info (12021): Found 1 design units, including 1 entities, in source file adder_four.v
    Info (12023): Found entity 1: ADDER_FOUR
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: EXTEND
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: MUX2to1
Info (12021): Found 1 design units, including 1 entities, in source file register_wen.v
    Info (12023): Found entity 1: register_wen
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_datapath.bdf
    Info (12023): Found entity 1: Single_Cycle_Datapath
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: SHIFTER
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.v
    Info (12023): Found entity 1: MAIN_DECODER
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.v
    Info (12023): Found entity 1: ALU_DECODER
Info (12021): Found 1 design units, including 1 entities, in source file condition_logic.v
    Info (12023): Found entity 1: CONDITION_LOGIC
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf
    Info (12023): Found entity 1: Single_Cycle_CPU
Info (12127): Elaborating entity "Single_Cycle_CPU" for the top level hierarchy
Info (12128): Elaborating entity "ALU_DECODER" for hierarchy "ALU_DECODER:inst"
Warning (10240): Verilog HDL Always Construct warning at ALU_DECODER.v(10): inferring latch(es) for variable "ALU_Ctrl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU_DECODER.v(10): inferring latch(es) for variable "No_Write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU_DECODER.v(10): inferring latch(es) for variable "Flag_Write", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Flag_Write[0]" at ALU_DECODER.v(22)
Info (10041): Inferred latch for "Flag_Write[1]" at ALU_DECODER.v(22)
Info (10041): Inferred latch for "No_Write" at ALU_DECODER.v(22)
Info (10041): Inferred latch for "ALU_Ctrl[0]" at ALU_DECODER.v(22)
Info (10041): Inferred latch for "ALU_Ctrl[1]" at ALU_DECODER.v(22)
Info (10041): Inferred latch for "ALU_Ctrl[2]" at ALU_DECODER.v(22)
Info (12128): Elaborating entity "MAIN_DECODER" for hierarchy "MAIN_DECODER:inst2"
Warning (10240): Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable "Result_Src", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable "Mem_Write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable "ALU_Src", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable "Reg_Write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable "Reg_Src", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable "ALU_Op", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable "Shift_Dir", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Shift_Dir" at MAIN_DECODER.v(52)
Info (10041): Inferred latch for "ALU_Op" at MAIN_DECODER.v(52)
Info (10041): Inferred latch for "Reg_Src" at MAIN_DECODER.v(52)
Info (10041): Inferred latch for "Reg_Write" at MAIN_DECODER.v(52)
Info (10041): Inferred latch for "ALU_Src" at MAIN_DECODER.v(52)
Info (10041): Inferred latch for "Mem_Write" at MAIN_DECODER.v(52)
Info (10041): Inferred latch for "Result_Src[0]" at MAIN_DECODER.v(52)
Info (10041): Inferred latch for "Result_Src[1]" at MAIN_DECODER.v(52)
Info (12128): Elaborating entity "Single_Cycle_Datapath" for hierarchy "Single_Cycle_Datapath:inst4"
Info (12128): Elaborating entity "ALU" for hierarchy "Single_Cycle_Datapath:inst4|ALU:inst5"
Info (12128): Elaborating entity "register_file" for hierarchy "Single_Cycle_Datapath:inst4|register_file:inst9"
Info (12128): Elaborating entity "MUX16to1" for hierarchy "Single_Cycle_Datapath:inst4|register_file:inst9|MUX16to1:mux1"
Info (12128): Elaborating entity "register_wen" for hierarchy "Single_Cycle_Datapath:inst4|register_file:inst9|register_wen:register_0"
Info (12128): Elaborating entity "DECODER4_16" for hierarchy "Single_Cycle_Datapath:inst4|register_file:inst9|DECODER4_16:dec"
Info (12128): Elaborating entity "INSTRUCTION_MEMORY" for hierarchy "Single_Cycle_Datapath:inst4|INSTRUCTION_MEMORY:inst1"
Info (12128): Elaborating entity "MUX2to1" for hierarchy "Single_Cycle_Datapath:inst4|MUX2to1:PCMUX"
Info (12128): Elaborating entity "ADDER_FOUR" for hierarchy "Single_Cycle_Datapath:inst4|ADDER_FOUR:inst2"
Warning (12125): Using design file mux4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX4to1
Info (12128): Elaborating entity "MUX4to1" for hierarchy "Single_Cycle_Datapath:inst4|MUX4to1:inst15"
Info (12128): Elaborating entity "DATA_MEMORY" for hierarchy "Single_Cycle_Datapath:inst4|DATA_MEMORY:inst6"
Info (12128): Elaborating entity "SHIFTER" for hierarchy "Single_Cycle_Datapath:inst4|SHIFTER:inst14"
Warning (10235): Verilog HDL Always Construct warning at SHIFTER.v(10): variable "shift_direction" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SHIFTER.v(11): variable "shift_amount" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SHIFTER.v(13): variable "shift_amount" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "EXTEND" for hierarchy "Single_Cycle_Datapath:inst4|EXTEND:inst7"
Warning (10270): Verilog HDL Case Statement warning at EXTEND.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at EXTEND.v(9): inferring latch(es) for variable "ext_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ext_out[0]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[1]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[2]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[3]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[4]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[5]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[6]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[7]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[8]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[9]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[10]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[11]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[12]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[13]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[14]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[15]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[16]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[17]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[18]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[19]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[20]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[21]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[22]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[23]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[24]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[25]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[26]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[27]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[28]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[29]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[30]" at EXTEND.v(9)
Info (10041): Inferred latch for "ext_out[31]" at EXTEND.v(9)
Info (12128): Elaborating entity "MUX2to1" for hierarchy "Single_Cycle_Datapath:inst4|MUX2to1:inst13"
Info (12128): Elaborating entity "CONDITION_LOGIC" for hierarchy "CONDITION_LOGIC:inst1"
Info (12128): Elaborating entity "register_wen" for hierarchy "CONDITION_LOGIC:inst1|register_wen:Flags_NZ_reg"
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/output_files/single_cycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Sun Apr 05 22:50:22 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/output_files/single_cycle.map.smsg.


