

================================================================
== Synthesis Summary Report of 'kernel_2mm'
================================================================
+ General Information: 
    * Date:           Wed Apr  5 23:01:32 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        kernel_2mm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |           |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |    LUT    | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+
    |+ kernel_2mm                                            |     -|  0.22|     1012|  5.060e+03|         -|     1013|     -|        no|     -|  42 (11%)|  1308 (~0%)|  2203 (3%)|    -|
    | + kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2    |     -|  0.22|      505|  2.525e+03|         -|      505|     -|        no|     -|   18 (5%)|   542 (~0%)|  1009 (1%)|    -|
    |  o VITIS_LOOP_7_1_VITIS_LOOP_8_2                       |    II|  3.65|      503|  2.515e+03|         9|        5|   100|       yes|     -|         -|           -|          -|    -|
    | + kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5  |     -|  0.22|      504|  2.520e+03|         -|      504|     -|        no|     -|   24 (6%)|   760 (~0%)|  1122 (1%)|    -|
    |  o VITIS_LOOP_15_4_VITIS_LOOP_16_5                     |    II|  3.65|      502|  2.510e+03|         8|        5|   100|       yes|     -|         -|           -|          -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| A_address0   | 7        |
| A_address1   | 7        |
| A_q0         | 32       |
| A_q1         | 32       |
| B_address0   | 7        |
| B_address1   | 7        |
| B_q0         | 32       |
| B_q1         | 32       |
| C_address0   | 7        |
| C_address1   | 7        |
| C_q0         | 32       |
| C_q1         | 32       |
| D_address0   | 7        |
| D_d0         | 32       |
| D_q0         | 32       |
| tmp_address0 | 7        |
| tmp_address1 | 7        |
| tmp_d0       | 32       |
| tmp_q0       | 32       |
| tmp_q1       | 32       |
+--------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| ap_return |         | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | int      |
| beta     | in        | int      |
| tmp      | inout     | int*     |
| A        | in        | int*     |
| B        | in        | int*     |
| C        | in        | int*     |
| D        | inout     | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| alpha    | alpha        | port    |          |
| beta     | beta         | port    |          |
| tmp      | tmp_address0 | port    | offset   |
| tmp      | tmp_ce0      | port    |          |
| tmp      | tmp_we0      | port    |          |
| tmp      | tmp_d0       | port    |          |
| tmp      | tmp_q0       | port    |          |
| tmp      | tmp_address1 | port    | offset   |
| tmp      | tmp_ce1      | port    |          |
| tmp      | tmp_q1       | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_q1         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_q0         | port    |          |
| C        | C_address1   | port    | offset   |
| C        | C_ce1        | port    |          |
| C        | C_q1         | port    |          |
| D        | D_address0   | port    | offset   |
| D        | D_ce0        | port    |          |
| D        | D_we0        | port    |          |
| D        | D_d0         | port    |          |
| D        | D_q0         | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                   | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + kernel_2mm                                           | 42  |        |             |     |        |         |
|  + kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2   | 18  |        |             |     |        |         |
|    add_ln11_10_fu_438_p2                               | -   |        | add_ln11_10 | add | fabric | 0       |
|    add_ln7_9_fu_450_p2                                 | -   |        | add_ln7_9   | add | fabric | 0       |
|    add_ln7_fu_459_p2                                   | -   |        | add_ln7     | add | fabric | 0       |
|    add_ln11_11_fu_499_p2                               | -   |        | add_ln11_11 | add | fabric | 0       |
|    add_ln7_1_fu_598_p2                                 | -   |        | add_ln7_1   | add | fabric | 0       |
|    add_ln7_2_fu_608_p2                                 | -   |        | add_ln7_2   | add | fabric | 0       |
|    add_ln7_3_fu_643_p2                                 | -   |        | add_ln7_3   | add | fabric | 0       |
|    add_ln7_4_fu_560_p2                                 | -   |        | add_ln7_4   | add | fabric | 0       |
|    add_ln7_5_fu_570_p2                                 | -   |        | add_ln7_5   | add | fabric | 0       |
|    add_ln7_6_fu_653_p2                                 | -   |        | add_ln7_6   | add | fabric | 0       |
|    add_ln7_7_fu_688_p2                                 | -   |        | add_ln7_7   | add | fabric | 0       |
|    add_ln7_8_fu_698_p2                                 | -   |        | add_ln7_8   | add | fabric | 0       |
|    add_ln11_12_fu_587_p2                               | -   |        | add_ln11_12 | add | fabric | 0       |
|    add_ln11_13_fu_621_p2                               | -   |        | add_ln11_13 | add | fabric | 0       |
|    add_ln11_14_fu_632_p2                               | -   |        | add_ln11_14 | add | fabric | 0       |
|    add_ln11_15_fu_663_p2                               | -   |        | add_ln11_15 | add | fabric | 0       |
|    add_ln11_16_fu_533_p2                               | -   |        | add_ln11_16 | add | fabric | 0       |
|    add_ln11_17_fu_544_p2                               | -   |        | add_ln11_17 | add | fabric | 0       |
|    add_ln11_18_fu_673_p2                               | -   |        | add_ln11_18 | add | fabric | 0       |
|    add_ln11_19_fu_720_p2                               | -   |        | add_ln11_19 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1                               | 3   |        | mul_ln11    | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5                               | 3   |        | mul_ln11_1  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2                               | 3   |        | mul_ln11_2  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6                               | 3   |        | mul_ln11_3  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                               | 3   |        | mul_ln11_4  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                               | 3   |        | mul_ln11_5  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2                               | 3   |        | mul_ln11_6  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4                               | 3   |        | mul_ln11_7  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                               | 3   |        | mul_ln11_8  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5                               | 3   |        | mul_ln11_9  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                               | 3   |        | mul_ln11_10 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                               | 3   |        | mul_ln11_11 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2                               | 3   |        | mul_ln11_12 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4                               | 3   |        | mul_ln11_13 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2                               | 3   |        | mul_ln11_14 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6                               | 3   |        | mul_ln11_15 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                               | 3   |        | mul_ln11_16 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                               | 3   |        | mul_ln11_17 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2                               | 3   |        | mul_ln11_18 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4                               | 3   |        | mul_ln11_19 | mul | auto   | 0       |
|    add_ln11_fu_785_p2                                  | -   |        | add_ln11    | add | fabric | 0       |
|    add_ln11_4_fu_730_p2                                | -   |        | add_ln11_4  | add | fabric | 0       |
|    add_ln8_fu_736_p2                                   | -   |        | add_ln8     | add | fabric | 0       |
|  + kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5 | 24  |        |             |     |        |         |
|    add_ln19_10_fu_381_p2                               | -   |        | add_ln19_10 | add | fabric | 0       |
|    add_ln15_9_fu_393_p2                                | -   |        | add_ln15_9  | add | fabric | 0       |
|    add_ln15_fu_402_p2                                  | -   |        | add_ln15    | add | fabric | 0       |
|    add_ln19_11_fu_442_p2                               | -   |        | add_ln19_11 | add | fabric | 0       |
|    add_ln15_1_fu_591_p2                                | -   |        | add_ln15_1  | add | fabric | 0       |
|    add_ln15_2_fu_601_p2                                | -   |        | add_ln15_2  | add | fabric | 0       |
|    add_ln15_3_fu_640_p2                                | -   |        | add_ln15_3  | add | fabric | 0       |
|    add_ln15_4_fu_553_p2                                | -   |        | add_ln15_4  | add | fabric | 0       |
|    add_ln15_5_fu_563_p2                                | -   |        | add_ln15_5  | add | fabric | 0       |
|    add_ln15_6_fu_650_p2                                | -   |        | add_ln15_6  | add | fabric | 0       |
|    add_ln15_7_fu_696_p2                                | -   |        | add_ln15_7  | add | fabric | 0       |
|    add_ln15_8_fu_706_p2                                | -   |        | add_ln15_8  | add | fabric | 0       |
|    add_ln19_12_fu_580_p2                               | -   |        | add_ln19_12 | add | fabric | 0       |
|    add_ln19_13_fu_614_p2                               | -   |        | add_ln19_13 | add | fabric | 0       |
|    add_ln19_14_fu_625_p2                               | -   |        | add_ln19_14 | add | fabric | 0       |
|    add_ln19_15_fu_660_p2                               | -   |        | add_ln19_15 | add | fabric | 0       |
|    add_ln19_16_fu_510_p2                               | -   |        | add_ln19_16 | add | fabric | 0       |
|    add_ln19_17_fu_521_p2                               | -   |        | add_ln19_17 | add | fabric | 0       |
|    add_ln19_18_fu_670_p2                               | -   |        | add_ln19_18 | add | fabric | 0       |
|    add_ln19_19_fu_728_p2                               | -   |        | add_ln19_19 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U14                              | 3   |        | x           | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U15                              | 3   |        | mul_ln19    | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U18                              | 3   |        | mul_ln19_1  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U12                              | 3   |        | mul_ln19_2  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U19                              | 3   |        | mul_ln19_3  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U12                              | 3   |        | mul_ln19_4  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U16                              | 3   |        | mul_ln19_5  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U17                              | 3   |        | mul_ln19_6  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U13                              | 3   |        | mul_ln19_7  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U12                              | 3   |        | mul_ln19_8  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U13                              | 3   |        | mul_ln19_9  | mul | auto   | 0       |
|    add_ln19_fu_749_p2                                  | -   |        | add_ln19    | add | fabric | 0       |
|    add_ln19_4_fu_753_p2                                | -   |        | add_ln19_4  | add | fabric | 0       |
|    add_ln16_fu_757_p2                                  | -   |        | add_ln16    | add | fabric | 0       |
+--------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

