Event Name,1 Threads,2 Threads,3 Threads,4 Threads,5 Threads
PAPI_TOT_CYC,0,0,0,0,0
PAPI_TOT_INS,0,0,0,0,0
PAPI_REF_CYC,0,0,0,0,0
perf::PERF_COUNT_HW_CPU_CYCLES,0,0,0,0,0
perf::PERF_COUNT_HW_INSTRUCTIONS,0,0,0,0,0
perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS,0,0,0,0,0
perf::PERF_COUNT_HW_BRANCH_MISSES,0,0,0,0,0
perf::PERF_COUNT_HW_BUS_CYCLES,0,0,0,0,0
perf::PERF_COUNT_HW_REF_CPU_CYCLES,0,0,0,0,0
perf::PERF_COUNT_SW_PAGE_FAULTS,0,0,0,0,0
perf::PERF_COUNT_SW_CONTEXT_SWITCHES,0,0,0,0,0
perf::PERF_COUNT_SW_CPU_MIGRATIONS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_L1D:READ:ACCESS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_L1D:READ:MISS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_L1D:WRITE:ACCESS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_L1I:READ:MISS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_LL:READ:ACCESS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_LL:READ:MISS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_LL:WRITE:ACCESS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_LL:WRITE:MISS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_DTLB:READ:ACCESS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_DTLB:READ:MISS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_DTLB:WRITE:ACCESS,0,0,0,0,0
perf::PERF_COUNT_HW_CACHE_DTLB:WRITE:MISS,0,0,0,0,0
CYCLE_ACTIVITY:CYCLES_L1D_MISS,0,0,0,0,0
CYCLE_ACTIVITY:CYCLES_L2_MISS,0,0,0,0,0
CYCLE_ACTIVITY:CYCLES_L3_MISS,0,0,0,0,0
CYCLE_ACTIVITY:STALLS_L1D_MISS,0,0,0,0,0
CYCLE_ACTIVITY:STALLS_L2_MISS,0,0,0,0,0
CYCLE_ACTIVITY:STALLS_L3_MISS,0,0,0,0,0
RESOURCE_STALLS,0,0,0,0,0
L2_RQSTS:ALL_DEMAND_DATA_RD,0,0,0,0,0
L2_RQSTS:DEMAND_DATA_RD_HIT,0,0,0,0,0
L2_RQSTS:DEMAND_DATA_RD_MISS,0,0,0,0,0
L2_RQSTS:ALL_RFO,0,0,0,0,0
L2_RQSTS:RFO_HIT,0,0,0,0,0
L2_RQSTS:RFO_MISS,0,0,0,0,0
L2_RQSTS:ALL_CODE_RD,0,0,0,0,0
L2_RQSTS:CODE_RD_HIT,0,0,0,0,0
L2_RQSTS:CODE_RD_MISS,0,0,0,0,0
L2_RQSTS:ALL_PF,0,0,0,0,0
L2_RQSTS:PF_HIT,0,0,0,0,0
L2_RQSTS:PF_MISS,0,0,0,0,0
L2_RQSTS:ALL_DEMAND_REFERENCES,0,0,0,0,0
L2_RQSTS:ALL_DEMAND_MISS,0,0,0,0,0
L2_RQSTS:REFERENCES,0,0,0,0,0
L2_RQSTS:MISS,0,0,0,0,0
OFFCORE_RESPONSE_0:DMND_DATA_RD:ANY_RESPONSE,0,0,0,0,0
OFFCORE_RESPONSE_0:DMND_RFO:ANY_RESPONSE,0,0,0,0,0
OFFCORE_RESPONSE_0:DMND_CODE_RD:ANY_RESPONSE,0,0,0,0,0
OFFCORE_RESPONSE_0:PF_L2_DATA_RD:ANY_RESPONSE,0,0,0,0,0
OFFCORE_RESPONSE_0:PF_L2_RFO:ANY_RESPONSE,0,0,0,0,0
OFFCORE_RESPONSE_0:PF_L1D_AND_SW:ANY_RESPONSE,0,0,0,0,0