# AI2RTL Verilog Generator

Converts natural language into synthesizable Verilog using OpenAI.

## How to Run

1. Create a `.env` file:


2. Install dependencies:


3. Run the app:

Description
AI2RTL Generator is a web app that converts plain English functional descriptions into synthesizable Verilog code using OpenAI's GPT-4o model. Built using Streamlit, it enables hardware designers to accelerate digital design workflows by auto-generating RTL modules directly from high-level logic specs.

Key Features
ğŸ§  GPT-4o-powered Verilog generation

ğŸ’¡ Natural language to synthesizable RTL

âš¡ Instant output with Streamlit UI

ğŸ” Secure via .env API key handling

ğŸŒ Deployed on Streamlit Cloud

Technologies
Python Â· Streamlit Â· OpenAI GPT-4o Â· dotenv Â· Verilog
