Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Sep  9 17:40:36 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul15/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  225         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (225)
5. checking no_input_delay (29)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 225 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src27_reg[0]/C
src27_reg[1]/C
src28_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (225)
--------------------------------------------------
 There are 225 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src27_reg[0]/D
src27_reg[1]/D
src28_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  255          inf        0.000                      0                  255           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src15_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.616ns  (logic 4.611ns (47.949%)  route 5.005ns (52.051%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  src15_reg[7]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src15_reg[7]/Q
                         net (fo=5, routed)           1.266     1.627    compressor/chain0_6/lut6_2_inst2/I0
    SLICE_X7Y82                                                       r  compressor/chain0_6/lut6_2_inst2/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.202     1.829 r  compressor/chain0_6/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.829    compressor/chain0_6/lut6_2_inst2_n_1
    SLICE_X7Y82                                                       r  compressor/chain0_6/carry4_inst0/S[2]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.130 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.201     3.331    compressor/chain1_1/lut6_2_inst6/I1
    SLICE_X6Y82                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I1
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.097     3.428 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.428    compressor/chain1_1/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.714 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.714    compressor/chain1_1/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.951 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.833     4.783    compressor/chain2_0/lut6_2_inst23/I1
    SLICE_X1Y83                                                       r  compressor/chain2_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.222     5.005 r  compressor/chain2_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/prop[23]
    SLICE_X1Y83                                                       r  compressor/chain2_0/carry4_inst5/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.304 r  compressor/chain2_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.304    compressor/chain2_0/carryout[23]
    SLICE_X1Y84                                                       r  compressor/chain2_0/carry4_inst6/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.534 r  compressor/chain2_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.706     7.240    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.376     9.616 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.616    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 4.647ns (48.498%)  route 4.934ns (51.502%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  src15_reg[7]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src15_reg[7]/Q
                         net (fo=5, routed)           1.266     1.627    compressor/chain0_6/lut6_2_inst2/I0
    SLICE_X7Y82                                                       r  compressor/chain0_6/lut6_2_inst2/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.202     1.829 r  compressor/chain0_6/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.829    compressor/chain0_6/lut6_2_inst2_n_1
    SLICE_X7Y82                                                       r  compressor/chain0_6/carry4_inst0/S[2]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.130 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.201     3.331    compressor/chain1_1/lut6_2_inst6/I1
    SLICE_X6Y82                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I1
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.097     3.428 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.428    compressor/chain1_1/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.714 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.714    compressor/chain1_1/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.951 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.833     4.783    compressor/chain2_0/lut6_2_inst23/I1
    SLICE_X1Y83                                                       r  compressor/chain2_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.222     5.005 r  compressor/chain2_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/prop[23]
    SLICE_X1Y83                                                       r  compressor/chain2_0/carry4_inst5/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.304 r  compressor/chain2_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.304    compressor/chain2_0/carryout[23]
    SLICE_X1Y84                                                       r  compressor/chain2_0/carry4_inst6/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.538 r  compressor/chain2_0/carry4_inst6/O[3]
                         net (fo=1, routed)           1.635     7.173    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.408     9.581 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.581    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.439ns  (logic 4.559ns (48.303%)  route 4.880ns (51.697%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  src15_reg[7]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src15_reg[7]/Q
                         net (fo=5, routed)           1.266     1.627    compressor/chain0_6/lut6_2_inst2/I0
    SLICE_X7Y82                                                       r  compressor/chain0_6/lut6_2_inst2/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.202     1.829 r  compressor/chain0_6/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.829    compressor/chain0_6/lut6_2_inst2_n_1
    SLICE_X7Y82                                                       r  compressor/chain0_6/carry4_inst0/S[2]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.130 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.201     3.331    compressor/chain1_1/lut6_2_inst6/I1
    SLICE_X6Y82                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I1
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.097     3.428 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.428    compressor/chain1_1/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.714 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.714    compressor/chain1_1/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.951 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.833     4.783    compressor/chain2_0/lut6_2_inst23/I1
    SLICE_X1Y83                                                       r  compressor/chain2_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.222     5.005 r  compressor/chain2_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/prop[23]
    SLICE_X1Y83                                                       r  compressor/chain2_0/carry4_inst5/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.304 r  compressor/chain2_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.304    compressor/chain2_0/carryout[23]
    SLICE_X1Y84                                                       r  compressor/chain2_0/carry4_inst6/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.463 r  compressor/chain2_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.580     7.044    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.395     9.439 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.439    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.414ns  (logic 4.572ns (48.570%)  route 4.841ns (51.430%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  src15_reg[7]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src15_reg[7]/Q
                         net (fo=5, routed)           1.266     1.627    compressor/chain0_6/lut6_2_inst2/I0
    SLICE_X7Y82                                                       r  compressor/chain0_6/lut6_2_inst2/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.202     1.829 r  compressor/chain0_6/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.829    compressor/chain0_6/lut6_2_inst2_n_1
    SLICE_X7Y82                                                       r  compressor/chain0_6/carry4_inst0/S[2]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.130 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.201     3.331    compressor/chain1_1/lut6_2_inst6/I1
    SLICE_X6Y82                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I1
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.097     3.428 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.428    compressor/chain1_1/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.714 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.714    compressor/chain1_1/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.951 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.833     4.783    compressor/chain2_0/lut6_2_inst23/I1
    SLICE_X1Y83                                                       r  compressor/chain2_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.222     5.005 r  compressor/chain2_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/prop[23]
    SLICE_X1Y83                                                       r  compressor/chain2_0/carry4_inst5/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.304 r  compressor/chain2_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.304    compressor/chain2_0/carryout[23]
    SLICE_X1Y84                                                       r  compressor/chain2_0/carry4_inst6/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.485 r  compressor/chain2_0/carry4_inst6/O[2]
                         net (fo=1, routed)           1.542     7.027    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.386     9.414 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.414    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.382ns  (logic 4.400ns (46.899%)  route 4.982ns (53.101%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  src15_reg[7]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src15_reg[7]/Q
                         net (fo=5, routed)           1.266     1.627    compressor/chain0_6/lut6_2_inst2/I0
    SLICE_X7Y82                                                       r  compressor/chain0_6/lut6_2_inst2/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.202     1.829 r  compressor/chain0_6/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.829    compressor/chain0_6/lut6_2_inst2_n_1
    SLICE_X7Y82                                                       r  compressor/chain0_6/carry4_inst0/S[2]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.130 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.201     3.331    compressor/chain1_1/lut6_2_inst6/I1
    SLICE_X6Y82                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I1
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.097     3.428 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.428    compressor/chain1_1/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.714 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.714    compressor/chain1_1/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.951 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.831     4.781    compressor/chain2_0/lut6_2_inst22/I1
    SLICE_X1Y83                                                       r  compressor/chain2_0/lut6_2_inst22/LUT5/I1
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.224     5.005 r  compressor/chain2_0/lut6_2_inst22/LUT5/O
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/gene[22]
    SLICE_X1Y83                                                       r  compressor/chain2_0/carry4_inst5/DI[2]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.296 r  compressor/chain2_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.684     6.981    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.401     9.382 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.382    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.354ns  (logic 4.542ns (48.561%)  route 4.812ns (51.439%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  src15_reg[7]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src15_reg[7]/Q
                         net (fo=5, routed)           1.266     1.627    compressor/chain0_6/lut6_2_inst2/I0
    SLICE_X7Y82                                                       r  compressor/chain0_6/lut6_2_inst2/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.202     1.829 r  compressor/chain0_6/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.829    compressor/chain0_6/lut6_2_inst2_n_1
    SLICE_X7Y82                                                       r  compressor/chain0_6/carry4_inst0/S[2]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.130 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.201     3.331    compressor/chain1_1/lut6_2_inst6/I1
    SLICE_X6Y82                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I1
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.097     3.428 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.428    compressor/chain1_1/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.714 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.714    compressor/chain1_1/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.951 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.644     4.594    compressor/chain2_0/lut6_2_inst22_0[11]
    SLICE_X1Y83                                                       r  compressor/chain2_0/lut4_prop21/I1
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.222     4.816 r  compressor/chain2_0/lut4_prop21/O
                         net (fo=1, routed)           0.000     4.816    compressor/chain2_0/prop[21]
    SLICE_X1Y83                                                       r  compressor/chain2_0/carry4_inst5/S[1]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.248 r  compressor/chain2_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.701     6.950    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.404     9.354 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.354    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 4.608ns (49.330%)  route 4.734ns (50.670%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  src15_reg[7]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src15_reg[7]/Q
                         net (fo=5, routed)           1.266     1.627    compressor/chain0_6/lut6_2_inst2/I0
    SLICE_X7Y82                                                       r  compressor/chain0_6/lut6_2_inst2/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.202     1.829 r  compressor/chain0_6/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.829    compressor/chain0_6/lut6_2_inst2_n_1
    SLICE_X7Y82                                                       r  compressor/chain0_6/carry4_inst0/S[2]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.130 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.201     3.331    compressor/chain1_1/lut6_2_inst6/I1
    SLICE_X6Y82                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I1
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.097     3.428 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.428    compressor/chain1_1/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.714 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.714    compressor/chain1_1/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.937 r  compressor/chain1_1/carry4_inst2/O[1]
                         net (fo=2, routed)           0.566     4.503    compressor/chain2_0/lut6_2_inst22_0[9]
    SLICE_X1Y82                                                       r  compressor/chain2_0/lut2_prop19/I1
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.216     4.719 r  compressor/chain2_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     4.719    compressor/chain2_0/prop[19]
    SLICE_X1Y82                                                       r  compressor/chain2_0/carry4_inst4/S[3]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.018 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.018    compressor/chain2_0/carryout[19]
    SLICE_X1Y83                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.248 r  compressor/chain2_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.700     6.949    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393     9.342 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.342    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.361ns (46.769%)  route 4.964ns (53.231%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  src15_reg[7]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src15_reg[7]/Q
                         net (fo=5, routed)           1.266     1.627    compressor/chain0_6/lut6_2_inst2/I0
    SLICE_X7Y82                                                       r  compressor/chain0_6/lut6_2_inst2/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.202     1.829 r  compressor/chain0_6/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.829    compressor/chain0_6/lut6_2_inst2_n_1
    SLICE_X7Y82                                                       r  compressor/chain0_6/carry4_inst0/S[2]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.130 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.201     3.331    compressor/chain1_1/lut6_2_inst6/I1
    SLICE_X6Y82                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I1
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.097     3.428 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.428    compressor/chain1_1/prop[6]
    SLICE_X6Y82                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.714 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.714    compressor/chain1_1/carryout[7]
    SLICE_X6Y83                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.951 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=6, routed)           0.833     4.783    compressor/chain2_0/lut6_2_inst23/I1
    SLICE_X1Y83                                                       r  compressor/chain2_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.222     5.005 r  compressor/chain2_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.005    compressor/chain2_0/prop[23]
    SLICE_X1Y83                                                       r  compressor/chain2_0/carry4_inst5/S[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.304 r  compressor/chain2_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.304    compressor/chain2_0/carryout[23]
    SLICE_X1Y84                                                       r  compressor/chain2_0/carry4_inst6/CI
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.393 r  compressor/chain2_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           1.664     7.058    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.267     9.325 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.325    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.308ns  (logic 5.040ns (54.148%)  route 4.268ns (45.852%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  src4_reg[0]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[0]/Q
                         net (fo=7, routed)           1.147     1.488    compressor/chain0_0/lut6_2_inst1/I1
    SLICE_X0Y79                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     1.585 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.585    compressor/chain0_0/lut6_2_inst1_n_1
    SLICE_X0Y79                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.062 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.599     2.661    compressor/chain1_0/src0[0]
    SLICE_X0Y80                                                       r  compressor/chain1_0/lut4_prop1/I0
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.234     2.895 r  compressor/chain1_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.895    compressor/chain1_0/prop[1]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.307 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.307    compressor/chain1_0/carryout[3]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.396 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.396    compressor/chain1_0/carryout[7]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.555 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.685     4.240    compressor/chain2_0/lut4_gene25_0[8]
    SLICE_X1Y81                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.224     4.464 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.464    compressor/chain2_0/prop[13]
    SLICE_X1Y81                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.876 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.876    compressor/chain2_0/carryout[15]
    SLICE_X1Y82                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.057 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.837     6.894    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414     9.308 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.308    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 5.018ns (53.998%)  route 4.275ns (46.002%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  src4_reg[0]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src4_reg[0]/Q
                         net (fo=7, routed)           1.147     1.488    compressor/chain0_0/lut6_2_inst1/I1
    SLICE_X0Y79                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     1.585 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.585    compressor/chain0_0/lut6_2_inst1_n_1
    SLICE_X0Y79                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.062 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.599     2.661    compressor/chain1_0/src0[0]
    SLICE_X0Y80                                                       r  compressor/chain1_0/lut4_prop1/I0
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.234     2.895 r  compressor/chain1_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.895    compressor/chain1_0/prop[1]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.307 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.307    compressor/chain1_0/carryout[3]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.396 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.396    compressor/chain1_0/carryout[7]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.555 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.685     4.240    compressor/chain2_0/lut4_gene25_0[8]
    SLICE_X1Y81                                                       r  compressor/chain2_0/lut2_prop13/I0
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.224     4.464 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.464    compressor/chain2_0/prop[13]
    SLICE_X1Y81                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.876 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.876    compressor/chain2_0/carryout[15]
    SLICE_X1Y82                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.035 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.844     6.879    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414     9.293 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.293    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  src7_reg[2]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[2]/Q
                         net (fo=5, routed)           0.066     0.207    src7[2]
    SLICE_X2Y80          FDRE                                         r  src7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.508%)  route 0.111ns (46.492%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  src18_reg[6]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[6]/Q
                         net (fo=2, routed)           0.111     0.239    src18[6]
    SLICE_X7Y84          FDRE                                         r  src18_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.285%)  route 0.112ns (46.715%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  src19_reg[3]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[3]/Q
                         net (fo=5, routed)           0.112     0.240    src19[3]
    SLICE_X6Y82          FDRE                                         r  src19_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.600%)  route 0.115ns (47.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  src17_reg[8]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[8]/Q
                         net (fo=7, routed)           0.115     0.243    src17[8]
    SLICE_X5Y84          FDRE                                         r  src17_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  src13_reg[5]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[5]/Q
                         net (fo=5, routed)           0.116     0.244    src13[5]
    SLICE_X5Y82          FDRE                                         r  src13_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.929%)  route 0.107ns (43.071%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[1]/Q
                         net (fo=5, routed)           0.107     0.248    src5[1]
    SLICE_X3Y79          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  src21_reg[3]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src21_reg[3]/Q
                         net (fo=5, routed)           0.107     0.248    src21[3]
    SLICE_X3Y83          FDRE                                         r  src21_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.234%)  route 0.122ns (48.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  src18_reg[4]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[4]/Q
                         net (fo=5, routed)           0.122     0.250    src18[4]
    SLICE_X5Y85          FDRE                                         r  src18_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src16_reg[5]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[5]/Q
                         net (fo=5, routed)           0.110     0.251    src16[5]
    SLICE_X5Y83          FDRE                                         r  src16_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[1]/Q
                         net (fo=3, routed)           0.110     0.251    src8[1]
    SLICE_X5Y79          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------





