// Seed: 1588551505
module module_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd36,
    parameter id_4  = 32'd70,
    parameter id_6  = 32'd56
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1 - -1;
  module_0 modCall_1 ();
  wire [1 'b0 +  id_4 : (  -1  ^  id_4  )] id_5, _id_6;
  reg [id_6  .  id_4 : -1] id_7, id_8, id_9, id_10;
  integer _id_11 = 1'd0, id_12[1 : id_11];
  always id_8 <= 1;
  assign id_7 = id_9;
endmodule
