;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; ButtonSW1
ButtonSW1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
ButtonSW1__0__MASK EQU 0x04
ButtonSW1__0__PC EQU CYREG_PRT2_PC2
ButtonSW1__0__PORT EQU 2
ButtonSW1__0__SHIFT EQU 2
ButtonSW1__AG EQU CYREG_PRT2_AG
ButtonSW1__AMUX EQU CYREG_PRT2_AMUX
ButtonSW1__BIE EQU CYREG_PRT2_BIE
ButtonSW1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ButtonSW1__BYP EQU CYREG_PRT2_BYP
ButtonSW1__CTL EQU CYREG_PRT2_CTL
ButtonSW1__DM0 EQU CYREG_PRT2_DM0
ButtonSW1__DM1 EQU CYREG_PRT2_DM1
ButtonSW1__DM2 EQU CYREG_PRT2_DM2
ButtonSW1__DR EQU CYREG_PRT2_DR
ButtonSW1__INP_DIS EQU CYREG_PRT2_INP_DIS
ButtonSW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ButtonSW1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ButtonSW1__LCD_EN EQU CYREG_PRT2_LCD_EN
ButtonSW1__MASK EQU 0x04
ButtonSW1__PORT EQU 2
ButtonSW1__PRT EQU CYREG_PRT2_PRT
ButtonSW1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ButtonSW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ButtonSW1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ButtonSW1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ButtonSW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ButtonSW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ButtonSW1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ButtonSW1__PS EQU CYREG_PRT2_PS
ButtonSW1__SHIFT EQU 2
ButtonSW1__SLW EQU CYREG_PRT2_SLW

; Cmod
Cmod__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Cmod__0__MASK EQU 0x10
Cmod__0__PC EQU CYREG_IO_PC_PRT15_PC4
Cmod__0__PORT EQU 15
Cmod__0__SHIFT EQU 4
Cmod__AG EQU CYREG_PRT15_AG
Cmod__AMUX EQU CYREG_PRT15_AMUX
Cmod__BIE EQU CYREG_PRT15_BIE
Cmod__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cmod__BYP EQU CYREG_PRT15_BYP
Cmod__CTL EQU CYREG_PRT15_CTL
Cmod__DM0 EQU CYREG_PRT15_DM0
Cmod__DM1 EQU CYREG_PRT15_DM1
Cmod__DM2 EQU CYREG_PRT15_DM2
Cmod__DR EQU CYREG_PRT15_DR
Cmod__INP_DIS EQU CYREG_PRT15_INP_DIS
Cmod__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Cmod__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cmod__LCD_EN EQU CYREG_PRT15_LCD_EN
Cmod__MASK EQU 0x10
Cmod__PORT EQU 15
Cmod__PRT EQU CYREG_PRT15_PRT
Cmod__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cmod__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cmod__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cmod__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cmod__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cmod__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cmod__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cmod__PS EQU CYREG_PRT15_PS
Cmod__SHIFT EQU 4
Cmod__SLW EQU CYREG_PRT15_SLW

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; Count7_1
Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Count7_1_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Count7_1_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Count7_1_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Count7_1_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Count7_1_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Count7_1_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Count7_1_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Count7_1_Counter7__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Count7_1_Counter7__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Count7_1_Counter7__COUNT_REG EQU CYREG_B0_UDB08_CTL
Count7_1_Counter7__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Count7_1_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Count7_1_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Count7_1_Counter7__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; GEN_ext
GEN_ext__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
GEN_ext__0__MASK EQU 0x20
GEN_ext__0__PC EQU CYREG_PRT3_PC5
GEN_ext__0__PORT EQU 3
GEN_ext__0__SHIFT EQU 5
GEN_ext__AG EQU CYREG_PRT3_AG
GEN_ext__AMUX EQU CYREG_PRT3_AMUX
GEN_ext__BIE EQU CYREG_PRT3_BIE
GEN_ext__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GEN_ext__BYP EQU CYREG_PRT3_BYP
GEN_ext__CTL EQU CYREG_PRT3_CTL
GEN_ext__DM0 EQU CYREG_PRT3_DM0
GEN_ext__DM1 EQU CYREG_PRT3_DM1
GEN_ext__DM2 EQU CYREG_PRT3_DM2
GEN_ext__DR EQU CYREG_PRT3_DR
GEN_ext__INP_DIS EQU CYREG_PRT3_INP_DIS
GEN_ext__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GEN_ext__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GEN_ext__LCD_EN EQU CYREG_PRT3_LCD_EN
GEN_ext__MASK EQU 0x20
GEN_ext__PORT EQU 3
GEN_ext__PRT EQU CYREG_PRT3_PRT
GEN_ext__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GEN_ext__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GEN_ext__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GEN_ext__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GEN_ext__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GEN_ext__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GEN_ext__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GEN_ext__PS EQU CYREG_PRT3_PS
GEN_ext__SHIFT EQU 5
GEN_ext__SLW EQU CYREG_PRT3_SLW

; In1
In1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
In1__0__MASK EQU 0x80
In1__0__PC EQU CYREG_PRT0_PC7
In1__0__PORT EQU 0
In1__0__SHIFT EQU 7
In1__AG EQU CYREG_PRT0_AG
In1__AMUX EQU CYREG_PRT0_AMUX
In1__BIE EQU CYREG_PRT0_BIE
In1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
In1__BYP EQU CYREG_PRT0_BYP
In1__CTL EQU CYREG_PRT0_CTL
In1__DM0 EQU CYREG_PRT0_DM0
In1__DM1 EQU CYREG_PRT0_DM1
In1__DM2 EQU CYREG_PRT0_DM2
In1__DR EQU CYREG_PRT0_DR
In1__INP_DIS EQU CYREG_PRT0_INP_DIS
In1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
In1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
In1__LCD_EN EQU CYREG_PRT0_LCD_EN
In1__MASK EQU 0x80
In1__PORT EQU 0
In1__PRT EQU CYREG_PRT0_PRT
In1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
In1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
In1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
In1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
In1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
In1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
In1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
In1__PS EQU CYREG_PRT0_PS
In1__SHIFT EQU 7
In1__SLW EQU CYREG_PRT0_SLW

; Led1
Led1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Led1__0__MASK EQU 0x02
Led1__0__PC EQU CYREG_PRT2_PC1
Led1__0__PORT EQU 2
Led1__0__SHIFT EQU 1
Led1__AG EQU CYREG_PRT2_AG
Led1__AMUX EQU CYREG_PRT2_AMUX
Led1__BIE EQU CYREG_PRT2_BIE
Led1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Led1__BYP EQU CYREG_PRT2_BYP
Led1__CTL EQU CYREG_PRT2_CTL
Led1__DM0 EQU CYREG_PRT2_DM0
Led1__DM1 EQU CYREG_PRT2_DM1
Led1__DM2 EQU CYREG_PRT2_DM2
Led1__DR EQU CYREG_PRT2_DR
Led1__INP_DIS EQU CYREG_PRT2_INP_DIS
Led1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Led1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Led1__LCD_EN EQU CYREG_PRT2_LCD_EN
Led1__MASK EQU 0x02
Led1__PORT EQU 2
Led1__PRT EQU CYREG_PRT2_PRT
Led1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Led1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Led1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Led1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Led1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Led1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Led1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Led1__PS EQU CYREG_PRT2_PS
Led1__SHIFT EQU 1
Led1__SLW EQU CYREG_PRT2_SLW

; Out1
Out1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Out1__0__MASK EQU 0x20
Out1__0__PC EQU CYREG_PRT0_PC5
Out1__0__PORT EQU 0
Out1__0__SHIFT EQU 5
Out1__AG EQU CYREG_PRT0_AG
Out1__AMUX EQU CYREG_PRT0_AMUX
Out1__BIE EQU CYREG_PRT0_BIE
Out1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Out1__BYP EQU CYREG_PRT0_BYP
Out1__CTL EQU CYREG_PRT0_CTL
Out1__DM0 EQU CYREG_PRT0_DM0
Out1__DM1 EQU CYREG_PRT0_DM1
Out1__DM2 EQU CYREG_PRT0_DM2
Out1__DR EQU CYREG_PRT0_DR
Out1__INP_DIS EQU CYREG_PRT0_INP_DIS
Out1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Out1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Out1__LCD_EN EQU CYREG_PRT0_LCD_EN
Out1__MASK EQU 0x20
Out1__PORT EQU 0
Out1__PRT EQU CYREG_PRT0_PRT
Out1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Out1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Out1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Out1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Out1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Out1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Out1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Out1__PS EQU CYREG_PRT0_PS
Out1__SHIFT EQU 5
Out1__SLW EQU CYREG_PRT0_SLW

; PGA_Inv_1_SC
PGA_Inv_1_SC__BST EQU CYREG_SC0_BST
PGA_Inv_1_SC__CLK EQU CYREG_SC0_CLK
PGA_Inv_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_Inv_1_SC__CMPINV_MASK EQU 0x01
PGA_Inv_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_Inv_1_SC__CPTR_MASK EQU 0x01
PGA_Inv_1_SC__CR0 EQU CYREG_SC0_CR0
PGA_Inv_1_SC__CR1 EQU CYREG_SC0_CR1
PGA_Inv_1_SC__CR2 EQU CYREG_SC0_CR2
PGA_Inv_1_SC__MSK EQU CYREG_SC_MSK
PGA_Inv_1_SC__MSK_MASK EQU 0x01
PGA_Inv_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Inv_1_SC__PM_ACT_MSK EQU 0x01
PGA_Inv_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Inv_1_SC__PM_STBY_MSK EQU 0x01
PGA_Inv_1_SC__SR EQU CYREG_SC_SR
PGA_Inv_1_SC__SR_MASK EQU 0x01
PGA_Inv_1_SC__SW0 EQU CYREG_SC0_SW0
PGA_Inv_1_SC__SW10 EQU CYREG_SC0_SW10
PGA_Inv_1_SC__SW2 EQU CYREG_SC0_SW2
PGA_Inv_1_SC__SW3 EQU CYREG_SC0_SW3
PGA_Inv_1_SC__SW4 EQU CYREG_SC0_SW4
PGA_Inv_1_SC__SW6 EQU CYREG_SC0_SW6
PGA_Inv_1_SC__SW7 EQU CYREG_SC0_SW7
PGA_Inv_1_SC__SW8 EQU CYREG_SC0_SW8
PGA_Inv_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_Inv_1_SC__WRK1_MASK EQU 0x01

; Pin_7
Pin_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_7__0__MASK EQU 0x02
Pin_7__0__PC EQU CYREG_PRT3_PC1
Pin_7__0__PORT EQU 3
Pin_7__0__SHIFT EQU 1
Pin_7__AG EQU CYREG_PRT3_AG
Pin_7__AMUX EQU CYREG_PRT3_AMUX
Pin_7__BIE EQU CYREG_PRT3_BIE
Pin_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_7__BYP EQU CYREG_PRT3_BYP
Pin_7__CTL EQU CYREG_PRT3_CTL
Pin_7__DM0 EQU CYREG_PRT3_DM0
Pin_7__DM1 EQU CYREG_PRT3_DM1
Pin_7__DM2 EQU CYREG_PRT3_DM2
Pin_7__DR EQU CYREG_PRT3_DR
Pin_7__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_7__MASK EQU 0x02
Pin_7__PORT EQU 3
Pin_7__PRT EQU CYREG_PRT3_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_7__PS EQU CYREG_PRT3_PS
Pin_7__SHIFT EQU 1
Pin_7__SLW EQU CYREG_PRT3_SLW

; Ref0
Ref0__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Ref0__0__MASK EQU 0x08
Ref0__0__PC EQU CYREG_PRT0_PC3
Ref0__0__PORT EQU 0
Ref0__0__SHIFT EQU 3
Ref0__AG EQU CYREG_PRT0_AG
Ref0__AMUX EQU CYREG_PRT0_AMUX
Ref0__BIE EQU CYREG_PRT0_BIE
Ref0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Ref0__BYP EQU CYREG_PRT0_BYP
Ref0__CTL EQU CYREG_PRT0_CTL
Ref0__DM0 EQU CYREG_PRT0_DM0
Ref0__DM1 EQU CYREG_PRT0_DM1
Ref0__DM2 EQU CYREG_PRT0_DM2
Ref0__DR EQU CYREG_PRT0_DR
Ref0__INP_DIS EQU CYREG_PRT0_INP_DIS
Ref0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Ref0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Ref0__LCD_EN EQU CYREG_PRT0_LCD_EN
Ref0__MASK EQU 0x08
Ref0__PORT EQU 0
Ref0__PRT EQU CYREG_PRT0_PRT
Ref0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Ref0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Ref0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Ref0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Ref0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Ref0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Ref0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Ref0__PS EQU CYREG_PRT0_PS
Ref0__SHIFT EQU 3
Ref0__SLW EQU CYREG_PRT0_SLW

; Ref1
Ref1__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Ref1__0__MASK EQU 0x04
Ref1__0__PC EQU CYREG_PRT3_PC2
Ref1__0__PORT EQU 3
Ref1__0__SHIFT EQU 2
Ref1__AG EQU CYREG_PRT3_AG
Ref1__AMUX EQU CYREG_PRT3_AMUX
Ref1__BIE EQU CYREG_PRT3_BIE
Ref1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Ref1__BYP EQU CYREG_PRT3_BYP
Ref1__CTL EQU CYREG_PRT3_CTL
Ref1__DM0 EQU CYREG_PRT3_DM0
Ref1__DM1 EQU CYREG_PRT3_DM1
Ref1__DM2 EQU CYREG_PRT3_DM2
Ref1__DR EQU CYREG_PRT3_DR
Ref1__INP_DIS EQU CYREG_PRT3_INP_DIS
Ref1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Ref1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Ref1__LCD_EN EQU CYREG_PRT3_LCD_EN
Ref1__MASK EQU 0x04
Ref1__PORT EQU 3
Ref1__PRT EQU CYREG_PRT3_PRT
Ref1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Ref1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Ref1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Ref1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Ref1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Ref1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Ref1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Ref1__PS EQU CYREG_PRT3_PS
Ref1__SHIFT EQU 2
Ref1__SLW EQU CYREG_PRT3_SLW

; STOP_Reg
STOP_Reg_Sync_ctrl_reg__REMOVED EQU 1

; SW1_EN
SW1_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
SW1_EN__0__MASK EQU 0x40
SW1_EN__0__PC EQU CYREG_PRT2_PC6
SW1_EN__0__PORT EQU 2
SW1_EN__0__SHIFT EQU 6
SW1_EN__AG EQU CYREG_PRT2_AG
SW1_EN__AMUX EQU CYREG_PRT2_AMUX
SW1_EN__BIE EQU CYREG_PRT2_BIE
SW1_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW1_EN__BYP EQU CYREG_PRT2_BYP
SW1_EN__CTL EQU CYREG_PRT2_CTL
SW1_EN__DM0 EQU CYREG_PRT2_DM0
SW1_EN__DM1 EQU CYREG_PRT2_DM1
SW1_EN__DM2 EQU CYREG_PRT2_DM2
SW1_EN__DR EQU CYREG_PRT2_DR
SW1_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
SW1_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW1_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW1_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
SW1_EN__MASK EQU 0x40
SW1_EN__PORT EQU 2
SW1_EN__PRT EQU CYREG_PRT2_PRT
SW1_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW1_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW1_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW1_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW1_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW1_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW1_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW1_EN__PS EQU CYREG_PRT2_PS
SW1_EN__SHIFT EQU 6
SW1_EN__SLW EQU CYREG_PRT2_SLW

; SW2_EN
SW2_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SW2_EN__0__MASK EQU 0x80
SW2_EN__0__PC EQU CYREG_PRT2_PC7
SW2_EN__0__PORT EQU 2
SW2_EN__0__SHIFT EQU 7
SW2_EN__AG EQU CYREG_PRT2_AG
SW2_EN__AMUX EQU CYREG_PRT2_AMUX
SW2_EN__BIE EQU CYREG_PRT2_BIE
SW2_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW2_EN__BYP EQU CYREG_PRT2_BYP
SW2_EN__CTL EQU CYREG_PRT2_CTL
SW2_EN__DM0 EQU CYREG_PRT2_DM0
SW2_EN__DM1 EQU CYREG_PRT2_DM1
SW2_EN__DM2 EQU CYREG_PRT2_DM2
SW2_EN__DR EQU CYREG_PRT2_DR
SW2_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
SW2_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW2_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW2_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
SW2_EN__MASK EQU 0x80
SW2_EN__PORT EQU 2
SW2_EN__PRT EQU CYREG_PRT2_PRT
SW2_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW2_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW2_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW2_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW2_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW2_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW2_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW2_EN__PS EQU CYREG_PRT2_PS
SW2_EN__SHIFT EQU 7
SW2_EN__SLW EQU CYREG_PRT2_SLW

; SWReg
SWReg_sts_sts_reg__0__MASK EQU 0x01
SWReg_sts_sts_reg__0__POS EQU 0
SWReg_sts_sts_reg__1__MASK EQU 0x02
SWReg_sts_sts_reg__1__POS EQU 1
SWReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SWReg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SWReg_sts_sts_reg__2__MASK EQU 0x04
SWReg_sts_sts_reg__2__POS EQU 2
SWReg_sts_sts_reg__MASK EQU 0x07
SWReg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB10_MSK
SWReg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SWReg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SWReg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SWReg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
SWReg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
SWReg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB10_ST

; SW_1
SW_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SW_1__0__MASK EQU 0x08
SW_1__0__PC EQU CYREG_PRT2_PC3
SW_1__0__PORT EQU 2
SW_1__0__SHIFT EQU 3
SW_1__1__INTTYPE EQU CYREG_PICU2_INTTYPE4
SW_1__1__MASK EQU 0x10
SW_1__1__PC EQU CYREG_PRT2_PC4
SW_1__1__PORT EQU 2
SW_1__1__SHIFT EQU 4
SW_1__2__INTTYPE EQU CYREG_PICU2_INTTYPE5
SW_1__2__MASK EQU 0x20
SW_1__2__PC EQU CYREG_PRT2_PC5
SW_1__2__PORT EQU 2
SW_1__2__SHIFT EQU 5
SW_1__AG EQU CYREG_PRT2_AG
SW_1__AMUX EQU CYREG_PRT2_AMUX
SW_1__BIE EQU CYREG_PRT2_BIE
SW_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW_1__BYP EQU CYREG_PRT2_BYP
SW_1__CTL EQU CYREG_PRT2_CTL
SW_1__DM0 EQU CYREG_PRT2_DM0
SW_1__DM1 EQU CYREG_PRT2_DM1
SW_1__DM2 EQU CYREG_PRT2_DM2
SW_1__DR EQU CYREG_PRT2_DR
SW_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SW_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SW_1__MASK EQU 0x38
SW_1__PORT EQU 2
SW_1__PRT EQU CYREG_PRT2_PRT
SW_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW_1__PS EQU CYREG_PRT2_PS
SW_1__SHIFT EQU 3
SW_1__SLW EQU CYREG_PRT2_SLW

; SW_2
SW_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SW_2__0__MASK EQU 0x10
SW_2__0__PC EQU CYREG_PRT1_PC4
SW_2__0__PORT EQU 1
SW_2__0__SHIFT EQU 4
SW_2__1__INTTYPE EQU CYREG_PICU1_INTTYPE5
SW_2__1__MASK EQU 0x20
SW_2__1__PC EQU CYREG_PRT1_PC5
SW_2__1__PORT EQU 1
SW_2__1__SHIFT EQU 5
SW_2__2__INTTYPE EQU CYREG_PICU1_INTTYPE6
SW_2__2__MASK EQU 0x40
SW_2__2__PC EQU CYREG_PRT1_PC6
SW_2__2__PORT EQU 1
SW_2__2__SHIFT EQU 6
SW_2__AG EQU CYREG_PRT1_AG
SW_2__AMUX EQU CYREG_PRT1_AMUX
SW_2__BIE EQU CYREG_PRT1_BIE
SW_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SW_2__BYP EQU CYREG_PRT1_BYP
SW_2__CTL EQU CYREG_PRT1_CTL
SW_2__DM0 EQU CYREG_PRT1_DM0
SW_2__DM1 EQU CYREG_PRT1_DM1
SW_2__DM2 EQU CYREG_PRT1_DM2
SW_2__DR EQU CYREG_PRT1_DR
SW_2__INP_DIS EQU CYREG_PRT1_INP_DIS
SW_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SW_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SW_2__LCD_EN EQU CYREG_PRT1_LCD_EN
SW_2__MASK EQU 0x70
SW_2__PORT EQU 1
SW_2__PRT EQU CYREG_PRT1_PRT
SW_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SW_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SW_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SW_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SW_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SW_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SW_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SW_2__PS EQU CYREG_PRT1_PS
SW_2__SHIFT EQU 4
SW_2__SLW EQU CYREG_PRT1_SLW

; SW_C1
SW_C1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SW_C1__0__MASK EQU 0x04
SW_C1__0__PC EQU CYREG_PRT12_PC2
SW_C1__0__PORT EQU 12
SW_C1__0__SHIFT EQU 2
SW_C1__AG EQU CYREG_PRT12_AG
SW_C1__BIE EQU CYREG_PRT12_BIE
SW_C1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW_C1__BYP EQU CYREG_PRT12_BYP
SW_C1__DM0 EQU CYREG_PRT12_DM0
SW_C1__DM1 EQU CYREG_PRT12_DM1
SW_C1__DM2 EQU CYREG_PRT12_DM2
SW_C1__DR EQU CYREG_PRT12_DR
SW_C1__INP_DIS EQU CYREG_PRT12_INP_DIS
SW_C1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW_C1__MASK EQU 0x04
SW_C1__PORT EQU 12
SW_C1__PRT EQU CYREG_PRT12_PRT
SW_C1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW_C1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW_C1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW_C1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW_C1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW_C1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW_C1__PS EQU CYREG_PRT12_PS
SW_C1__SHIFT EQU 2
SW_C1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW_C1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW_C1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW_C1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW_C1__SLW EQU CYREG_PRT12_SLW

; SW_C2
SW_C2__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SW_C2__0__MASK EQU 0x08
SW_C2__0__PC EQU CYREG_PRT12_PC3
SW_C2__0__PORT EQU 12
SW_C2__0__SHIFT EQU 3
SW_C2__AG EQU CYREG_PRT12_AG
SW_C2__BIE EQU CYREG_PRT12_BIE
SW_C2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW_C2__BYP EQU CYREG_PRT12_BYP
SW_C2__DM0 EQU CYREG_PRT12_DM0
SW_C2__DM1 EQU CYREG_PRT12_DM1
SW_C2__DM2 EQU CYREG_PRT12_DM2
SW_C2__DR EQU CYREG_PRT12_DR
SW_C2__INP_DIS EQU CYREG_PRT12_INP_DIS
SW_C2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW_C2__MASK EQU 0x08
SW_C2__PORT EQU 12
SW_C2__PRT EQU CYREG_PRT12_PRT
SW_C2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW_C2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW_C2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW_C2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW_C2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW_C2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW_C2__PS EQU CYREG_PRT12_PS
SW_C2__SHIFT EQU 3
SW_C2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW_C2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW_C2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW_C2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW_C2__SLW EQU CYREG_PRT12_SLW

; SW_isr_1
SW_isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SW_isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SW_isr_1__INTC_MASK EQU 0x01
SW_isr_1__INTC_NUMBER EQU 0
SW_isr_1__INTC_PRIOR_NUM EQU 7
SW_isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SW_isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SW_isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Sar0
Sar0__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Sar0__0__MASK EQU 0x10
Sar0__0__PC EQU CYREG_PRT0_PC4
Sar0__0__PORT EQU 0
Sar0__0__SHIFT EQU 4
Sar0__AG EQU CYREG_PRT0_AG
Sar0__AMUX EQU CYREG_PRT0_AMUX
Sar0__BIE EQU CYREG_PRT0_BIE
Sar0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sar0__BYP EQU CYREG_PRT0_BYP
Sar0__CTL EQU CYREG_PRT0_CTL
Sar0__DM0 EQU CYREG_PRT0_DM0
Sar0__DM1 EQU CYREG_PRT0_DM1
Sar0__DM2 EQU CYREG_PRT0_DM2
Sar0__DR EQU CYREG_PRT0_DR
Sar0__INP_DIS EQU CYREG_PRT0_INP_DIS
Sar0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sar0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sar0__LCD_EN EQU CYREG_PRT0_LCD_EN
Sar0__MASK EQU 0x10
Sar0__PORT EQU 0
Sar0__PRT EQU CYREG_PRT0_PRT
Sar0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sar0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sar0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sar0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sar0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sar0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sar0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sar0__PS EQU CYREG_PRT0_PS
Sar0__SHIFT EQU 4
Sar0__SLW EQU CYREG_PRT0_SLW

; Sar1
Sar1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Sar1__0__MASK EQU 0x04
Sar1__0__PC EQU CYREG_PRT0_PC2
Sar1__0__PORT EQU 0
Sar1__0__SHIFT EQU 2
Sar1__AG EQU CYREG_PRT0_AG
Sar1__AMUX EQU CYREG_PRT0_AMUX
Sar1__BIE EQU CYREG_PRT0_BIE
Sar1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sar1__BYP EQU CYREG_PRT0_BYP
Sar1__CTL EQU CYREG_PRT0_CTL
Sar1__DM0 EQU CYREG_PRT0_DM0
Sar1__DM1 EQU CYREG_PRT0_DM1
Sar1__DM2 EQU CYREG_PRT0_DM2
Sar1__DR EQU CYREG_PRT0_DR
Sar1__INP_DIS EQU CYREG_PRT0_INP_DIS
Sar1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sar1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sar1__LCD_EN EQU CYREG_PRT0_LCD_EN
Sar1__MASK EQU 0x04
Sar1__PORT EQU 0
Sar1__PRT EQU CYREG_PRT0_PRT
Sar1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sar1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sar1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sar1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sar1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sar1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sar1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sar1__PS EQU CYREG_PRT0_PS
Sar1__SHIFT EQU 2
Sar1__SLW EQU CYREG_PRT0_SLW

; Sel_Gen
Sel_Gen_Sync_ctrl_reg__0__MASK EQU 0x01
Sel_Gen_Sync_ctrl_reg__0__POS EQU 0
Sel_Gen_Sync_ctrl_reg__1__MASK EQU 0x02
Sel_Gen_Sync_ctrl_reg__1__POS EQU 1
Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Sel_Gen_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Sel_Gen_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Sel_Gen_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Sel_Gen_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Sel_Gen_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Sel_Gen_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Sel_Gen_Sync_ctrl_reg__2__MASK EQU 0x04
Sel_Gen_Sync_ctrl_reg__2__POS EQU 2
Sel_Gen_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Sel_Gen_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Sel_Gen_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Sel_Gen_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Sel_Gen_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Sel_Gen_Sync_ctrl_reg__MASK EQU 0x07
Sel_Gen_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Sel_Gen_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Sel_Gen_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; ShiftReg_5
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB13_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB13_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB13_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB13_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB13_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB13_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB14_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB14_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB14_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB14_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB14_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB14_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB15_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB15_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB15_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB15_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB15_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB15_F1
ShiftReg_5_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_5_bSR_StsReg__0__POS EQU 0
ShiftReg_5_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_5_bSR_StsReg__3__POS EQU 3
ShiftReg_5_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_5_bSR_StsReg__4__POS EQU 4
ShiftReg_5_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_5_bSR_StsReg__5__POS EQU 5
ShiftReg_5_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_5_bSR_StsReg__6__POS EQU 6
ShiftReg_5_bSR_StsReg__MASK EQU 0x79
ShiftReg_5_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
ShiftReg_5_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ShiftReg_5_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
ShiftReg_5_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_5_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; ShiftReg_6
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB10_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB10_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB10_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB10_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB10_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB10_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB11_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB11_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB11_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB11_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB11_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB11_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB12_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB12_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB12_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB12_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB12_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB12_F1
ShiftReg_6_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_6_bSR_StsReg__0__POS EQU 0
ShiftReg_6_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ShiftReg_6_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
ShiftReg_6_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_6_bSR_StsReg__3__POS EQU 3
ShiftReg_6_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_6_bSR_StsReg__4__POS EQU 4
ShiftReg_6_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_6_bSR_StsReg__5__POS EQU 5
ShiftReg_6_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_6_bSR_StsReg__6__POS EQU 6
ShiftReg_6_bSR_StsReg__MASK EQU 0x79
ShiftReg_6_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
ShiftReg_6_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ShiftReg_6_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
ShiftReg_6_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_6_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB10_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; ShiftReg_7
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB08_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB08_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB08_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB08_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB08_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB08_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB09_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB09_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB09_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB09_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB09_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB09_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB10_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB10_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB10_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB10_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB10_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB10_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_7_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_7_bSR_StsReg__0__POS EQU 0
ShiftReg_7_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ShiftReg_7_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
ShiftReg_7_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_7_bSR_StsReg__3__POS EQU 3
ShiftReg_7_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_7_bSR_StsReg__4__POS EQU 4
ShiftReg_7_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_7_bSR_StsReg__5__POS EQU 5
ShiftReg_7_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_7_bSR_StsReg__6__POS EQU 6
ShiftReg_7_bSR_StsReg__MASK EQU 0x79
ShiftReg_7_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
ShiftReg_7_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_7_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_7_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ShiftReg_7_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
ShiftReg_7_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
ShiftReg_7_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
ShiftReg_7_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_7_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB10_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

; ShiftReg_8
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB06_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB06_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB06_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB06_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB06_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB06_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB07_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB07_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB07_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB07_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB07_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB07_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB08_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB08_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB08_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB08_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB08_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB08_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ShiftReg_8_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_8_bSR_StsReg__0__POS EQU 0
ShiftReg_8_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ShiftReg_8_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
ShiftReg_8_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_8_bSR_StsReg__3__POS EQU 3
ShiftReg_8_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_8_bSR_StsReg__4__POS EQU 4
ShiftReg_8_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_8_bSR_StsReg__5__POS EQU 5
ShiftReg_8_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_8_bSR_StsReg__6__POS EQU 6
ShiftReg_8_bSR_StsReg__MASK EQU 0x79
ShiftReg_8_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
ShiftReg_8_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ShiftReg_8_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
ShiftReg_8_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_8_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB06_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; Stop_ADC
Stop_ADC_Sync_ctrl_reg__0__MASK EQU 0x01
Stop_ADC_Sync_ctrl_reg__0__POS EQU 0
Stop_ADC_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Stop_ADC_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Stop_ADC_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Stop_ADC_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Stop_ADC_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Stop_ADC_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Stop_ADC_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Stop_ADC_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Stop_ADC_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Stop_ADC_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Stop_ADC_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Stop_ADC_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Stop_ADC_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Stop_ADC_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Stop_ADC_Sync_ctrl_reg__MASK EQU 0x01
Stop_ADC_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Stop_ADC_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Stop_ADC_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

; USBUART_1
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 6
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x04
USBUART_1_ep_1__INTC_NUMBER EQU 2
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x08
USBUART_1_ep_2__INTC_NUMBER EQU 3
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x10
USBUART_1_ep_3__INTC_NUMBER EQU 4
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBUART_1_ep1__DRQ_NUMBER EQU 0
USBUART_1_ep1__NUMBEROF_TDS EQU 0
USBUART_1_ep1__PRIORITY EQU 2
USBUART_1_ep1__TERMIN_EN EQU 1
USBUART_1_ep1__TERMIN_SEL EQU 0
USBUART_1_ep1__TERMOUT0_EN EQU 0
USBUART_1_ep1__TERMOUT0_SEL EQU 0
USBUART_1_ep1__TERMOUT1_EN EQU 0
USBUART_1_ep1__TERMOUT1_SEL EQU 0
USBUART_1_ep2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBUART_1_ep2__DRQ_NUMBER EQU 1
USBUART_1_ep2__NUMBEROF_TDS EQU 0
USBUART_1_ep2__PRIORITY EQU 2
USBUART_1_ep2__TERMIN_EN EQU 1
USBUART_1_ep2__TERMIN_SEL EQU 0
USBUART_1_ep2__TERMOUT0_EN EQU 0
USBUART_1_ep2__TERMOUT0_SEL EQU 0
USBUART_1_ep2__TERMOUT1_EN EQU 0
USBUART_1_ep2__TERMOUT1_SEL EQU 0
USBUART_1_ep3__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBUART_1_ep3__DRQ_NUMBER EQU 2
USBUART_1_ep3__NUMBEROF_TDS EQU 0
USBUART_1_ep3__PRIORITY EQU 2
USBUART_1_ep3__TERMIN_EN EQU 1
USBUART_1_ep3__TERMIN_SEL EQU 0
USBUART_1_ep3__TERMOUT0_EN EQU 0
USBUART_1_ep3__TERMOUT0_SEL EQU 0
USBUART_1_ep3__TERMOUT1_EN EQU 0
USBUART_1_ep3__TERMOUT1_SEL EQU 0
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x20
USBUART_1_sof_int__INTC_NUMBER EQU 5
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; USB_isr
USB_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_isr__INTC_MASK EQU 0x200000
USB_isr__INTC_NUMBER EQU 21
USB_isr__INTC_PRIOR_NUM EQU 6
USB_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Upr1
Upr1_Sync_ctrl_reg__0__MASK EQU 0x01
Upr1_Sync_ctrl_reg__0__POS EQU 0
Upr1_Sync_ctrl_reg__1__MASK EQU 0x02
Upr1_Sync_ctrl_reg__1__POS EQU 1
Upr1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Upr1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Upr1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Upr1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Upr1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Upr1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Upr1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Upr1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Upr1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Upr1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Upr1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Upr1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Upr1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Upr1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Upr1_Sync_ctrl_reg__MASK EQU 0x03
Upr1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Upr1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Upr1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC0_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000007
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
