<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='530' type='bool llvm::InstructionSelector::isOperandImmEqual(const llvm::MachineOperand &amp; MO, int64_t Value, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelector.cpp' l='36' ll='43' type='bool llvm::InstructionSelector::isOperandImmEqual(const llvm::MachineOperand &amp; MO, int64_t Value, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='694' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='870' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2920' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2921' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE'/>
