/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  reg [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [20:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  reg [3:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [25:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = { celloutsig_0_47z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_50z } >= { celloutsig_0_44z[0], celloutsig_0_50z, celloutsig_0_17z, celloutsig_0_43z };
  assign celloutsig_0_11z = celloutsig_0_10z >= { celloutsig_0_6z[19:17], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_6z[5:0], celloutsig_0_17z } >= celloutsig_0_6z[6:0];
  assign celloutsig_0_24z = { celloutsig_0_13z[5], celloutsig_0_19z, celloutsig_0_3z } >= celloutsig_0_10z[3:1];
  assign celloutsig_0_35z = { celloutsig_0_1z[13:1], celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_7z } > { celloutsig_0_18z[10:3], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_53z = { celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_48z, celloutsig_0_31z } > celloutsig_0_34z[6:2];
  assign celloutsig_1_5z = { in_data[155:147], celloutsig_1_2z, celloutsig_1_1z } > in_data[187:177];
  assign celloutsig_0_7z = { celloutsig_0_1z[13:5], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z } > { celloutsig_0_1z[11:0], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_6z[18:5], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z } > { celloutsig_0_1z[13:3], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_13z[6:1] > celloutsig_0_12z[5:0];
  assign celloutsig_0_0z = in_data[36:26] && in_data[64:54];
  assign celloutsig_0_3z = { celloutsig_0_1z[11:2], celloutsig_0_0z } && in_data[47:37];
  assign celloutsig_0_37z = { in_data[53:52], celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z } && { celloutsig_0_1z[13:0], celloutsig_0_17z };
  assign celloutsig_0_43z = { celloutsig_0_34z[18:16], celloutsig_0_35z, celloutsig_0_3z } && { celloutsig_0_1z[5:4], celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_47z = { celloutsig_0_1z[12:3], celloutsig_0_35z } && { in_data[40:31], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[148:145] && in_data[135:132];
  assign celloutsig_1_1z = { in_data[139], celloutsig_1_0z, celloutsig_1_0z } && { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } && { in_data[16:9], celloutsig_0_0z };
  assign celloutsig_1_4z = ! in_data[133:131];
  assign celloutsig_1_7z = ! { in_data[155:142], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_33z = ! { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_39z = { in_data[11], celloutsig_0_26z, celloutsig_0_9z } || { in_data[13], celloutsig_0_30z, celloutsig_0_31z };
  assign celloutsig_0_17z = in_data[56:20] || in_data[80:44];
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_0z } || { celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_11z = celloutsig_1_7z & ~(celloutsig_1_2z);
  assign celloutsig_0_15z = celloutsig_0_7z & ~(celloutsig_0_9z);
  assign celloutsig_0_22z = celloutsig_0_17z & ~(celloutsig_0_9z);
  assign celloutsig_0_26z = celloutsig_0_3z & ~(celloutsig_0_12z[1]);
  assign celloutsig_0_44z = - celloutsig_0_18z[6:3];
  assign celloutsig_1_19z = - { in_data[134:127], celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_11z };
  assign celloutsig_0_49z = | { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_17z };
  assign celloutsig_0_5z = | { celloutsig_0_1z[12:4], celloutsig_0_0z };
  assign celloutsig_0_65z = | { celloutsig_0_20z[3:0], celloutsig_0_53z, celloutsig_0_43z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_49z, celloutsig_0_64z, celloutsig_0_43z, celloutsig_0_11z };
  assign celloutsig_0_27z = celloutsig_0_5z & in_data[40];
  assign celloutsig_0_30z = celloutsig_0_3z & in_data[78];
  assign celloutsig_0_31z = celloutsig_0_15z & celloutsig_0_24z;
  assign celloutsig_0_48z = ~^ { celloutsig_0_18z[5:0], celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_47z, celloutsig_0_24z, celloutsig_0_39z, celloutsig_0_28z };
  assign celloutsig_0_64z = ~^ { celloutsig_0_6z[13:12], celloutsig_0_25z, celloutsig_0_50z, celloutsig_0_52z };
  assign celloutsig_1_2z = ~^ in_data[183:172];
  assign celloutsig_0_21z = ~^ { in_data[6:4], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_1z[3:0], celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } - { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[24:7] - { in_data[46:34], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_6z[11:0] - celloutsig_0_1z[15:4];
  assign celloutsig_0_20z = celloutsig_0_18z[10:0] - { celloutsig_0_1z[8:0], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_15z } - in_data[14:1];
  assign celloutsig_0_6z = in_data[73:48] ^ { celloutsig_0_1z[10:7], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_6z[20:17], celloutsig_0_5z, celloutsig_0_8z } ^ { celloutsig_0_1z[14:10], celloutsig_0_3z };
  assign celloutsig_0_12z = { in_data[46:41], celloutsig_0_5z, celloutsig_0_7z } ^ { celloutsig_0_10z[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_1z[4:1] ^ in_data[49:46];
  assign celloutsig_0_34z = { celloutsig_0_12z[4:1], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_18z } ^ { celloutsig_0_1z[13:12], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_50z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_50z = { celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_19z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_13z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_13z = { celloutsig_0_12z[7:2], celloutsig_0_0z };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
