============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 09 2025  12:18:51 am
  Module:                 neuron_intra_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8851 ps) Setup Check with Pin Out_reg[62]/clk->d
          Group: clock
     Startpoint: (R) acc_reg[117]/clk
          Clock: (R) clock
       Endpoint: (R) Out_reg[62]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     117                  
     Required Time:=    9883                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    8851                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  acc_reg[117]/clk -       -       R     (arrival)            191    -     0     0       0    (-,-) 
  acc_reg[117]/q   (u)     clk->q  R     unmapped_d_flop        1  0.5     0   299     299    (-,-) 
  g3829/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     371    (-,-) 
  g3748/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     443    (-,-) 
  g3697/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     515    (-,-) 
  g3637/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     586    (-,-) 
  g3635/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     658    (-,-) 
  g3633/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     730    (-,-) 
  g3632/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     802    (-,-) 
  g3631/z          (u)     in_0->z F     unmapped_complex2     63  4.0     0   158     960    (-,-) 
  g3594/z          (u)     in_0->z R     unmapped_complex2      1  0.5     0    72    1032    (-,-) 
  Out_reg[62]/d    <<<     -       R     unmapped_d_flop        1    -     -     0    1032    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

