<stg><name>streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.3</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp1, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:2 %br_ln231 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %codeRepl, i1 0, void %.critedge255._crit_edge, i1 1, void

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:1 %t17 = phi i6 0, void %codeRepl, i6 %t, void %.critedge255._crit_edge, i6 0, void

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:2 %br_ln0 = br i1 %do_init, void %.split, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp1, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:2 %br_ln231 = br void %.split

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:0 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split:3 %fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %temp, i32 1

]]></Node>
<StgValue><ssdm name="fifo_has_next_sample"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:4 %t = add i6 %t17, i6 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:5 %br_ln237 = br i1 %fifo_has_next_sample, void %.critedge255, void

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1">
<![CDATA[
.critedge255:0 %delay_line_stall_1_load = load i1 %delay_line_stall_1

]]></Node>
<StgValue><ssdm name="delay_line_stall_1_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255:1 %br_ln281 = br i1 %delay_line_stall_1_load, void %.critedge255._crit_edge5, void %.critedge255._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:0 %temp_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %temp

]]></Node>
<StgValue><ssdm name="temp_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="128">
<![CDATA[
:1 %trunc_ln145 = trunc i128 %temp_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln145_s = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln145_4 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 64, i32 85

]]></Node>
<StgValue><ssdm name="trunc_ln145_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln145_5 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 96, i32 117

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1">
<![CDATA[
:5 %control_count_V_1_load = load i1 %control_count_V_1

]]></Node>
<StgValue><ssdm name="control_count_V_1_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %store_ln241 = store i1 %control_count_V_1_load, i1 %control_bits_V_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3">
<![CDATA[
:7 %pf_count_V_1_load = load i3 %pf_count_V_1

]]></Node>
<StgValue><ssdm name="pf_count_V_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %icmp_ln1049 = icmp_eq  i3 %pf_count_V_1_load, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln1049"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln243 = br i1 %icmp_ln1049, void, void %.critedge254

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="icmp_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0 %add_ln870 = add i3 %pf_count_V_1_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="icmp_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:1 %store_ln870 = store i3 %add_ln870, i3 %pf_count_V_1

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="icmp_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln250 = br void %.critedge255.thread

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="icmp_ln1049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
.critedge254:0 %store_ln244 = store i3 0, i3 %pf_count_V_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="icmp_ln1049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge254:1 %xor_ln251 = xor i1 %control_count_V_1_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln251"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="icmp_ln1049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.critedge254:2 %store_ln252 = store i1 %xor_ln251, i1 %control_count_V_1

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="icmp_ln1049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.critedge254:3 %br_ln255 = br void %.critedge255.thread

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5">
<![CDATA[
.critedge255.thread:0 %sample_in_read_count_V_1_load = load i5 %sample_in_read_count_V_1

]]></Node>
<StgValue><ssdm name="sample_in_read_count_V_1_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge255.thread:1 %add_ln870_4 = add i5 %sample_in_read_count_V_1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln870_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge255.thread:2 %icmp_ln256 = icmp_ne  i5 %sample_in_read_count_V_1_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
.critedge255.thread:3 %store_ln870 = store i5 %add_ln870_4, i5 %sample_in_read_count_V_1

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge255.thread:4 %store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_1

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.critedge255.thread:5 %br_ln281 = br void %.critedge255._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.critedge257:0 %br_ln310 = br void %.critedge255._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge255._crit_edge:0 %icmp_ln231 = icmp_eq  i6 %t17, i6 47

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255._crit_edge:1 %br_ln231 = br i1 %icmp_ln231, void %rewind_header, void

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln316 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:0 %arrayidx_0_01_load_0_i365 = phi i22 %trunc_ln145_4, void %.critedge255.thread, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="arrayidx_0_01_load_0_i365"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:1 %arrayidx_0_11_load_0_i364 = phi i22 %trunc_ln145_5, void %.critedge255.thread, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="arrayidx_0_11_load_0_i364"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:2 %temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge255.thread, i1 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:3 %temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i22 %trunc_ln145, void %.critedge255.thread, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:4 %temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i22 %trunc_ln145_s, void %.critedge255.thread, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="45" op_0_bw="45" op_1_bw="1" op_2_bw="22" op_3_bw="22">
<![CDATA[
.critedge255._crit_edge5:5 %p_s = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %temp_tagged_mux_chain_input_valid_0, i22 %arrayidx_0_11_load_0_i364, i22 %arrayidx_0_01_load_0_i365

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="45" op_0_bw="45" op_1_bw="45" op_2_bw="45" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:6 %p_2 = memshiftread i45 @_ssdm_op_MemShiftRead.[8 x i45]P0A, i45 7, i45 %p_s, i1 1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="45">
<![CDATA[
.critedge255._crit_edge5:7 %temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i45 %p_2

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge255._crit_edge5:8 %temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_2, i32 22, i32 43

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
.critedge255._crit_edge5:9 %temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_2, i32 44

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.critedge255._crit_edge5:10 %control_bits_V_1_load = load i1 %control_bits_V_1

]]></Node>
<StgValue><ssdm name="control_bits_V_1_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1">
<![CDATA[
.critedge255._crit_edge5:11 %zext_ln66 = zext i1 %control_bits_V_1_load

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:12 %DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[8 x i32]P0A, i32 7, i32 %zext_ln66, i1 1

]]></Node>
<StgValue><ssdm name="DataOut"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:13 %select_ln68 = select i1 %control_bits_V_1_load, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:14 %select_ln68_9 = select i1 %control_bits_V_1_load, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0

]]></Node>
<StgValue><ssdm name="select_ln68_9"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge255._crit_edge5:15 %select_ln68_10 = select i1 %control_bits_V_1_load, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0

]]></Node>
<StgValue><ssdm name="select_ln68_10"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32">
<![CDATA[
.critedge255._crit_edge5:16 %trunc_ln79 = trunc i32 %DataOut

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:17 %select_ln79 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:18 %select_ln79_9 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0

]]></Node>
<StgValue><ssdm name="select_ln79_9"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge255._crit_edge5:19 %select_ln79_10 = select i1 %trunc_ln79, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0

]]></Node>
<StgValue><ssdm name="select_ln79_10"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="45" op_0_bw="45" op_1_bw="1" op_2_bw="22" op_3_bw="22">
<![CDATA[
.critedge255._crit_edge5:20 %p_3 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %select_ln68_10, i22 %select_ln68_9, i22 %select_ln68

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="45" op_0_bw="45" op_1_bw="45" op_2_bw="45" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:21 %p_4 = memshiftread i45 @_ssdm_op_MemShiftRead.[8 x i45]P0A, i45 7, i45 %p_3, i1 1

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="45">
<![CDATA[
.critedge255._crit_edge5:22 %trunc_ln130 = trunc i45 %p_4

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge255._crit_edge5:23 %lshr_ln130_s = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_4, i32 22, i32 43

]]></Node>
<StgValue><ssdm name="lshr_ln130_s"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
.critedge255._crit_edge5:24 %valid_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_4, i32 44

]]></Node>
<StgValue><ssdm name="valid_flag"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge255._crit_edge5:25 %and_ln297 = and i1 %select_ln79_10, i1 %valid_flag

]]></Node>
<StgValue><ssdm name="and_ln297"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255._crit_edge5:26 %br_ln297 = br i1 %and_ln297, void %.critedge257, void

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="22">
<![CDATA[
:0 %zext_ln174 = zext i22 %lshr_ln130_s

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="118" op_0_bw="118" op_1_bw="22" op_2_bw="10" op_3_bw="22" op_4_bw="32" op_5_bw="10" op_6_bw="22">
<![CDATA[
:1 %tmp = bitconcatenate i118 @_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22, i22 %select_ln79_9, i10 0, i22 %select_ln79, i32 %zext_ln174, i10 0, i22 %trunc_ln130

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="118">
<![CDATA[
:2 %zext_ln174_7 = zext i118 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln174_7"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %temp1, i128 %zext_ln174_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_1_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln309 = br void %.critedge257

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:0 %return_ln316 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
