TimeQuest Timing Analyzer report for phase_shift
Thu Jun 06 21:57:28 2019
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'point[0]'
 13. Slow Model Hold: 'point[0]'
 14. Slow Model Hold: 'clk'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'point[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'point[0]'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'point[0]'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'point[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; phase_shift                                       ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C5T144C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }      ;
; point[0]   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { point[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 141.38 MHz ; 141.38 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk      ; -6.073 ; -416.337      ;
; point[0] ; -1.197 ; -8.769        ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; point[0] ; 0.102 ; 0.000         ;
; clk      ; 0.499 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clk      ; -2.567 ; -416.041           ;
; point[0] ; -1.777 ; -1.777             ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -6.073 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.789      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.995 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.711      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.975 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.691      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.965 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.681      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.960 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.676      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.620      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.872 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.587      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.870 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.586      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.794 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; clk          ; clk         ; 1.000        ; -0.239     ; 6.509      ;
; -5.791 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[8] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.238     ; 6.507      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'point[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -1.197 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 5.079      ; 5.923      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.944 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 5.082      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.931 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.624      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.929 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 5.078      ; 5.605      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.919 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 5.096      ; 5.662      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.805 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 5.086      ; 5.538      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.564 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.257      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.521 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 5.095      ; 5.263      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 5.085      ; 5.198      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 5.090      ; 5.235      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.491 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 5.088      ; 5.226      ;
; -0.455 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 5.087      ; 5.189      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'point[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.102 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 5.087      ; 5.189      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.113 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 5.085      ; 5.198      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.138 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 5.088      ; 5.226      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.145 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 5.090      ; 5.235      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.162 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.257      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 5.095      ; 5.263      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.452 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 5.086      ; 5.538      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.527 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 5.078      ; 5.605      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.528 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.542 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 5.082      ; 5.624      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.566 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 5.096      ; 5.662      ;
; 0.844 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 0.000        ; 5.079      ; 5.923      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                         ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.740 ; rom_read:b2v_inst5|address_reg[7]                                                                                                            ; rom_read:b2v_inst5|address_reg[7]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.046      ;
; 0.753 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.059      ;
; 1.163 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.469      ;
; 1.165 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.471      ;
; 1.168 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.475      ;
; 1.172 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.479      ;
; 1.176 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; rom_read:b2v_inst5|address_reg[0]                                                                                                            ; rom_read:b2v_inst5|address_reg[0]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; rom_read:b2v_inst5|address_reg[2]                                                                                                            ; rom_read:b2v_inst5|address_reg[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; rom_read:b2v_inst5|address_reg[5]                                                                                                            ; rom_read:b2v_inst5|address_reg[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.187 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.493      ;
; 1.212 ; rom_read:b2v_inst5|address_reg[6]                                                                                                            ; rom_read:b2v_inst5|address_reg[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.518      ;
; 1.220 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.225 ; rom_read:b2v_inst5|address_reg[1]                                                                                                            ; rom_read:b2v_inst5|address_reg[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; rom_read:b2v_inst5|address_reg[3]                                                                                                            ; rom_read:b2v_inst5|address_reg[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; rom_read:b2v_inst5|address_reg[4]                                                                                                            ; rom_read:b2v_inst5|address_reg[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.532      ;
; 1.228 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.534      ;
; 1.229 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.535      ;
; 1.235 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.541      ;
; 1.237 ; phase_shift_control:b2v_inst4|state.WAIT                                                                                                     ; phase_shift_control:b2v_inst4|state.OUTPUT                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.543      ;
; 1.269 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[8] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[8]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.575      ;
; 1.378 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.158      ; 1.803      ;
; 1.395 ; rom_read:b2v_inst5|address_reg[0]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.764      ;
; 1.454 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                         ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.377      ; 2.137      ;
; 1.463 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                         ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.377      ; 2.146      ;
; 1.463 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                         ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.377      ; 2.146      ;
; 1.529 ; phase_shift_control:b2v_inst4|state.OUTPUT                                                                                                   ; phase_shift_control:b2v_inst4|state.CLEAR                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.908      ;
; 1.642 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.948      ;
; 1.651 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.957      ;
; 1.654 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.960      ;
; 1.655 ; rom_read:b2v_inst5|address_reg[0]                                                                                                            ; rom_read:b2v_inst5|address_reg[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; rom_read:b2v_inst5|address_reg[2]                                                                                                            ; rom_read:b2v_inst5|address_reg[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.962      ;
; 1.659 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.965      ;
; 1.692 ; rom_read:b2v_inst5|address_reg[6]                                                                                                            ; rom_read:b2v_inst5|address_reg[7]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.998      ;
; 1.700 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.006      ;
; 1.705 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; rom_read:b2v_inst5|address_reg[1]                                                                                                            ; rom_read:b2v_inst5|address_reg[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; rom_read:b2v_inst5|address_reg[4]                                                                                                            ; rom_read:b2v_inst5|address_reg[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; rom_read:b2v_inst5|address_reg[3]                                                                                                            ; rom_read:b2v_inst5|address_reg[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.012      ;
; 1.715 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.021      ;
; 1.737 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.043      ;
; 1.740 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.046      ;
; 1.741 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; rom_read:b2v_inst5|address_reg[0]                                                                                                            ; rom_read:b2v_inst5|address_reg[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; rom_read:b2v_inst5|address_reg[2]                                                                                                            ; rom_read:b2v_inst5|address_reg[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.048      ;
; 1.745 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.158      ; 2.170      ;
; 1.745 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.051      ;
; 1.753 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.059      ;
; 1.755 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.158      ; 2.180      ;
; 1.766 ; rom_read:b2v_inst5|address_reg[2]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 2.135      ;
; 1.766 ; rom_read:b2v_inst5|address_reg[5]                                                                                                            ; rom_read:b2v_inst5|address_reg[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 2.072      ;
; 1.766 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.072      ;
; 1.770 ; rom_read:b2v_inst5|address_reg[7]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 2.139      ;
; 1.773 ; rom_read:b2v_inst5|address_reg[1]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 2.142      ;
; 1.775 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[8]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.081      ;
; 1.778 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg7 ; clk          ; clk         ; 0.000        ; 0.158      ; 2.203      ;
; 1.784 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.158      ; 2.209      ;
; 1.786 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.092      ;
; 1.791 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; rom_read:b2v_inst5|address_reg[1]                                                                                                            ; rom_read:b2v_inst5|address_reg[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 2.097      ;
; 1.792 ; rom_read:b2v_inst5|address_reg[4]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 2.161      ;
; 1.792 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 2.098      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a10~portb_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a10~portb_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a11~portb_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a11~portb_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a8~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a8~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_address_reg1 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'point[0]'                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; point[0] ; Rise       ; point[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~11|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~11|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~11|cout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~11|cout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~13|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~13|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~13|cout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~13|cout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~14|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~14|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~14|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~14|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~1|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~1|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~7|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~7|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~7|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~7|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~9|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~9|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~9|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~9|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|Selector1~1clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|Selector1~1clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|Selector1~1clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|Selector1~1clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|Selector1~1|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|Selector1~1|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|Selector1~1|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|Selector1~1|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[0]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[0]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[10]|datac               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[10]|datac               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[11]|datac               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[11]|datac               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[1]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[1]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[2]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[2]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[3]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[3]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[4]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[4]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[5]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[5]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[6]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[6]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[7]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[7]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[8]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[8]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[9]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[9]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[10] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[10] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[11] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[11] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[1]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[1]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[2]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[3]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[3]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[4]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[4]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[5]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[6]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[6]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[7]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[7]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[8]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[8]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[9]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; point[0]|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; point[0]|combout                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; point[*]  ; clk        ; 10.243 ; 10.243 ; Rise       ; clk             ;
;  point[0] ; clk        ; 5.541  ; 5.541  ; Rise       ; clk             ;
;  point[1] ; clk        ; 9.966  ; 9.966  ; Rise       ; clk             ;
;  point[2] ; clk        ; 10.243 ; 10.243 ; Rise       ; clk             ;
;  point[3] ; clk        ; 4.669  ; 4.669  ; Rise       ; clk             ;
;  point[4] ; clk        ; 4.521  ; 4.521  ; Rise       ; clk             ;
;  point[5] ; clk        ; 5.001  ; 5.001  ; Rise       ; clk             ;
;  point[6] ; clk        ; 9.797  ; 9.797  ; Rise       ; clk             ;
;  point[7] ; clk        ; 8.778  ; 8.778  ; Rise       ; clk             ;
; rst_n     ; clk        ; 10.230 ; 10.230 ; Rise       ; clk             ;
; set_flag  ; clk        ; 9.557  ; 9.557  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; point[*]  ; clk        ; -1.298 ; -1.298 ; Rise       ; clk             ;
;  point[0] ; clk        ; -2.318 ; -2.318 ; Rise       ; clk             ;
;  point[1] ; clk        ; -6.743 ; -6.743 ; Rise       ; clk             ;
;  point[2] ; clk        ; -7.020 ; -7.020 ; Rise       ; clk             ;
;  point[3] ; clk        ; -1.446 ; -1.446 ; Rise       ; clk             ;
;  point[4] ; clk        ; -1.298 ; -1.298 ; Rise       ; clk             ;
;  point[5] ; clk        ; -1.778 ; -1.778 ; Rise       ; clk             ;
;  point[6] ; clk        ; -6.574 ; -6.574 ; Rise       ; clk             ;
;  point[7] ; clk        ; -5.555 ; -5.555 ; Rise       ; clk             ;
; rst_n     ; clk        ; -4.607 ; -4.607 ; Rise       ; clk             ;
; set_flag  ; clk        ; -4.779 ; -4.779 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; q[*]          ; clk        ; 14.336 ; 14.336 ; Rise       ; clk             ;
;  q[0]         ; clk        ; 12.314 ; 12.314 ; Rise       ; clk             ;
;  q[1]         ; clk        ; 10.972 ; 10.972 ; Rise       ; clk             ;
;  q[2]         ; clk        ; 12.609 ; 12.609 ; Rise       ; clk             ;
;  q[3]         ; clk        ; 10.963 ; 10.963 ; Rise       ; clk             ;
;  q[4]         ; clk        ; 12.963 ; 12.963 ; Rise       ; clk             ;
;  q[5]         ; clk        ; 11.605 ; 11.605 ; Rise       ; clk             ;
;  q[6]         ; clk        ; 11.411 ; 11.411 ; Rise       ; clk             ;
;  q[7]         ; clk        ; 12.062 ; 12.062 ; Rise       ; clk             ;
;  q[8]         ; clk        ; 14.336 ; 14.336 ; Rise       ; clk             ;
;  q[9]         ; clk        ; 11.575 ; 11.575 ; Rise       ; clk             ;
;  q[10]        ; clk        ; 11.319 ; 11.319 ; Rise       ; clk             ;
;  q[11]        ; clk        ; 12.490 ; 12.490 ; Rise       ; clk             ;
; data_out[*]   ; point[0]   ; 13.513 ; 13.513 ; Rise       ; point[0]        ;
;  data_out[0]  ; point[0]   ; 13.160 ; 13.160 ; Rise       ; point[0]        ;
;  data_out[1]  ; point[0]   ; 13.048 ; 13.048 ; Rise       ; point[0]        ;
;  data_out[2]  ; point[0]   ; 12.414 ; 12.414 ; Rise       ; point[0]        ;
;  data_out[3]  ; point[0]   ; 12.404 ; 12.404 ; Rise       ; point[0]        ;
;  data_out[4]  ; point[0]   ; 12.443 ; 12.443 ; Rise       ; point[0]        ;
;  data_out[5]  ; point[0]   ; 13.364 ; 13.364 ; Rise       ; point[0]        ;
;  data_out[6]  ; point[0]   ; 13.209 ; 13.209 ; Rise       ; point[0]        ;
;  data_out[7]  ; point[0]   ; 12.639 ; 12.639 ; Rise       ; point[0]        ;
;  data_out[8]  ; point[0]   ; 13.166 ; 13.166 ; Rise       ; point[0]        ;
;  data_out[9]  ; point[0]   ; 12.896 ; 12.896 ; Rise       ; point[0]        ;
;  data_out[10] ; point[0]   ; 13.513 ; 13.513 ; Rise       ; point[0]        ;
;  data_out[11] ; point[0]   ; 13.351 ; 13.351 ; Rise       ; point[0]        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; q[*]          ; clk        ; 10.963 ; 10.963 ; Rise       ; clk             ;
;  q[0]         ; clk        ; 12.314 ; 12.314 ; Rise       ; clk             ;
;  q[1]         ; clk        ; 10.972 ; 10.972 ; Rise       ; clk             ;
;  q[2]         ; clk        ; 12.609 ; 12.609 ; Rise       ; clk             ;
;  q[3]         ; clk        ; 10.963 ; 10.963 ; Rise       ; clk             ;
;  q[4]         ; clk        ; 12.963 ; 12.963 ; Rise       ; clk             ;
;  q[5]         ; clk        ; 11.605 ; 11.605 ; Rise       ; clk             ;
;  q[6]         ; clk        ; 11.411 ; 11.411 ; Rise       ; clk             ;
;  q[7]         ; clk        ; 12.062 ; 12.062 ; Rise       ; clk             ;
;  q[8]         ; clk        ; 14.336 ; 14.336 ; Rise       ; clk             ;
;  q[9]         ; clk        ; 11.575 ; 11.575 ; Rise       ; clk             ;
;  q[10]        ; clk        ; 11.319 ; 11.319 ; Rise       ; clk             ;
;  q[11]        ; clk        ; 12.490 ; 12.490 ; Rise       ; clk             ;
; data_out[*]   ; point[0]   ; 12.404 ; 12.404 ; Rise       ; point[0]        ;
;  data_out[0]  ; point[0]   ; 13.160 ; 13.160 ; Rise       ; point[0]        ;
;  data_out[1]  ; point[0]   ; 13.048 ; 13.048 ; Rise       ; point[0]        ;
;  data_out[2]  ; point[0]   ; 12.414 ; 12.414 ; Rise       ; point[0]        ;
;  data_out[3]  ; point[0]   ; 12.404 ; 12.404 ; Rise       ; point[0]        ;
;  data_out[4]  ; point[0]   ; 12.443 ; 12.443 ; Rise       ; point[0]        ;
;  data_out[5]  ; point[0]   ; 13.364 ; 13.364 ; Rise       ; point[0]        ;
;  data_out[6]  ; point[0]   ; 13.209 ; 13.209 ; Rise       ; point[0]        ;
;  data_out[7]  ; point[0]   ; 12.639 ; 12.639 ; Rise       ; point[0]        ;
;  data_out[8]  ; point[0]   ; 13.166 ; 13.166 ; Rise       ; point[0]        ;
;  data_out[9]  ; point[0]   ; 12.896 ; 12.896 ; Rise       ; point[0]        ;
;  data_out[10] ; point[0]   ; 13.513 ; 13.513 ; Rise       ; point[0]        ;
;  data_out[11] ; point[0]   ; 13.351 ; 13.351 ; Rise       ; point[0]        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk      ; -1.805 ; -85.047       ;
; point[0] ; -0.502 ; -4.390        ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clk      ; 0.215 ; 0.000         ;
; point[0] ; 0.893 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clk      ; -1.627 ; -265.896           ;
; point[0] ; -1.222 ; -1.222             ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                       ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.805 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.803      ;
; -1.805 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.803      ;
; -1.805 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.803      ;
; -1.805 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.803      ;
; -1.805 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.803      ;
; -1.805 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.803      ;
; -1.805 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.803      ;
; -1.805 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.803      ;
; -1.688 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.686      ;
; -1.688 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.686      ;
; -1.688 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.686      ;
; -1.688 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.686      ;
; -1.688 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.686      ;
; -1.688 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.686      ;
; -1.688 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.686      ;
; -1.688 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.686      ;
; -1.676 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.674      ;
; -1.676 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.674      ;
; -1.676 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.674      ;
; -1.676 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.674      ;
; -1.676 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.674      ;
; -1.676 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.674      ;
; -1.676 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.674      ;
; -1.676 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.674      ;
; -1.671 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.669      ;
; -1.671 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.669      ;
; -1.671 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.669      ;
; -1.671 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.669      ;
; -1.671 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.669      ;
; -1.671 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.669      ;
; -1.671 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.669      ;
; -1.671 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.669      ;
; -1.670 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.668      ;
; -1.670 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.668      ;
; -1.670 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.668      ;
; -1.670 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.668      ;
; -1.670 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.668      ;
; -1.670 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.668      ;
; -1.670 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.668      ;
; -1.670 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.668      ;
; -1.663 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.661      ;
; -1.663 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.661      ;
; -1.663 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.661      ;
; -1.663 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.661      ;
; -1.663 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.661      ;
; -1.663 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.661      ;
; -1.663 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.661      ;
; -1.663 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.661      ;
; -1.659 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.657      ;
; -1.659 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.657      ;
; -1.659 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.657      ;
; -1.659 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.657      ;
; -1.659 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.657      ;
; -1.659 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.657      ;
; -1.659 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.657      ;
; -1.659 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.657      ;
; -1.658 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.656      ;
; -1.658 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.656      ;
; -1.658 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.656      ;
; -1.658 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.656      ;
; -1.658 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.656      ;
; -1.658 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.656      ;
; -1.658 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.656      ;
; -1.658 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.656      ;
; -1.656 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.654      ;
; -1.656 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.654      ;
; -1.656 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.654      ;
; -1.656 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.654      ;
; -1.656 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.654      ;
; -1.656 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.654      ;
; -1.656 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.654      ;
; -1.656 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7 ; clk          ; clk         ; 1.000        ; -0.001     ; 2.654      ;
; -1.577 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.572      ;
; -1.577 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.572      ;
; -1.577 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.572      ;
; -1.577 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.572      ;
; -1.577 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.572      ;
; -1.577 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.572      ;
; -1.577 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.572      ;
; -1.577 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg2 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.572      ;
; -1.571 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg1 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.569 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.564      ;
; -1.569 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.564      ;
; -1.569 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.564      ;
; -1.569 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.564      ;
; -1.569 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.564      ;
; -1.569 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.564      ;
; -1.569 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.564      ;
; -1.569 ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                    ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.004     ; 2.564      ;
; -1.457 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a1~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a2~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a3~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'point[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.502 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.602      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.436 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 1.000        ; 1.484      ; 2.523      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.433 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.543      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 1.000        ; 1.497      ; 2.521      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.422 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 1.000        ; 1.483      ; 2.508      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.377 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 1.000        ; 1.487      ; 2.477      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.314 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.413      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.308 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 1.000        ; 1.496      ; 2.417      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.300 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 1.000        ; 1.490      ; 2.403      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.295 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 1.000        ; 1.493      ; 2.401      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.291 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 1.000        ; 1.491      ; 2.395      ;
; -0.290 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 1.000        ; 1.489      ; 2.382      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                         ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; rom_read:b2v_inst5|address_reg[7]                                                                                                            ; rom_read:b2v_inst5|address_reg[7]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.243 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.273 ; phase_shift_control:b2v_inst4|state.OUTPUT                                                                                                   ; phase_shift_control:b2v_inst4|state.CLEAR                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.261      ; 0.686      ;
; 0.356 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; rom_read:b2v_inst5|address_reg[0]                                                                                                            ; rom_read:b2v_inst5|address_reg[0]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; rom_read:b2v_inst5|address_reg[2]                                                                                                            ; rom_read:b2v_inst5|address_reg[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; rom_read:b2v_inst5|address_reg[5]                                                                                                            ; rom_read:b2v_inst5|address_reg[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; rom_read:b2v_inst5|address_reg[6]                                                                                                            ; rom_read:b2v_inst5|address_reg[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; rom_read:b2v_inst5|address_reg[1]                                                                                                            ; rom_read:b2v_inst5|address_reg[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; rom_read:b2v_inst5|address_reg[3]                                                                                                            ; rom_read:b2v_inst5|address_reg[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; rom_read:b2v_inst5|address_reg[4]                                                                                                            ; rom_read:b2v_inst5|address_reg[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; phase_shift_control:b2v_inst4|state.WAIT                                                                                                     ; phase_shift_control:b2v_inst4|state.OUTPUT                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.390 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[8] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[8]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.542      ;
; 0.399 ; rom_read:b2v_inst5|address_reg[0]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.600      ;
; 0.412 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.076      ; 0.626      ;
; 0.425 ; phase_shift_control:b2v_inst4|state.WAIT                                                                                                     ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.261      ; 0.838      ;
; 0.426 ; phase_shift_control:b2v_inst4|state.OUTPUT                                                                                                   ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.261      ; 0.839      ;
; 0.494 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; rom_read:b2v_inst5|address_reg[0]                                                                                                            ; rom_read:b2v_inst5|address_reg[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; rom_read:b2v_inst5|address_reg[2]                                                                                                            ; rom_read:b2v_inst5|address_reg[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.506 ; rom_read:b2v_inst5|address_reg[6]                                                                                                            ; rom_read:b2v_inst5|address_reg[7]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; rom_read:b2v_inst5|address_reg[1]                                                                                                            ; rom_read:b2v_inst5|address_reg[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; rom_read:b2v_inst5|address_reg[4]                                                                                                            ; rom_read:b2v_inst5|address_reg[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; rom_read:b2v_inst5|address_reg[3]                                                                                                            ; rom_read:b2v_inst5|address_reg[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; rom_read:b2v_inst5|address_reg[2]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.716      ;
; 0.515 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[7]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[8] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.123      ; 0.791      ;
; 0.517 ; rom_read:b2v_inst5|address_reg[7]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg7                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.718      ;
; 0.520 ; rom_read:b2v_inst5|address_reg[1]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.721      ;
; 0.526 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.076      ; 0.740      ;
; 0.528 ; rom_read:b2v_inst5|address_reg[4]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.729      ;
; 0.529 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.076      ; 0.743      ;
; 0.531 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[1] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[2]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[4]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[0] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; rom_read:b2v_inst5|address_reg[0]                                                                                                            ; rom_read:b2v_inst5|address_reg[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[0]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[2] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[6]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; rom_read:b2v_inst5|address_reg[2]                                                                                                            ; rom_read:b2v_inst5|address_reg[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[2]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[4]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[4] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.538 ; rom_read:b2v_inst5|address_reg[3]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.739      ;
; 0.539 ; rom_read:b2v_inst5|address_reg[6]                                                                                                            ; rom:b2v_inst3|altsyncram:altsyncram_component|altsyncram_tk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                     ; clk          ; clk         ; 0.000        ; 0.063      ; 0.740      ;
; 0.541 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[7]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg7 ; clk          ; clk         ; 0.000        ; 0.076      ; 0.755      ;
; 0.544 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.076      ; 0.758      ;
; 0.544 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[6]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[8]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[1]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[3]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; rom_read:b2v_inst5|address_reg[1]                                                                                                            ; rom_read:b2v_inst5|address_reg[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[1]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[3] ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[5]                        ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; rom_read:b2v_inst5|address_reg[3]                                                                                                            ; rom_read:b2v_inst5|address_reg[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[3]                              ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|cntr_ijb:wr_ptr|safe_q[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.699      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'point[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.893 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[11] ; clk          ; point[0]    ; 0.000        ; 1.489      ; 2.382      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.904 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[6]  ; clk          ; point[0]    ; 0.000        ; 1.491      ; 2.395      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.908 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[8]  ; clk          ; point[0]    ; 0.000        ; 1.493      ; 2.401      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.913 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[7]  ; clk          ; point[0]    ; 0.000        ; 1.490      ; 2.403      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.917 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[1]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.413      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.921 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[0]  ; clk          ; point[0]    ; 0.000        ; 1.496      ; 2.417      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 0.990 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[3]  ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.477      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.024 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[4]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.521      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.025 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[9]  ; clk          ; point[0]    ; 0.000        ; 1.483      ; 2.508      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.039 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[5]  ; clk          ; point[0]    ; 0.000        ; 1.484      ; 2.523      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.046 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ; phase_shift_control:b2v_inst4|data_out[2]  ; clk          ; point[0]    ; 0.000        ; 1.497      ; 2.543      ;
; 1.115 ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ; phase_shift_control:b2v_inst4|data_out[10] ; clk          ; point[0]    ; 0.000        ; 1.487      ; 2.602      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a10~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a10~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a11~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a11~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a1~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a1~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a2~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a2~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a4~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a4~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a5~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a5~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a7~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a7~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a8~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a8~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo:b2v_inst|scfifo:scfifo_component|scfifo_4t31:auto_generated|a_dpfifo_nk31:dpfifo|dpram_cv01:FIFOram|altsyncram_2vj1:altsyncram2|altsyncram_3pc1:altsyncram3|ram_block4a9~portb_address_reg1 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'point[0]'                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; point[0] ; Rise       ; point[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~11|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~11|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~11|cout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~11|cout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~13|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~13|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~13|cout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~13|cout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~14|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~14|cin                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~14|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~14|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~1|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~1|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~7|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~7|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~7|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~7|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|LessThan0~9|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|LessThan0~9|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|LessThan0~9|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|LessThan0~9|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|Selector1~1clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|Selector1~1clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|Selector1~1clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|Selector1~1clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|Selector1~1|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|Selector1~1|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; b2v_inst4|Selector1~1|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; b2v_inst4|Selector1~1|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[0]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[0]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[10]|datac               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[10]|datac               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[11]|datac               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[11]|datac               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[1]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[1]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[2]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[2]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[3]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[3]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[4]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[4]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[5]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[5]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[6]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[6]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[7]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[7]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[8]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[8]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Fall       ; b2v_inst4|data_out[9]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Fall       ; b2v_inst4|data_out[9]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[10] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[10] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[11] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[11] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[1]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[1]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[2]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[3]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[3]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[4]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[4]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[5]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[6]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[6]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[7]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[7]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[8]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[8]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[9]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; phase_shift_control:b2v_inst4|data_out[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; point[0] ; Rise       ; point[0]|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; point[0] ; Rise       ; point[0]|combout                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; point[*]  ; clk        ; 3.980 ; 3.980 ; Rise       ; clk             ;
;  point[0] ; clk        ; 1.455 ; 1.455 ; Rise       ; clk             ;
;  point[1] ; clk        ; 3.868 ; 3.868 ; Rise       ; clk             ;
;  point[2] ; clk        ; 3.980 ; 3.980 ; Rise       ; clk             ;
;  point[3] ; clk        ; 1.127 ; 1.127 ; Rise       ; clk             ;
;  point[4] ; clk        ; 1.074 ; 1.074 ; Rise       ; clk             ;
;  point[5] ; clk        ; 1.216 ; 1.216 ; Rise       ; clk             ;
;  point[6] ; clk        ; 3.763 ; 3.763 ; Rise       ; clk             ;
;  point[7] ; clk        ; 3.448 ; 3.448 ; Rise       ; clk             ;
; rst_n     ; clk        ; 3.995 ; 3.995 ; Rise       ; clk             ;
; set_flag  ; clk        ; 3.686 ; 3.686 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; point[*]  ; clk        ; -0.218 ; -0.218 ; Rise       ; clk             ;
;  point[0] ; clk        ; -0.599 ; -0.599 ; Rise       ; clk             ;
;  point[1] ; clk        ; -3.012 ; -3.012 ; Rise       ; clk             ;
;  point[2] ; clk        ; -3.124 ; -3.124 ; Rise       ; clk             ;
;  point[3] ; clk        ; -0.271 ; -0.271 ; Rise       ; clk             ;
;  point[4] ; clk        ; -0.218 ; -0.218 ; Rise       ; clk             ;
;  point[5] ; clk        ; -0.360 ; -0.360 ; Rise       ; clk             ;
;  point[6] ; clk        ; -2.907 ; -2.907 ; Rise       ; clk             ;
;  point[7] ; clk        ; -2.592 ; -2.592 ; Rise       ; clk             ;
; rst_n     ; clk        ; -2.170 ; -2.170 ; Rise       ; clk             ;
; set_flag  ; clk        ; -2.141 ; -2.141 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; q[*]          ; clk        ; 6.541 ; 6.541 ; Rise       ; clk             ;
;  q[0]         ; clk        ; 5.846 ; 5.846 ; Rise       ; clk             ;
;  q[1]         ; clk        ; 5.366 ; 5.366 ; Rise       ; clk             ;
;  q[2]         ; clk        ; 5.919 ; 5.919 ; Rise       ; clk             ;
;  q[3]         ; clk        ; 5.356 ; 5.356 ; Rise       ; clk             ;
;  q[4]         ; clk        ; 6.021 ; 6.021 ; Rise       ; clk             ;
;  q[5]         ; clk        ; 5.486 ; 5.486 ; Rise       ; clk             ;
;  q[6]         ; clk        ; 5.515 ; 5.515 ; Rise       ; clk             ;
;  q[7]         ; clk        ; 5.693 ; 5.693 ; Rise       ; clk             ;
;  q[8]         ; clk        ; 6.541 ; 6.541 ; Rise       ; clk             ;
;  q[9]         ; clk        ; 5.480 ; 5.480 ; Rise       ; clk             ;
;  q[10]        ; clk        ; 5.464 ; 5.464 ; Rise       ; clk             ;
;  q[11]        ; clk        ; 5.843 ; 5.843 ; Rise       ; clk             ;
; data_out[*]   ; point[0]   ; 5.267 ; 5.267 ; Rise       ; point[0]        ;
;  data_out[0]  ; point[0]   ; 5.147 ; 5.147 ; Rise       ; point[0]        ;
;  data_out[1]  ; point[0]   ; 5.157 ; 5.157 ; Rise       ; point[0]        ;
;  data_out[2]  ; point[0]   ; 4.918 ; 4.918 ; Rise       ; point[0]        ;
;  data_out[3]  ; point[0]   ; 4.905 ; 4.905 ; Rise       ; point[0]        ;
;  data_out[4]  ; point[0]   ; 4.931 ; 4.931 ; Rise       ; point[0]        ;
;  data_out[5]  ; point[0]   ; 5.267 ; 5.267 ; Rise       ; point[0]        ;
;  data_out[6]  ; point[0]   ; 5.139 ; 5.139 ; Rise       ; point[0]        ;
;  data_out[7]  ; point[0]   ; 4.905 ; 4.905 ; Rise       ; point[0]        ;
;  data_out[8]  ; point[0]   ; 5.143 ; 5.143 ; Rise       ; point[0]        ;
;  data_out[9]  ; point[0]   ; 5.096 ; 5.096 ; Rise       ; point[0]        ;
;  data_out[10] ; point[0]   ; 5.255 ; 5.255 ; Rise       ; point[0]        ;
;  data_out[11] ; point[0]   ; 5.254 ; 5.254 ; Rise       ; point[0]        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; q[*]          ; clk        ; 5.356 ; 5.356 ; Rise       ; clk             ;
;  q[0]         ; clk        ; 5.846 ; 5.846 ; Rise       ; clk             ;
;  q[1]         ; clk        ; 5.366 ; 5.366 ; Rise       ; clk             ;
;  q[2]         ; clk        ; 5.919 ; 5.919 ; Rise       ; clk             ;
;  q[3]         ; clk        ; 5.356 ; 5.356 ; Rise       ; clk             ;
;  q[4]         ; clk        ; 6.021 ; 6.021 ; Rise       ; clk             ;
;  q[5]         ; clk        ; 5.486 ; 5.486 ; Rise       ; clk             ;
;  q[6]         ; clk        ; 5.515 ; 5.515 ; Rise       ; clk             ;
;  q[7]         ; clk        ; 5.693 ; 5.693 ; Rise       ; clk             ;
;  q[8]         ; clk        ; 6.541 ; 6.541 ; Rise       ; clk             ;
;  q[9]         ; clk        ; 5.480 ; 5.480 ; Rise       ; clk             ;
;  q[10]        ; clk        ; 5.464 ; 5.464 ; Rise       ; clk             ;
;  q[11]        ; clk        ; 5.843 ; 5.843 ; Rise       ; clk             ;
; data_out[*]   ; point[0]   ; 4.905 ; 4.905 ; Rise       ; point[0]        ;
;  data_out[0]  ; point[0]   ; 5.147 ; 5.147 ; Rise       ; point[0]        ;
;  data_out[1]  ; point[0]   ; 5.157 ; 5.157 ; Rise       ; point[0]        ;
;  data_out[2]  ; point[0]   ; 4.918 ; 4.918 ; Rise       ; point[0]        ;
;  data_out[3]  ; point[0]   ; 4.905 ; 4.905 ; Rise       ; point[0]        ;
;  data_out[4]  ; point[0]   ; 4.931 ; 4.931 ; Rise       ; point[0]        ;
;  data_out[5]  ; point[0]   ; 5.267 ; 5.267 ; Rise       ; point[0]        ;
;  data_out[6]  ; point[0]   ; 5.139 ; 5.139 ; Rise       ; point[0]        ;
;  data_out[7]  ; point[0]   ; 4.905 ; 4.905 ; Rise       ; point[0]        ;
;  data_out[8]  ; point[0]   ; 5.143 ; 5.143 ; Rise       ; point[0]        ;
;  data_out[9]  ; point[0]   ; 5.096 ; 5.096 ; Rise       ; point[0]        ;
;  data_out[10] ; point[0]   ; 5.255 ; 5.255 ; Rise       ; point[0]        ;
;  data_out[11] ; point[0]   ; 5.254 ; 5.254 ; Rise       ; point[0]        ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.073   ; 0.102 ; N/A      ; N/A     ; -2.567              ;
;  clk             ; -6.073   ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  point[0]        ; -1.197   ; 0.102 ; N/A      ; N/A     ; -1.777              ;
; Design-wide TNS  ; -425.106 ; 0.0   ; 0.0      ; 0.0     ; -417.818            ;
;  clk             ; -416.337 ; 0.000 ; N/A      ; N/A     ; -416.041            ;
;  point[0]        ; -8.769   ; 0.000 ; N/A      ; N/A     ; -1.777              ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; point[*]  ; clk        ; 10.243 ; 10.243 ; Rise       ; clk             ;
;  point[0] ; clk        ; 5.541  ; 5.541  ; Rise       ; clk             ;
;  point[1] ; clk        ; 9.966  ; 9.966  ; Rise       ; clk             ;
;  point[2] ; clk        ; 10.243 ; 10.243 ; Rise       ; clk             ;
;  point[3] ; clk        ; 4.669  ; 4.669  ; Rise       ; clk             ;
;  point[4] ; clk        ; 4.521  ; 4.521  ; Rise       ; clk             ;
;  point[5] ; clk        ; 5.001  ; 5.001  ; Rise       ; clk             ;
;  point[6] ; clk        ; 9.797  ; 9.797  ; Rise       ; clk             ;
;  point[7] ; clk        ; 8.778  ; 8.778  ; Rise       ; clk             ;
; rst_n     ; clk        ; 10.230 ; 10.230 ; Rise       ; clk             ;
; set_flag  ; clk        ; 9.557  ; 9.557  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; point[*]  ; clk        ; -0.218 ; -0.218 ; Rise       ; clk             ;
;  point[0] ; clk        ; -0.599 ; -0.599 ; Rise       ; clk             ;
;  point[1] ; clk        ; -3.012 ; -3.012 ; Rise       ; clk             ;
;  point[2] ; clk        ; -3.124 ; -3.124 ; Rise       ; clk             ;
;  point[3] ; clk        ; -0.271 ; -0.271 ; Rise       ; clk             ;
;  point[4] ; clk        ; -0.218 ; -0.218 ; Rise       ; clk             ;
;  point[5] ; clk        ; -0.360 ; -0.360 ; Rise       ; clk             ;
;  point[6] ; clk        ; -2.907 ; -2.907 ; Rise       ; clk             ;
;  point[7] ; clk        ; -2.592 ; -2.592 ; Rise       ; clk             ;
; rst_n     ; clk        ; -2.170 ; -2.170 ; Rise       ; clk             ;
; set_flag  ; clk        ; -2.141 ; -2.141 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; q[*]          ; clk        ; 14.336 ; 14.336 ; Rise       ; clk             ;
;  q[0]         ; clk        ; 12.314 ; 12.314 ; Rise       ; clk             ;
;  q[1]         ; clk        ; 10.972 ; 10.972 ; Rise       ; clk             ;
;  q[2]         ; clk        ; 12.609 ; 12.609 ; Rise       ; clk             ;
;  q[3]         ; clk        ; 10.963 ; 10.963 ; Rise       ; clk             ;
;  q[4]         ; clk        ; 12.963 ; 12.963 ; Rise       ; clk             ;
;  q[5]         ; clk        ; 11.605 ; 11.605 ; Rise       ; clk             ;
;  q[6]         ; clk        ; 11.411 ; 11.411 ; Rise       ; clk             ;
;  q[7]         ; clk        ; 12.062 ; 12.062 ; Rise       ; clk             ;
;  q[8]         ; clk        ; 14.336 ; 14.336 ; Rise       ; clk             ;
;  q[9]         ; clk        ; 11.575 ; 11.575 ; Rise       ; clk             ;
;  q[10]        ; clk        ; 11.319 ; 11.319 ; Rise       ; clk             ;
;  q[11]        ; clk        ; 12.490 ; 12.490 ; Rise       ; clk             ;
; data_out[*]   ; point[0]   ; 13.513 ; 13.513 ; Rise       ; point[0]        ;
;  data_out[0]  ; point[0]   ; 13.160 ; 13.160 ; Rise       ; point[0]        ;
;  data_out[1]  ; point[0]   ; 13.048 ; 13.048 ; Rise       ; point[0]        ;
;  data_out[2]  ; point[0]   ; 12.414 ; 12.414 ; Rise       ; point[0]        ;
;  data_out[3]  ; point[0]   ; 12.404 ; 12.404 ; Rise       ; point[0]        ;
;  data_out[4]  ; point[0]   ; 12.443 ; 12.443 ; Rise       ; point[0]        ;
;  data_out[5]  ; point[0]   ; 13.364 ; 13.364 ; Rise       ; point[0]        ;
;  data_out[6]  ; point[0]   ; 13.209 ; 13.209 ; Rise       ; point[0]        ;
;  data_out[7]  ; point[0]   ; 12.639 ; 12.639 ; Rise       ; point[0]        ;
;  data_out[8]  ; point[0]   ; 13.166 ; 13.166 ; Rise       ; point[0]        ;
;  data_out[9]  ; point[0]   ; 12.896 ; 12.896 ; Rise       ; point[0]        ;
;  data_out[10] ; point[0]   ; 13.513 ; 13.513 ; Rise       ; point[0]        ;
;  data_out[11] ; point[0]   ; 13.351 ; 13.351 ; Rise       ; point[0]        ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; q[*]          ; clk        ; 5.356 ; 5.356 ; Rise       ; clk             ;
;  q[0]         ; clk        ; 5.846 ; 5.846 ; Rise       ; clk             ;
;  q[1]         ; clk        ; 5.366 ; 5.366 ; Rise       ; clk             ;
;  q[2]         ; clk        ; 5.919 ; 5.919 ; Rise       ; clk             ;
;  q[3]         ; clk        ; 5.356 ; 5.356 ; Rise       ; clk             ;
;  q[4]         ; clk        ; 6.021 ; 6.021 ; Rise       ; clk             ;
;  q[5]         ; clk        ; 5.486 ; 5.486 ; Rise       ; clk             ;
;  q[6]         ; clk        ; 5.515 ; 5.515 ; Rise       ; clk             ;
;  q[7]         ; clk        ; 5.693 ; 5.693 ; Rise       ; clk             ;
;  q[8]         ; clk        ; 6.541 ; 6.541 ; Rise       ; clk             ;
;  q[9]         ; clk        ; 5.480 ; 5.480 ; Rise       ; clk             ;
;  q[10]        ; clk        ; 5.464 ; 5.464 ; Rise       ; clk             ;
;  q[11]        ; clk        ; 5.843 ; 5.843 ; Rise       ; clk             ;
; data_out[*]   ; point[0]   ; 4.905 ; 4.905 ; Rise       ; point[0]        ;
;  data_out[0]  ; point[0]   ; 5.147 ; 5.147 ; Rise       ; point[0]        ;
;  data_out[1]  ; point[0]   ; 5.157 ; 5.157 ; Rise       ; point[0]        ;
;  data_out[2]  ; point[0]   ; 4.918 ; 4.918 ; Rise       ; point[0]        ;
;  data_out[3]  ; point[0]   ; 4.905 ; 4.905 ; Rise       ; point[0]        ;
;  data_out[4]  ; point[0]   ; 4.931 ; 4.931 ; Rise       ; point[0]        ;
;  data_out[5]  ; point[0]   ; 5.267 ; 5.267 ; Rise       ; point[0]        ;
;  data_out[6]  ; point[0]   ; 5.139 ; 5.139 ; Rise       ; point[0]        ;
;  data_out[7]  ; point[0]   ; 4.905 ; 4.905 ; Rise       ; point[0]        ;
;  data_out[8]  ; point[0]   ; 5.143 ; 5.143 ; Rise       ; point[0]        ;
;  data_out[9]  ; point[0]   ; 5.096 ; 5.096 ; Rise       ; point[0]        ;
;  data_out[10] ; point[0]   ; 5.255 ; 5.255 ; Rise       ; point[0]        ;
;  data_out[11] ; point[0]   ; 5.254 ; 5.254 ; Rise       ; point[0]        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1106     ; 0        ; 0        ; 0        ;
; point[0]   ; clk      ; 39       ; 39       ; 0        ; 0        ;
; clk        ; point[0] ; 108      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1106     ; 0        ; 0        ; 0        ;
; point[0]   ; clk      ; 39       ; 39       ; 0        ; 0        ;
; clk        ; point[0] ; 108      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 379   ; 379  ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 108   ; 108  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu Jun 06 21:57:24 2019
Info: Command: quartus_sta phase_shift -c phase_shift
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "b2v_inst4|data_out[0]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[1]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[2]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[3]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[4]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[5]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[6]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[7]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[8]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[9]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[10]|combout" is a latch
    Warning: Node "b2v_inst4|data_out[11]|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'phase_shift.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
    Info: create_clock -period 1.000 -name point[0] point[0]
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.073
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.073      -416.337 clk 
    Info:    -1.197        -8.769 point[0] 
Info: Worst-case hold slack is 0.102
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.102         0.000 point[0] 
    Info:     0.499         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -2.567
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.567      -416.041 clk 
    Info:    -1.777        -1.777 point[0] 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.805
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.805       -85.047 clk 
    Info:    -0.502        -4.390 point[0] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 clk 
    Info:     0.893         0.000 point[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.627
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.627      -265.896 clk 
    Info:    -1.222        -1.222 point[0] 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Thu Jun 06 21:57:28 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


