
LAB4_EX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004754  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08004860  08004860  00014860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048ec  080048ec  000200d4  2**0
                  CONTENTS
  4 .ARM          00000000  080048ec  080048ec  000200d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080048ec  080048ec  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048ec  080048ec  000148ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048f0  080048f0  000148f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  080048f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  200000d4  080049c8  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  080049c8  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120a3  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aee  00000000  00000000  000321a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d88  00000000  00000000  00034c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c60  00000000  00000000  00035a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018da9  00000000  00000000  00036678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011976  00000000  00000000  0004f421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089049  00000000  00000000  00060d97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e9de0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039fc  00000000  00000000  000e9e34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d4 	.word	0x200000d4
 8000128:	00000000 	.word	0x00000000
 800012c:	08004848 	.word	0x08004848

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d8 	.word	0x200000d8
 8000148:	08004848 	.word	0x08004848

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <isButtonPressed>:

int TimeOutForKeyPress = 500;
int button_flag[N0_OF_BUTTONS] = {0};
int button_long_pressed[N0_OF_BUTTONS] = {0};

int isButtonPressed(int index){
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1)
 8000164:	4a06      	ldr	r2, [pc, #24]	; (8000180 <isButtonPressed+0x24>)
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800016c:	2b01      	cmp	r3, #1
 800016e:	d101      	bne.n	8000174 <isButtonPressed+0x18>
		return 1;
 8000170:	2301      	movs	r3, #1
 8000172:	e000      	b.n	8000176 <isButtonPressed+0x1a>
	return 0;
 8000174:	2300      	movs	r3, #0
}
 8000176:	4618      	mov	r0, r3
 8000178:	370c      	adds	r7, #12
 800017a:	46bd      	mov	sp, r7
 800017c:	bc80      	pop	{r7}
 800017e:	4770      	bx	lr
 8000180:	200000f0 	.word	0x200000f0

08000184 <getKeyInput>:
	if(button_long_pressed[index] == 1)
		return 1;
	return 0;
}

void getKeyInput(){
 8000184:	b580      	push	{r7, lr}
 8000186:	b082      	sub	sp, #8
 8000188:	af00      	add	r7, sp, #0
	static int longPressCounter[N0_OF_BUTTONS] = {0};
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 800018a:	2300      	movs	r3, #0
 800018c:	607b      	str	r3, [r7, #4]
 800018e:	e012      	b.n	80001b6 <getKeyInput+0x32>
		KeyReg2[i] = KeyReg1[i];
 8000190:	4a57      	ldr	r2, [pc, #348]	; (80002f0 <getKeyInput+0x16c>)
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000198:	4956      	ldr	r1, [pc, #344]	; (80002f4 <getKeyInput+0x170>)
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80001a0:	4a55      	ldr	r2, [pc, #340]	; (80002f8 <getKeyInput+0x174>)
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a8:	4951      	ldr	r1, [pc, #324]	; (80002f0 <getKeyInput+0x16c>)
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	3301      	adds	r3, #1
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2b02      	cmp	r3, #2
 80001ba:	dde9      	ble.n	8000190 <getKeyInput+0xc>
	}
	KeyReg0[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 80001bc:	2140      	movs	r1, #64	; 0x40
 80001be:	484f      	ldr	r0, [pc, #316]	; (80002fc <getKeyInput+0x178>)
 80001c0:	f002 f87e 	bl	80022c0 <HAL_GPIO_ReadPin>
 80001c4:	4603      	mov	r3, r0
 80001c6:	461a      	mov	r2, r3
 80001c8:	4b4b      	ldr	r3, [pc, #300]	; (80002f8 <getKeyInput+0x174>)
 80001ca:	601a      	str	r2, [r3, #0]
	KeyReg0[1] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 80001cc:	2180      	movs	r1, #128	; 0x80
 80001ce:	484b      	ldr	r0, [pc, #300]	; (80002fc <getKeyInput+0x178>)
 80001d0:	f002 f876 	bl	80022c0 <HAL_GPIO_ReadPin>
 80001d4:	4603      	mov	r3, r0
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b47      	ldr	r3, [pc, #284]	; (80002f8 <getKeyInput+0x174>)
 80001da:	605a      	str	r2, [r3, #4]
	KeyReg0[2] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 80001dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001e0:	4846      	ldr	r0, [pc, #280]	; (80002fc <getKeyInput+0x178>)
 80001e2:	f002 f86d 	bl	80022c0 <HAL_GPIO_ReadPin>
 80001e6:	4603      	mov	r3, r0
 80001e8:	461a      	mov	r2, r3
 80001ea:	4b43      	ldr	r3, [pc, #268]	; (80002f8 <getKeyInput+0x174>)
 80001ec:	609a      	str	r2, [r3, #8]

	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001ee:	2300      	movs	r3, #0
 80001f0:	603b      	str	r3, [r7, #0]
 80001f2:	e075      	b.n	80002e0 <getKeyInput+0x15c>
		if((KeyReg1[i] == KeyReg0[i]) && (KeyReg2[i] == KeyReg1[i])){
 80001f4:	4a3e      	ldr	r2, [pc, #248]	; (80002f0 <getKeyInput+0x16c>)
 80001f6:	683b      	ldr	r3, [r7, #0]
 80001f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001fc:	493e      	ldr	r1, [pc, #248]	; (80002f8 <getKeyInput+0x174>)
 80001fe:	683b      	ldr	r3, [r7, #0]
 8000200:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000204:	429a      	cmp	r2, r3
 8000206:	d168      	bne.n	80002da <getKeyInput+0x156>
 8000208:	4a3a      	ldr	r2, [pc, #232]	; (80002f4 <getKeyInput+0x170>)
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000210:	4937      	ldr	r1, [pc, #220]	; (80002f0 <getKeyInput+0x16c>)
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000218:	429a      	cmp	r2, r3
 800021a:	d15e      	bne.n	80002da <getKeyInput+0x156>
			if(KeyReg2[i] != KeyReg3[i]){
 800021c:	4a35      	ldr	r2, [pc, #212]	; (80002f4 <getKeyInput+0x170>)
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000224:	4936      	ldr	r1, [pc, #216]	; (8000300 <getKeyInput+0x17c>)
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800022c:	429a      	cmp	r2, r3
 800022e:	d017      	beq.n	8000260 <getKeyInput+0xdc>
				KeyReg3[i] = KeyReg2[i];
 8000230:	4a30      	ldr	r2, [pc, #192]	; (80002f4 <getKeyInput+0x170>)
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000238:	4931      	ldr	r1, [pc, #196]	; (8000300 <getKeyInput+0x17c>)
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if(KeyReg3[i] == PRESSED_STATE){
 8000240:	4a2f      	ldr	r2, [pc, #188]	; (8000300 <getKeyInput+0x17c>)
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d121      	bne.n	8000290 <getKeyInput+0x10c>
					TimeOutForKeyPress = 500;
 800024c:	4b2d      	ldr	r3, [pc, #180]	; (8000304 <getKeyInput+0x180>)
 800024e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000252:	601a      	str	r2, [r3, #0]
					button_flag[i] = 1;
 8000254:	4a2c      	ldr	r2, [pc, #176]	; (8000308 <getKeyInput+0x184>)
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	2101      	movs	r1, #1
 800025a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800025e:	e017      	b.n	8000290 <getKeyInput+0x10c>
				}
			}
			else{
				TimeOutForKeyPress--;
 8000260:	4b28      	ldr	r3, [pc, #160]	; (8000304 <getKeyInput+0x180>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	3b01      	subs	r3, #1
 8000266:	4a27      	ldr	r2, [pc, #156]	; (8000304 <getKeyInput+0x180>)
 8000268:	6013      	str	r3, [r2, #0]
				if(TimeOutForKeyPress == 0){
 800026a:	4b26      	ldr	r3, [pc, #152]	; (8000304 <getKeyInput+0x180>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d10e      	bne.n	8000290 <getKeyInput+0x10c>
					TimeOutForKeyPress = 500;
 8000272:	4b24      	ldr	r3, [pc, #144]	; (8000304 <getKeyInput+0x180>)
 8000274:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000278:	601a      	str	r2, [r3, #0]

					if(KeyReg3[i] == PRESSED_STATE){
 800027a:	4a21      	ldr	r2, [pc, #132]	; (8000300 <getKeyInput+0x17c>)
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d104      	bne.n	8000290 <getKeyInput+0x10c>
						button_flag[i] = 1;
 8000286:	4a20      	ldr	r2, [pc, #128]	; (8000308 <getKeyInput+0x184>)
 8000288:	683b      	ldr	r3, [r7, #0]
 800028a:	2101      	movs	r1, #1
 800028c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					}
					//else release
				}
			}
			if(KeyReg3[i] == PRESSED_STATE){
 8000290:	4a1b      	ldr	r2, [pc, #108]	; (8000300 <getKeyInput+0x17c>)
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d119      	bne.n	80002d0 <getKeyInput+0x14c>
			  	longPressCounter[i]++;
 800029c:	4a1b      	ldr	r2, [pc, #108]	; (800030c <getKeyInput+0x188>)
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a4:	1c5a      	adds	r2, r3, #1
 80002a6:	4919      	ldr	r1, [pc, #100]	; (800030c <getKeyInput+0x188>)
 80002a8:	683b      	ldr	r3, [r7, #0]
 80002aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  	if(longPressCounter[i] >= 200){
 80002ae:	4a17      	ldr	r2, [pc, #92]	; (800030c <getKeyInput+0x188>)
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002b6:	2bc7      	cmp	r3, #199	; 0xc7
 80002b8:	dd0f      	ble.n	80002da <getKeyInput+0x156>
			  		button_flag[i] = 1;
 80002ba:	4a13      	ldr	r2, [pc, #76]	; (8000308 <getKeyInput+0x184>)
 80002bc:	683b      	ldr	r3, [r7, #0]
 80002be:	2101      	movs	r1, #1
 80002c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  		longPressCounter[i] = 190;
 80002c4:	4a11      	ldr	r2, [pc, #68]	; (800030c <getKeyInput+0x188>)
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	21be      	movs	r1, #190	; 0xbe
 80002ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002ce:	e004      	b.n	80002da <getKeyInput+0x156>
			  	}
			}
			else {
				longPressCounter[i] = 0;
 80002d0:	4a0e      	ldr	r2, [pc, #56]	; (800030c <getKeyInput+0x188>)
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	2100      	movs	r1, #0
 80002d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80002da:	683b      	ldr	r3, [r7, #0]
 80002dc:	3301      	adds	r3, #1
 80002de:	603b      	str	r3, [r7, #0]
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	2b02      	cmp	r3, #2
 80002e4:	dd86      	ble.n	80001f4 <getKeyInput+0x70>
			}
		}
	}
}
 80002e6:	bf00      	nop
 80002e8:	bf00      	nop
 80002ea:	3708      	adds	r7, #8
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	2000000c 	.word	0x2000000c
 80002f4:	20000018 	.word	0x20000018
 80002f8:	20000000 	.word	0x20000000
 80002fc:	40010800 	.word	0x40010800
 8000300:	20000024 	.word	0x20000024
 8000304:	20000030 	.word	0x20000030
 8000308:	200000f0 	.word	0x200000f0
 800030c:	200000fc 	.word	0x200000fc

08000310 <displayLED7SEG>:
#include "display7seg.h"

#define MODE 0
#define DUR 1

void displayLED7SEG(int number, int modify){
 8000310:	b580      	push	{r7, lr}
 8000312:	b08e      	sub	sp, #56	; 0x38
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	6039      	str	r1, [r7, #0]
	int div = number / 10;
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	4a6a      	ldr	r2, [pc, #424]	; (80004c8 <displayLED7SEG+0x1b8>)
 800031e:	fb82 1203 	smull	r1, r2, r2, r3
 8000322:	1092      	asrs	r2, r2, #2
 8000324:	17db      	asrs	r3, r3, #31
 8000326:	1ad3      	subs	r3, r2, r3
 8000328:	637b      	str	r3, [r7, #52]	; 0x34
	int mod = number % 10;
 800032a:	687a      	ldr	r2, [r7, #4]
 800032c:	4b66      	ldr	r3, [pc, #408]	; (80004c8 <displayLED7SEG+0x1b8>)
 800032e:	fb83 1302 	smull	r1, r3, r3, r2
 8000332:	1099      	asrs	r1, r3, #2
 8000334:	17d3      	asrs	r3, r2, #31
 8000336:	1ac9      	subs	r1, r1, r3
 8000338:	460b      	mov	r3, r1
 800033a:	009b      	lsls	r3, r3, #2
 800033c:	440b      	add	r3, r1
 800033e:	005b      	lsls	r3, r3, #1
 8000340:	1ad3      	subs	r3, r2, r3
 8000342:	633b      	str	r3, [r7, #48]	; 0x30

	int arr1[4] = {0};
 8000344:	f107 031c 	add.w	r3, r7, #28
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
 800034e:	609a      	str	r2, [r3, #8]
 8000350:	60da      	str	r2, [r3, #12]
	int arr2[4] = {0};
 8000352:	f107 030c 	add.w	r3, r7, #12
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	60da      	str	r2, [r3, #12]

	for(int i = 3; i >= 0; --i){
 8000360:	2303      	movs	r3, #3
 8000362:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000364:	e028      	b.n	80003b8 <displayLED7SEG+0xa8>
		arr1[i] = div % 2;
 8000366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000368:	2b00      	cmp	r3, #0
 800036a:	f003 0301 	and.w	r3, r3, #1
 800036e:	bfb8      	it	lt
 8000370:	425b      	neglt	r3, r3
 8000372:	461a      	mov	r2, r3
 8000374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000376:	009b      	lsls	r3, r3, #2
 8000378:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800037c:	440b      	add	r3, r1
 800037e:	f843 2c1c 	str.w	r2, [r3, #-28]
		div = div / 2;
 8000382:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000384:	0fda      	lsrs	r2, r3, #31
 8000386:	4413      	add	r3, r2
 8000388:	105b      	asrs	r3, r3, #1
 800038a:	637b      	str	r3, [r7, #52]	; 0x34

		arr2[i] = mod % 2;
 800038c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800038e:	2b00      	cmp	r3, #0
 8000390:	f003 0301 	and.w	r3, r3, #1
 8000394:	bfb8      	it	lt
 8000396:	425b      	neglt	r3, r3
 8000398:	461a      	mov	r2, r3
 800039a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800039c:	009b      	lsls	r3, r3, #2
 800039e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80003a2:	440b      	add	r3, r1
 80003a4:	f843 2c2c 	str.w	r2, [r3, #-44]
		mod = mod / 2;
 80003a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80003aa:	0fda      	lsrs	r2, r3, #31
 80003ac:	4413      	add	r3, r2
 80003ae:	105b      	asrs	r3, r3, #1
 80003b0:	633b      	str	r3, [r7, #48]	; 0x30
	for(int i = 3; i >= 0; --i){
 80003b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003b4:	3b01      	subs	r3, #1
 80003b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80003b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	dad3      	bge.n	8000366 <displayLED7SEG+0x56>
	}

	if(modify == MODE){
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d13b      	bne.n	800043c <displayLED7SEG+0x12c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, arr1[3]);
 80003c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003c6:	b2db      	uxtb	r3, r3
 80003c8:	461a      	mov	r2, r3
 80003ca:	2102      	movs	r1, #2
 80003cc:	483f      	ldr	r0, [pc, #252]	; (80004cc <displayLED7SEG+0x1bc>)
 80003ce:	f001 ff8e 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, arr1[2]);
 80003d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	461a      	mov	r2, r3
 80003d8:	2104      	movs	r1, #4
 80003da:	483c      	ldr	r0, [pc, #240]	; (80004cc <displayLED7SEG+0x1bc>)
 80003dc:	f001 ff87 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, arr1[1]);
 80003e0:	6a3b      	ldr	r3, [r7, #32]
 80003e2:	b2db      	uxtb	r3, r3
 80003e4:	461a      	mov	r2, r3
 80003e6:	2108      	movs	r1, #8
 80003e8:	4838      	ldr	r0, [pc, #224]	; (80004cc <displayLED7SEG+0x1bc>)
 80003ea:	f001 ff80 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, arr1[0]);
 80003ee:	69fb      	ldr	r3, [r7, #28]
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	461a      	mov	r2, r3
 80003f4:	2110      	movs	r1, #16
 80003f6:	4835      	ldr	r0, [pc, #212]	; (80004cc <displayLED7SEG+0x1bc>)
 80003f8:	f001 ff79 	bl	80022ee <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, arr2[3]);
 80003fc:	69bb      	ldr	r3, [r7, #24]
 80003fe:	b2db      	uxtb	r3, r3
 8000400:	461a      	mov	r2, r3
 8000402:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000406:	4831      	ldr	r0, [pc, #196]	; (80004cc <displayLED7SEG+0x1bc>)
 8000408:	f001 ff71 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, arr2[2]);
 800040c:	697b      	ldr	r3, [r7, #20]
 800040e:	b2db      	uxtb	r3, r3
 8000410:	461a      	mov	r2, r3
 8000412:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000416:	482d      	ldr	r0, [pc, #180]	; (80004cc <displayLED7SEG+0x1bc>)
 8000418:	f001 ff69 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, arr2[1]);
 800041c:	693b      	ldr	r3, [r7, #16]
 800041e:	b2db      	uxtb	r3, r3
 8000420:	461a      	mov	r2, r3
 8000422:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000426:	4829      	ldr	r0, [pc, #164]	; (80004cc <displayLED7SEG+0x1bc>)
 8000428:	f001 ff61 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, arr2[0]);
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	b2db      	uxtb	r3, r3
 8000430:	461a      	mov	r2, r3
 8000432:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000436:	4825      	ldr	r0, [pc, #148]	; (80004cc <displayLED7SEG+0x1bc>)
 8000438:	f001 ff59 	bl	80022ee <HAL_GPIO_WritePin>
	}
	if(modify == DUR){
 800043c:	683b      	ldr	r3, [r7, #0]
 800043e:	2b01      	cmp	r3, #1
 8000440:	d13d      	bne.n	80004be <displayLED7SEG+0x1ae>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, arr1[3]);
 8000442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000444:	b2db      	uxtb	r3, r3
 8000446:	461a      	mov	r2, r3
 8000448:	2140      	movs	r1, #64	; 0x40
 800044a:	4821      	ldr	r0, [pc, #132]	; (80004d0 <displayLED7SEG+0x1c0>)
 800044c:	f001 ff4f 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, arr1[2]);
 8000450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000452:	b2db      	uxtb	r3, r3
 8000454:	461a      	mov	r2, r3
 8000456:	2180      	movs	r1, #128	; 0x80
 8000458:	481d      	ldr	r0, [pc, #116]	; (80004d0 <displayLED7SEG+0x1c0>)
 800045a:	f001 ff48 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, arr1[1]);
 800045e:	6a3b      	ldr	r3, [r7, #32]
 8000460:	b2db      	uxtb	r3, r3
 8000462:	461a      	mov	r2, r3
 8000464:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000468:	4819      	ldr	r0, [pc, #100]	; (80004d0 <displayLED7SEG+0x1c0>)
 800046a:	f001 ff40 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, arr1[0]);
 800046e:	69fb      	ldr	r3, [r7, #28]
 8000470:	b2db      	uxtb	r3, r3
 8000472:	461a      	mov	r2, r3
 8000474:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000478:	4815      	ldr	r0, [pc, #84]	; (80004d0 <displayLED7SEG+0x1c0>)
 800047a:	f001 ff38 	bl	80022ee <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, arr2[3]);
 800047e:	69bb      	ldr	r3, [r7, #24]
 8000480:	b2db      	uxtb	r3, r3
 8000482:	461a      	mov	r2, r3
 8000484:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000488:	4811      	ldr	r0, [pc, #68]	; (80004d0 <displayLED7SEG+0x1c0>)
 800048a:	f001 ff30 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, arr2[2]);
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	b2db      	uxtb	r3, r3
 8000492:	461a      	mov	r2, r3
 8000494:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000498:	480d      	ldr	r0, [pc, #52]	; (80004d0 <displayLED7SEG+0x1c0>)
 800049a:	f001 ff28 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, arr2[1]);
 800049e:	693b      	ldr	r3, [r7, #16]
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	461a      	mov	r2, r3
 80004a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004a8:	4809      	ldr	r0, [pc, #36]	; (80004d0 <displayLED7SEG+0x1c0>)
 80004aa:	f001 ff20 	bl	80022ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, arr2[0]);
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	461a      	mov	r2, r3
 80004b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004b8:	4805      	ldr	r0, [pc, #20]	; (80004d0 <displayLED7SEG+0x1c0>)
 80004ba:	f001 ff18 	bl	80022ee <HAL_GPIO_WritePin>
	}
}
 80004be:	bf00      	nop
 80004c0:	3738      	adds	r7, #56	; 0x38
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	66666667 	.word	0x66666667
 80004cc:	40010800 	.word	0x40010800
 80004d0:	40010c00 	.word	0x40010c00

080004d4 <fsm_automatic>:
//		default: break;
//	}
//}


void fsm_automatic(){
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0

    int amber_dummy;
    int green_dummy;

    // Simulate timer_flag[2] with counter for toggling GPIOA pin
    if(counter2 >= 100){
 80004da:	4b87      	ldr	r3, [pc, #540]	; (80006f8 <fsm_automatic+0x224>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	2b63      	cmp	r3, #99	; 0x63
 80004e0:	dd06      	ble.n	80004f0 <fsm_automatic+0x1c>
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80004e2:	2120      	movs	r1, #32
 80004e4:	4885      	ldr	r0, [pc, #532]	; (80006fc <fsm_automatic+0x228>)
 80004e6:	f001 ff1a 	bl	800231e <HAL_GPIO_TogglePin>
        counter2 = 0;  // Reset the counter after action
 80004ea:	4b83      	ldr	r3, [pc, #524]	; (80006f8 <fsm_automatic+0x224>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	601a      	str	r2, [r3, #0]
    }

    // Switch-case for state machine logic
    switch(status){
 80004f0:	4b83      	ldr	r3, [pc, #524]	; (8000700 <fsm_automatic+0x22c>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	2b08      	cmp	r3, #8
 80004f6:	f200 81e1 	bhi.w	80008bc <fsm_automatic+0x3e8>
 80004fa:	a201      	add	r2, pc, #4	; (adr r2, 8000500 <fsm_automatic+0x2c>)
 80004fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000500:	08000525 	.word	0x08000525
 8000504:	080008bd 	.word	0x080008bd
 8000508:	080008bd 	.word	0x080008bd
 800050c:	080008bd 	.word	0x080008bd
 8000510:	080008bd 	.word	0x080008bd
 8000514:	0800056d 	.word	0x0800056d
 8000518:	08000633 	.word	0x08000633
 800051c:	08000735 	.word	0x08000735
 8000520:	080007f9 	.word	0x080007f9
        case INIT:
            status = RED_GREEN;
 8000524:	4b76      	ldr	r3, [pc, #472]	; (8000700 <fsm_automatic+0x22c>)
 8000526:	2205      	movs	r2, #5
 8000528:	601a      	str	r2, [r3, #0]
            counter1 = 100;  // Set counter to simulate timer
 800052a:	4b76      	ldr	r3, [pc, #472]	; (8000704 <fsm_automatic+0x230>)
 800052c:	2264      	movs	r2, #100	; 0x64
 800052e:	601a      	str	r2, [r3, #0]
            counter0 = 100;  // Set counter to simulate timer
 8000530:	4b75      	ldr	r3, [pc, #468]	; (8000708 <fsm_automatic+0x234>)
 8000532:	2264      	movs	r2, #100	; 0x64
 8000534:	601a      	str	r2, [r3, #0]
            clearAllLed();
 8000536:	f001 fa3f 	bl	80019b8 <clearAllLed>
            red = max_red;
 800053a:	4b74      	ldr	r3, [pc, #464]	; (800070c <fsm_automatic+0x238>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4a74      	ldr	r2, [pc, #464]	; (8000710 <fsm_automatic+0x23c>)
 8000540:	6013      	str	r3, [r2, #0]
            amber = max_amber;
 8000542:	4b74      	ldr	r3, [pc, #464]	; (8000714 <fsm_automatic+0x240>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a74      	ldr	r2, [pc, #464]	; (8000718 <fsm_automatic+0x244>)
 8000548:	6013      	str	r3, [r2, #0]
            green = max_green;
 800054a:	4b74      	ldr	r3, [pc, #464]	; (800071c <fsm_automatic+0x248>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a74      	ldr	r2, [pc, #464]	; (8000720 <fsm_automatic+0x24c>)
 8000550:	6013      	str	r3, [r2, #0]
            temp_red = max_red;
 8000552:	4b6e      	ldr	r3, [pc, #440]	; (800070c <fsm_automatic+0x238>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4a73      	ldr	r2, [pc, #460]	; (8000724 <fsm_automatic+0x250>)
 8000558:	6013      	str	r3, [r2, #0]
            temp_amber = max_amber;
 800055a:	4b6e      	ldr	r3, [pc, #440]	; (8000714 <fsm_automatic+0x240>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a72      	ldr	r2, [pc, #456]	; (8000728 <fsm_automatic+0x254>)
 8000560:	6013      	str	r3, [r2, #0]
            temp_green = max_green;
 8000562:	4b6e      	ldr	r3, [pc, #440]	; (800071c <fsm_automatic+0x248>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4a71      	ldr	r2, [pc, #452]	; (800072c <fsm_automatic+0x258>)
 8000568:	6013      	str	r3, [r2, #0]
            break;
 800056a:	e1b0      	b.n	80008ce <fsm_automatic+0x3fa>

        case RED_GREEN:
            led_red_green();
 800056c:	f001 fa48 	bl	8001a00 <led_red_green>

            // Replace timer_flag[0] with counter for periodic actions
            if(counter0 >= 100){
 8000570:	4b65      	ldr	r3, [pc, #404]	; (8000708 <fsm_automatic+0x234>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2b63      	cmp	r3, #99	; 0x63
 8000576:	dd1a      	ble.n	80005ae <fsm_automatic+0xda>
                --red;
 8000578:	4b65      	ldr	r3, [pc, #404]	; (8000710 <fsm_automatic+0x23c>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	3b01      	subs	r3, #1
 800057e:	4a64      	ldr	r2, [pc, #400]	; (8000710 <fsm_automatic+0x23c>)
 8000580:	6013      	str	r3, [r2, #0]
                --green;
 8000582:	4b67      	ldr	r3, [pc, #412]	; (8000720 <fsm_automatic+0x24c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	3b01      	subs	r3, #1
 8000588:	4a65      	ldr	r2, [pc, #404]	; (8000720 <fsm_automatic+0x24c>)
 800058a:	6013      	str	r3, [r2, #0]
                displayLED7SEG(red, 0);
 800058c:	4b60      	ldr	r3, [pc, #384]	; (8000710 <fsm_automatic+0x23c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2100      	movs	r1, #0
 8000592:	4618      	mov	r0, r3
 8000594:	f7ff febc 	bl	8000310 <displayLED7SEG>
                displayLED7SEG(green, 1);
 8000598:	4b61      	ldr	r3, [pc, #388]	; (8000720 <fsm_automatic+0x24c>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2101      	movs	r1, #1
 800059e:	4618      	mov	r0, r3
 80005a0:	f7ff feb6 	bl	8000310 <displayLED7SEG>
                controlTime_led();
 80005a4:	f001 fa6c 	bl	8001a80 <controlTime_led>
                counter0 = 0;  // Reset the counter after action
 80005a8:	4b57      	ldr	r3, [pc, #348]	; (8000708 <fsm_automatic+0x234>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
            }

            if(counter1 >= (amber * 100)){
 80005ae:	4b5a      	ldr	r3, [pc, #360]	; (8000718 <fsm_automatic+0x244>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2264      	movs	r2, #100	; 0x64
 80005b4:	fb02 f203 	mul.w	r2, r2, r3
 80005b8:	4b52      	ldr	r3, [pc, #328]	; (8000704 <fsm_automatic+0x230>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	429a      	cmp	r2, r3
 80005be:	dc0d      	bgt.n	80005dc <fsm_automatic+0x108>
                status = RED_AMBER;
 80005c0:	4b4f      	ldr	r3, [pc, #316]	; (8000700 <fsm_automatic+0x22c>)
 80005c2:	2206      	movs	r2, #6
 80005c4:	601a      	str	r2, [r3, #0]
                clearAllLed();
 80005c6:	f001 f9f7 	bl	80019b8 <clearAllLed>
                amber_dummy = amber * 100;
 80005ca:	4b53      	ldr	r3, [pc, #332]	; (8000718 <fsm_automatic+0x244>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2264      	movs	r2, #100	; 0x64
 80005d0:	fb02 f303 	mul.w	r3, r2, r3
 80005d4:	603b      	str	r3, [r7, #0]
                counter1 = 0;  // Reset the counter after action
 80005d6:	4b4b      	ldr	r3, [pc, #300]	; (8000704 <fsm_automatic+0x230>)
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
            }

            if(isButtonPressed(1)){
 80005dc:	2001      	movs	r0, #1
 80005de:	f7ff fdbd 	bl	800015c <isButtonPressed>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d011      	beq.n	800060c <fsm_automatic+0x138>
                status = MAN_RED_GREEN;
 80005e8:	4b45      	ldr	r3, [pc, #276]	; (8000700 <fsm_automatic+0x22c>)
 80005ea:	2209      	movs	r2, #9
 80005ec:	601a      	str	r2, [r3, #0]
                clearAllLed();
 80005ee:	f001 f9e3 	bl	80019b8 <clearAllLed>
                red = 10;
 80005f2:	4b47      	ldr	r3, [pc, #284]	; (8000710 <fsm_automatic+0x23c>)
 80005f4:	220a      	movs	r2, #10
 80005f6:	601a      	str	r2, [r3, #0]
                green = 10;
 80005f8:	4b49      	ldr	r3, [pc, #292]	; (8000720 <fsm_automatic+0x24c>)
 80005fa:	220a      	movs	r2, #10
 80005fc:	601a      	str	r2, [r3, #0]
                counter1 = 1000;  // Simulate a longer duration
 80005fe:	4b41      	ldr	r3, [pc, #260]	; (8000704 <fsm_automatic+0x230>)
 8000600:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000604:	601a      	str	r2, [r3, #0]
                button_flag[1] = 0;
 8000606:	4b4a      	ldr	r3, [pc, #296]	; (8000730 <fsm_automatic+0x25c>)
 8000608:	2200      	movs	r2, #0
 800060a:	605a      	str	r2, [r3, #4]
            }

            if(isButtonPressed(0)){
 800060c:	2000      	movs	r0, #0
 800060e:	f7ff fda5 	bl	800015c <isButtonPressed>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	f000 8153 	beq.w	80008c0 <fsm_automatic+0x3ec>
                status = MODE_2;
 800061a:	4b39      	ldr	r3, [pc, #228]	; (8000700 <fsm_automatic+0x22c>)
 800061c:	2202      	movs	r2, #2
 800061e:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000620:	f001 f9ca 	bl	80019b8 <clearAllLed>
                counter0 = 1;  // Reset the counter when switching mode
 8000624:	4b38      	ldr	r3, [pc, #224]	; (8000708 <fsm_automatic+0x234>)
 8000626:	2201      	movs	r2, #1
 8000628:	601a      	str	r2, [r3, #0]
                button_flag[0] = 0;
 800062a:	4b41      	ldr	r3, [pc, #260]	; (8000730 <fsm_automatic+0x25c>)
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
            }
            break;
 8000630:	e146      	b.n	80008c0 <fsm_automatic+0x3ec>

        case RED_AMBER:
            led_red_amber();
 8000632:	f001 f9f5 	bl	8001a20 <led_red_amber>

            // Replace timer_flag[0] with counter for periodic actions
            if(counter0 >= 100){
 8000636:	4b34      	ldr	r3, [pc, #208]	; (8000708 <fsm_automatic+0x234>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b63      	cmp	r3, #99	; 0x63
 800063c:	dd1a      	ble.n	8000674 <fsm_automatic+0x1a0>
                --red;
 800063e:	4b34      	ldr	r3, [pc, #208]	; (8000710 <fsm_automatic+0x23c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	3b01      	subs	r3, #1
 8000644:	4a32      	ldr	r2, [pc, #200]	; (8000710 <fsm_automatic+0x23c>)
 8000646:	6013      	str	r3, [r2, #0]
                --amber;
 8000648:	4b33      	ldr	r3, [pc, #204]	; (8000718 <fsm_automatic+0x244>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	3b01      	subs	r3, #1
 800064e:	4a32      	ldr	r2, [pc, #200]	; (8000718 <fsm_automatic+0x244>)
 8000650:	6013      	str	r3, [r2, #0]
                displayLED7SEG(red, 0);
 8000652:	4b2f      	ldr	r3, [pc, #188]	; (8000710 <fsm_automatic+0x23c>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2100      	movs	r1, #0
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff fe59 	bl	8000310 <displayLED7SEG>
                displayLED7SEG(amber, 1);
 800065e:	4b2e      	ldr	r3, [pc, #184]	; (8000718 <fsm_automatic+0x244>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2101      	movs	r1, #1
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff fe53 	bl	8000310 <displayLED7SEG>
                controlTime_led();
 800066a:	f001 fa09 	bl	8001a80 <controlTime_led>
                counter0 = 0;  // Reset the counter after action
 800066e:	4b26      	ldr	r3, [pc, #152]	; (8000708 <fsm_automatic+0x234>)
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
            }

            if(counter1 >= (green * 100)){
 8000674:	4b2a      	ldr	r3, [pc, #168]	; (8000720 <fsm_automatic+0x24c>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2264      	movs	r2, #100	; 0x64
 800067a:	fb02 f203 	mul.w	r2, r2, r3
 800067e:	4b21      	ldr	r3, [pc, #132]	; (8000704 <fsm_automatic+0x230>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	429a      	cmp	r2, r3
 8000684:	dc0d      	bgt.n	80006a2 <fsm_automatic+0x1ce>
                status = GREEN_RED;
 8000686:	4b1e      	ldr	r3, [pc, #120]	; (8000700 <fsm_automatic+0x22c>)
 8000688:	2207      	movs	r2, #7
 800068a:	601a      	str	r2, [r3, #0]
                clearAllLed();
 800068c:	f001 f994 	bl	80019b8 <clearAllLed>
                green_dummy = green * 100;
 8000690:	4b23      	ldr	r3, [pc, #140]	; (8000720 <fsm_automatic+0x24c>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2264      	movs	r2, #100	; 0x64
 8000696:	fb02 f303 	mul.w	r3, r2, r3
 800069a:	607b      	str	r3, [r7, #4]
                counter1 = 0;  // Reset the counter after action
 800069c:	4b19      	ldr	r3, [pc, #100]	; (8000704 <fsm_automatic+0x230>)
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
            }

            if(isButtonPressed(1)){
 80006a2:	2001      	movs	r0, #1
 80006a4:	f7ff fd5a 	bl	800015c <isButtonPressed>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d011      	beq.n	80006d2 <fsm_automatic+0x1fe>
                status = MAN_RED_AMBER;
 80006ae:	4b14      	ldr	r3, [pc, #80]	; (8000700 <fsm_automatic+0x22c>)
 80006b0:	220a      	movs	r2, #10
 80006b2:	601a      	str	r2, [r3, #0]
                clearAllLed();
 80006b4:	f001 f980 	bl	80019b8 <clearAllLed>
                red = 10;
 80006b8:	4b15      	ldr	r3, [pc, #84]	; (8000710 <fsm_automatic+0x23c>)
 80006ba:	220a      	movs	r2, #10
 80006bc:	601a      	str	r2, [r3, #0]
                amber = 10;
 80006be:	4b16      	ldr	r3, [pc, #88]	; (8000718 <fsm_automatic+0x244>)
 80006c0:	220a      	movs	r2, #10
 80006c2:	601a      	str	r2, [r3, #0]
                counter1 = 1000;  // Simulate a longer duration
 80006c4:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <fsm_automatic+0x230>)
 80006c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006ca:	601a      	str	r2, [r3, #0]
                button_flag[1] = 0;
 80006cc:	4b18      	ldr	r3, [pc, #96]	; (8000730 <fsm_automatic+0x25c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	605a      	str	r2, [r3, #4]
            }

            if(isButtonPressed(0)){
 80006d2:	2000      	movs	r0, #0
 80006d4:	f7ff fd42 	bl	800015c <isButtonPressed>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	f000 80f2 	beq.w	80008c4 <fsm_automatic+0x3f0>
                status = MODE_2;
 80006e0:	4b07      	ldr	r3, [pc, #28]	; (8000700 <fsm_automatic+0x22c>)
 80006e2:	2202      	movs	r2, #2
 80006e4:	601a      	str	r2, [r3, #0]
                clearAllLed();
 80006e6:	f001 f967 	bl	80019b8 <clearAllLed>
                counter0 = 1;  // Reset the counter when switching mode
 80006ea:	4b07      	ldr	r3, [pc, #28]	; (8000708 <fsm_automatic+0x234>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	601a      	str	r2, [r3, #0]
                button_flag[0] = 0;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <fsm_automatic+0x25c>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
            }
            break;
 80006f6:	e0e5      	b.n	80008c4 <fsm_automatic+0x3f0>
 80006f8:	20000108 	.word	0x20000108
 80006fc:	40010800 	.word	0x40010800
 8000700:	2000011c 	.word	0x2000011c
 8000704:	2000010c 	.word	0x2000010c
 8000708:	20000110 	.word	0x20000110
 800070c:	2000004c 	.word	0x2000004c
 8000710:	20000034 	.word	0x20000034
 8000714:	20000050 	.word	0x20000050
 8000718:	20000038 	.word	0x20000038
 800071c:	20000054 	.word	0x20000054
 8000720:	2000003c 	.word	0x2000003c
 8000724:	20000040 	.word	0x20000040
 8000728:	20000044 	.word	0x20000044
 800072c:	20000048 	.word	0x20000048
 8000730:	200000f0 	.word	0x200000f0

        case GREEN_RED:
            led_green_red();
 8000734:	f001 f984 	bl	8001a40 <led_green_red>

            // Replace timer_flag[0] with counter for periodic actions
            if(counter0 >= 100){
 8000738:	4b6e      	ldr	r3, [pc, #440]	; (80008f4 <fsm_automatic+0x420>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b63      	cmp	r3, #99	; 0x63
 800073e:	dd1a      	ble.n	8000776 <fsm_automatic+0x2a2>
                --red;
 8000740:	4b6d      	ldr	r3, [pc, #436]	; (80008f8 <fsm_automatic+0x424>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	3b01      	subs	r3, #1
 8000746:	4a6c      	ldr	r2, [pc, #432]	; (80008f8 <fsm_automatic+0x424>)
 8000748:	6013      	str	r3, [r2, #0]
                --green;
 800074a:	4b6c      	ldr	r3, [pc, #432]	; (80008fc <fsm_automatic+0x428>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	3b01      	subs	r3, #1
 8000750:	4a6a      	ldr	r2, [pc, #424]	; (80008fc <fsm_automatic+0x428>)
 8000752:	6013      	str	r3, [r2, #0]
                displayLED7SEG(green, 0);
 8000754:	4b69      	ldr	r3, [pc, #420]	; (80008fc <fsm_automatic+0x428>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff fdd8 	bl	8000310 <displayLED7SEG>
                displayLED7SEG(red, 1);
 8000760:	4b65      	ldr	r3, [pc, #404]	; (80008f8 <fsm_automatic+0x424>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2101      	movs	r1, #1
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff fdd2 	bl	8000310 <displayLED7SEG>
                controlTime_led();
 800076c:	f001 f988 	bl	8001a80 <controlTime_led>
                counter0 = 0;  // Reset the counter after action
 8000770:	4b60      	ldr	r3, [pc, #384]	; (80008f4 <fsm_automatic+0x420>)
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
            }

            if(counter1 >= (amber * 100)){
 8000776:	4b62      	ldr	r3, [pc, #392]	; (8000900 <fsm_automatic+0x42c>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	2264      	movs	r2, #100	; 0x64
 800077c:	fb02 f203 	mul.w	r2, r2, r3
 8000780:	4b60      	ldr	r3, [pc, #384]	; (8000904 <fsm_automatic+0x430>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	429a      	cmp	r2, r3
 8000786:	dc0d      	bgt.n	80007a4 <fsm_automatic+0x2d0>
                status = AMBER_RED;
 8000788:	4b5f      	ldr	r3, [pc, #380]	; (8000908 <fsm_automatic+0x434>)
 800078a:	2208      	movs	r2, #8
 800078c:	601a      	str	r2, [r3, #0]
                clearAllLed();
 800078e:	f001 f913 	bl	80019b8 <clearAllLed>
                amber_dummy = amber * 100;
 8000792:	4b5b      	ldr	r3, [pc, #364]	; (8000900 <fsm_automatic+0x42c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2264      	movs	r2, #100	; 0x64
 8000798:	fb02 f303 	mul.w	r3, r2, r3
 800079c:	603b      	str	r3, [r7, #0]
                counter1 = 0;  // Reset the counter after action
 800079e:	4b59      	ldr	r3, [pc, #356]	; (8000904 <fsm_automatic+0x430>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
            }

            if(isButtonPressed(1)){
 80007a4:	2001      	movs	r0, #1
 80007a6:	f7ff fcd9 	bl	800015c <isButtonPressed>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d011      	beq.n	80007d4 <fsm_automatic+0x300>
                status = MAN_GREEN_RED;
 80007b0:	4b55      	ldr	r3, [pc, #340]	; (8000908 <fsm_automatic+0x434>)
 80007b2:	220b      	movs	r2, #11
 80007b4:	601a      	str	r2, [r3, #0]
                clearAllLed();
 80007b6:	f001 f8ff 	bl	80019b8 <clearAllLed>
                red = 10;
 80007ba:	4b4f      	ldr	r3, [pc, #316]	; (80008f8 <fsm_automatic+0x424>)
 80007bc:	220a      	movs	r2, #10
 80007be:	601a      	str	r2, [r3, #0]
                green = 10;
 80007c0:	4b4e      	ldr	r3, [pc, #312]	; (80008fc <fsm_automatic+0x428>)
 80007c2:	220a      	movs	r2, #10
 80007c4:	601a      	str	r2, [r3, #0]
                counter1 = 1000;  // Simulate a longer duration
 80007c6:	4b4f      	ldr	r3, [pc, #316]	; (8000904 <fsm_automatic+0x430>)
 80007c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007cc:	601a      	str	r2, [r3, #0]
                button_flag[1] = 0;
 80007ce:	4b4f      	ldr	r3, [pc, #316]	; (800090c <fsm_automatic+0x438>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	605a      	str	r2, [r3, #4]
            }

            if(isButtonPressed(0)){
 80007d4:	2000      	movs	r0, #0
 80007d6:	f7ff fcc1 	bl	800015c <isButtonPressed>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d073      	beq.n	80008c8 <fsm_automatic+0x3f4>
                status = MODE_2;
 80007e0:	4b49      	ldr	r3, [pc, #292]	; (8000908 <fsm_automatic+0x434>)
 80007e2:	2202      	movs	r2, #2
 80007e4:	601a      	str	r2, [r3, #0]
                clearAllLed();
 80007e6:	f001 f8e7 	bl	80019b8 <clearAllLed>
                counter0 = 1;  // Reset the counter when switching mode
 80007ea:	4b42      	ldr	r3, [pc, #264]	; (80008f4 <fsm_automatic+0x420>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	601a      	str	r2, [r3, #0]
                button_flag[0] = 0;
 80007f0:	4b46      	ldr	r3, [pc, #280]	; (800090c <fsm_automatic+0x438>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
            }
            break;
 80007f6:	e067      	b.n	80008c8 <fsm_automatic+0x3f4>

        case AMBER_RED:
            led_amber_red();
 80007f8:	f001 f932 	bl	8001a60 <led_amber_red>

            // Replace timer_flag[0] with counter for periodic actions
            if(counter0 >= 100){
 80007fc:	4b3d      	ldr	r3, [pc, #244]	; (80008f4 <fsm_automatic+0x420>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2b63      	cmp	r3, #99	; 0x63
 8000802:	dd1a      	ble.n	800083a <fsm_automatic+0x366>
                --red;
 8000804:	4b3c      	ldr	r3, [pc, #240]	; (80008f8 <fsm_automatic+0x424>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3b01      	subs	r3, #1
 800080a:	4a3b      	ldr	r2, [pc, #236]	; (80008f8 <fsm_automatic+0x424>)
 800080c:	6013      	str	r3, [r2, #0]
                --amber;
 800080e:	4b3c      	ldr	r3, [pc, #240]	; (8000900 <fsm_automatic+0x42c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	3b01      	subs	r3, #1
 8000814:	4a3a      	ldr	r2, [pc, #232]	; (8000900 <fsm_automatic+0x42c>)
 8000816:	6013      	str	r3, [r2, #0]
                displayLED7SEG(amber, 0);
 8000818:	4b39      	ldr	r3, [pc, #228]	; (8000900 <fsm_automatic+0x42c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2100      	movs	r1, #0
 800081e:	4618      	mov	r0, r3
 8000820:	f7ff fd76 	bl	8000310 <displayLED7SEG>
                displayLED7SEG(red, 1);
 8000824:	4b34      	ldr	r3, [pc, #208]	; (80008f8 <fsm_automatic+0x424>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2101      	movs	r1, #1
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff fd70 	bl	8000310 <displayLED7SEG>
                controlTime_led();
 8000830:	f001 f926 	bl	8001a80 <controlTime_led>
                counter0 = 0;  // Reset the counter after action
 8000834:	4b2f      	ldr	r3, [pc, #188]	; (80008f4 <fsm_automatic+0x420>)
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
            }

            if(counter1 >= (green * 100)){
 800083a:	4b30      	ldr	r3, [pc, #192]	; (80008fc <fsm_automatic+0x428>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2264      	movs	r2, #100	; 0x64
 8000840:	fb02 f203 	mul.w	r2, r2, r3
 8000844:	4b2f      	ldr	r3, [pc, #188]	; (8000904 <fsm_automatic+0x430>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	429a      	cmp	r2, r3
 800084a:	dc0d      	bgt.n	8000868 <fsm_automatic+0x394>
                status = RED_GREEN;
 800084c:	4b2e      	ldr	r3, [pc, #184]	; (8000908 <fsm_automatic+0x434>)
 800084e:	2205      	movs	r2, #5
 8000850:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000852:	f001 f8b1 	bl	80019b8 <clearAllLed>
                green_dummy = green * 100;
 8000856:	4b29      	ldr	r3, [pc, #164]	; (80008fc <fsm_automatic+0x428>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2264      	movs	r2, #100	; 0x64
 800085c:	fb02 f303 	mul.w	r3, r2, r3
 8000860:	607b      	str	r3, [r7, #4]
                counter1 = 0;  // Reset the counter after action
 8000862:	4b28      	ldr	r3, [pc, #160]	; (8000904 <fsm_automatic+0x430>)
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
            }

            if(isButtonPressed(1)){
 8000868:	2001      	movs	r0, #1
 800086a:	f7ff fc77 	bl	800015c <isButtonPressed>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d011      	beq.n	8000898 <fsm_automatic+0x3c4>
                status = MAN_AMBER_RED;
 8000874:	4b24      	ldr	r3, [pc, #144]	; (8000908 <fsm_automatic+0x434>)
 8000876:	220c      	movs	r2, #12
 8000878:	601a      	str	r2, [r3, #0]
                clearAllLed();
 800087a:	f001 f89d 	bl	80019b8 <clearAllLed>
                red = 10;
 800087e:	4b1e      	ldr	r3, [pc, #120]	; (80008f8 <fsm_automatic+0x424>)
 8000880:	220a      	movs	r2, #10
 8000882:	601a      	str	r2, [r3, #0]
                amber = 10;
 8000884:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <fsm_automatic+0x42c>)
 8000886:	220a      	movs	r2, #10
 8000888:	601a      	str	r2, [r3, #0]
                counter1 = 1000;  // Simulate a longer duration
 800088a:	4b1e      	ldr	r3, [pc, #120]	; (8000904 <fsm_automatic+0x430>)
 800088c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000890:	601a      	str	r2, [r3, #0]
                button_flag[1] = 0;
 8000892:	4b1e      	ldr	r3, [pc, #120]	; (800090c <fsm_automatic+0x438>)
 8000894:	2200      	movs	r2, #0
 8000896:	605a      	str	r2, [r3, #4]
            }

            if(isButtonPressed(0)){
 8000898:	2000      	movs	r0, #0
 800089a:	f7ff fc5f 	bl	800015c <isButtonPressed>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d013      	beq.n	80008cc <fsm_automatic+0x3f8>
                status = MODE_2;
 80008a4:	4b18      	ldr	r3, [pc, #96]	; (8000908 <fsm_automatic+0x434>)
 80008a6:	2202      	movs	r2, #2
 80008a8:	601a      	str	r2, [r3, #0]
                clearAllLed();
 80008aa:	f001 f885 	bl	80019b8 <clearAllLed>
                counter0 = 1;  // Reset the counter when switching mode
 80008ae:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <fsm_automatic+0x420>)
 80008b0:	2201      	movs	r2, #1
 80008b2:	601a      	str	r2, [r3, #0]
                button_flag[0] = 0;
 80008b4:	4b15      	ldr	r3, [pc, #84]	; (800090c <fsm_automatic+0x438>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
            }
            break;
 80008ba:	e007      	b.n	80008cc <fsm_automatic+0x3f8>

        default:
            break;
 80008bc:	bf00      	nop
 80008be:	e006      	b.n	80008ce <fsm_automatic+0x3fa>
            break;
 80008c0:	bf00      	nop
 80008c2:	e004      	b.n	80008ce <fsm_automatic+0x3fa>
            break;
 80008c4:	bf00      	nop
 80008c6:	e002      	b.n	80008ce <fsm_automatic+0x3fa>
            break;
 80008c8:	bf00      	nop
 80008ca:	e000      	b.n	80008ce <fsm_automatic+0x3fa>
            break;
 80008cc:	bf00      	nop
    }

    // Increment the counters to simulate time-based events
    counter0++;
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <fsm_automatic+0x420>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	3301      	adds	r3, #1
 80008d4:	4a07      	ldr	r2, [pc, #28]	; (80008f4 <fsm_automatic+0x420>)
 80008d6:	6013      	str	r3, [r2, #0]
    counter1++;
 80008d8:	4b0a      	ldr	r3, [pc, #40]	; (8000904 <fsm_automatic+0x430>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	3301      	adds	r3, #1
 80008de:	4a09      	ldr	r2, [pc, #36]	; (8000904 <fsm_automatic+0x430>)
 80008e0:	6013      	str	r3, [r2, #0]
    counter2++;
 80008e2:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <fsm_automatic+0x43c>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	3301      	adds	r3, #1
 80008e8:	4a09      	ldr	r2, [pc, #36]	; (8000910 <fsm_automatic+0x43c>)
 80008ea:	6013      	str	r3, [r2, #0]
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20000110 	.word	0x20000110
 80008f8:	20000034 	.word	0x20000034
 80008fc:	2000003c 	.word	0x2000003c
 8000900:	20000038 	.word	0x20000038
 8000904:	2000010c 	.word	0x2000010c
 8000908:	2000011c 	.word	0x2000011c
 800090c:	200000f0 	.word	0x200000f0
 8000910:	20000108 	.word	0x20000108

08000914 <fsm_manual>:
//			break;
//		default: break;
//	}
//}

void fsm_manual(){
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
    static int counter = 0;  // A simple counter to simulate time-based events

    switch(status){
 8000918:	4b9f      	ldr	r3, [pc, #636]	; (8000b98 <fsm_manual+0x284>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	3b09      	subs	r3, #9
 800091e:	2b03      	cmp	r3, #3
 8000920:	f200 81ae 	bhi.w	8000c80 <fsm_manual+0x36c>
 8000924:	a201      	add	r2, pc, #4	; (adr r2, 800092c <fsm_manual+0x18>)
 8000926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800092a:	bf00      	nop
 800092c:	0800093d 	.word	0x0800093d
 8000930:	08000a09 	.word	0x08000a09
 8000934:	08000acb 	.word	0x08000acb
 8000938:	08000bbd 	.word	0x08000bbd
        case MAN_RED_GREEN:
            led_red_green();
 800093c:	f001 f860 	bl	8001a00 <led_red_green>

            // Replace timer_flag with counter for periodic actions
            if(counter >= (green * 100)){
 8000940:	4b96      	ldr	r3, [pc, #600]	; (8000b9c <fsm_manual+0x288>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2264      	movs	r2, #100	; 0x64
 8000946:	fb02 f203 	mul.w	r2, r2, r3
 800094a:	4b95      	ldr	r3, [pc, #596]	; (8000ba0 <fsm_manual+0x28c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	429a      	cmp	r2, r3
 8000950:	dc13      	bgt.n	800097a <fsm_manual+0x66>
                status = RED_GREEN;
 8000952:	4b91      	ldr	r3, [pc, #580]	; (8000b98 <fsm_manual+0x284>)
 8000954:	2205      	movs	r2, #5
 8000956:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000958:	f001 f82e 	bl	80019b8 <clearAllLed>
                red = temp_red;
 800095c:	4b91      	ldr	r3, [pc, #580]	; (8000ba4 <fsm_manual+0x290>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a91      	ldr	r2, [pc, #580]	; (8000ba8 <fsm_manual+0x294>)
 8000962:	6013      	str	r3, [r2, #0]
                green = temp_green;
 8000964:	4b91      	ldr	r3, [pc, #580]	; (8000bac <fsm_manual+0x298>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a8c      	ldr	r2, [pc, #560]	; (8000b9c <fsm_manual+0x288>)
 800096a:	6013      	str	r3, [r2, #0]
                amber = temp_amber;
 800096c:	4b90      	ldr	r3, [pc, #576]	; (8000bb0 <fsm_manual+0x29c>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a90      	ldr	r2, [pc, #576]	; (8000bb4 <fsm_manual+0x2a0>)
 8000972:	6013      	str	r3, [r2, #0]
                counter = 0;  // Reset the counter after action
 8000974:	4b8a      	ldr	r3, [pc, #552]	; (8000ba0 <fsm_manual+0x28c>)
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
            }

            // Button press handling
            if(isButtonPressed(1)){
 800097a:	2001      	movs	r0, #1
 800097c:	f7ff fbee 	bl	800015c <isButtonPressed>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d010      	beq.n	80009a8 <fsm_manual+0x94>
                status = MAN_RED_AMBER;
 8000986:	4b84      	ldr	r3, [pc, #528]	; (8000b98 <fsm_manual+0x284>)
 8000988:	220a      	movs	r2, #10
 800098a:	601a      	str	r2, [r3, #0]
                red = 10;
 800098c:	4b86      	ldr	r3, [pc, #536]	; (8000ba8 <fsm_manual+0x294>)
 800098e:	220a      	movs	r2, #10
 8000990:	601a      	str	r2, [r3, #0]
                amber = 10;
 8000992:	4b88      	ldr	r3, [pc, #544]	; (8000bb4 <fsm_manual+0x2a0>)
 8000994:	220a      	movs	r2, #10
 8000996:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000998:	f001 f80e 	bl	80019b8 <clearAllLed>
                counter = 0;  // Reset counter when switching mode
 800099c:	4b80      	ldr	r3, [pc, #512]	; (8000ba0 <fsm_manual+0x28c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
                button_flag[1] = 0;
 80009a2:	4b85      	ldr	r3, [pc, #532]	; (8000bb8 <fsm_manual+0x2a4>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	605a      	str	r2, [r3, #4]
            }

            if(isButtonPressed(0)){
 80009a8:	2000      	movs	r0, #0
 80009aa:	f7ff fbd7 	bl	800015c <isButtonPressed>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d00a      	beq.n	80009ca <fsm_manual+0xb6>
                status = MODE_2;
 80009b4:	4b78      	ldr	r3, [pc, #480]	; (8000b98 <fsm_manual+0x284>)
 80009b6:	2202      	movs	r2, #2
 80009b8:	601a      	str	r2, [r3, #0]
                clearAllLed();
 80009ba:	f000 fffd 	bl	80019b8 <clearAllLed>
                counter = 0;  // Reset counter when switching mode
 80009be:	4b78      	ldr	r3, [pc, #480]	; (8000ba0 <fsm_manual+0x28c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
                button_flag[0] = 0;
 80009c4:	4b7c      	ldr	r3, [pc, #496]	; (8000bb8 <fsm_manual+0x2a4>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
            }

            // Simulate timer flag behavior with counter for decrementing red and green
            if(counter >= 100){
 80009ca:	4b75      	ldr	r3, [pc, #468]	; (8000ba0 <fsm_manual+0x28c>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	2b63      	cmp	r3, #99	; 0x63
 80009d0:	f340 8158 	ble.w	8000c84 <fsm_manual+0x370>
                --red;
 80009d4:	4b74      	ldr	r3, [pc, #464]	; (8000ba8 <fsm_manual+0x294>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	3b01      	subs	r3, #1
 80009da:	4a73      	ldr	r2, [pc, #460]	; (8000ba8 <fsm_manual+0x294>)
 80009dc:	6013      	str	r3, [r2, #0]
                --green;
 80009de:	4b6f      	ldr	r3, [pc, #444]	; (8000b9c <fsm_manual+0x288>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	3b01      	subs	r3, #1
 80009e4:	4a6d      	ldr	r2, [pc, #436]	; (8000b9c <fsm_manual+0x288>)
 80009e6:	6013      	str	r3, [r2, #0]
                displayLED7SEG(red, 0);
 80009e8:	4b6f      	ldr	r3, [pc, #444]	; (8000ba8 <fsm_manual+0x294>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2100      	movs	r1, #0
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fc8e 	bl	8000310 <displayLED7SEG>
                displayLED7SEG(green, 1);
 80009f4:	4b69      	ldr	r3, [pc, #420]	; (8000b9c <fsm_manual+0x288>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2101      	movs	r1, #1
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fc88 	bl	8000310 <displayLED7SEG>
                counter = 0;  // Reset the counter after action
 8000a00:	4b67      	ldr	r3, [pc, #412]	; (8000ba0 <fsm_manual+0x28c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
            }
            break;
 8000a06:	e13d      	b.n	8000c84 <fsm_manual+0x370>

        case MAN_RED_AMBER:
            led_red_amber();
 8000a08:	f001 f80a 	bl	8001a20 <led_red_amber>

            // Replace timer_flag with counter for periodic actions
            if(counter >= 100){
 8000a0c:	4b64      	ldr	r3, [pc, #400]	; (8000ba0 <fsm_manual+0x28c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b63      	cmp	r3, #99	; 0x63
 8000a12:	dd13      	ble.n	8000a3c <fsm_manual+0x128>
                status = RED_GREEN;
 8000a14:	4b60      	ldr	r3, [pc, #384]	; (8000b98 <fsm_manual+0x284>)
 8000a16:	2205      	movs	r2, #5
 8000a18:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000a1a:	f000 ffcd 	bl	80019b8 <clearAllLed>
                red = temp_red;
 8000a1e:	4b61      	ldr	r3, [pc, #388]	; (8000ba4 <fsm_manual+0x290>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a61      	ldr	r2, [pc, #388]	; (8000ba8 <fsm_manual+0x294>)
 8000a24:	6013      	str	r3, [r2, #0]
                green = temp_green;
 8000a26:	4b61      	ldr	r3, [pc, #388]	; (8000bac <fsm_manual+0x298>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a5c      	ldr	r2, [pc, #368]	; (8000b9c <fsm_manual+0x288>)
 8000a2c:	6013      	str	r3, [r2, #0]
                amber = temp_amber;
 8000a2e:	4b60      	ldr	r3, [pc, #384]	; (8000bb0 <fsm_manual+0x29c>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a60      	ldr	r2, [pc, #384]	; (8000bb4 <fsm_manual+0x2a0>)
 8000a34:	6013      	str	r3, [r2, #0]
                counter = 0;  // Reset the counter after action
 8000a36:	4b5a      	ldr	r3, [pc, #360]	; (8000ba0 <fsm_manual+0x28c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
            }

            // Simulate timer flag behavior with counter for decrementing red and amber
            if(counter >= 100){
 8000a3c:	4b58      	ldr	r3, [pc, #352]	; (8000ba0 <fsm_manual+0x28c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2b63      	cmp	r3, #99	; 0x63
 8000a42:	dd18      	ble.n	8000a76 <fsm_manual+0x162>
                --red;
 8000a44:	4b58      	ldr	r3, [pc, #352]	; (8000ba8 <fsm_manual+0x294>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	3b01      	subs	r3, #1
 8000a4a:	4a57      	ldr	r2, [pc, #348]	; (8000ba8 <fsm_manual+0x294>)
 8000a4c:	6013      	str	r3, [r2, #0]
                --amber;
 8000a4e:	4b59      	ldr	r3, [pc, #356]	; (8000bb4 <fsm_manual+0x2a0>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	3b01      	subs	r3, #1
 8000a54:	4a57      	ldr	r2, [pc, #348]	; (8000bb4 <fsm_manual+0x2a0>)
 8000a56:	6013      	str	r3, [r2, #0]
                displayLED7SEG(red, 0);
 8000a58:	4b53      	ldr	r3, [pc, #332]	; (8000ba8 <fsm_manual+0x294>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fc56 	bl	8000310 <displayLED7SEG>
                displayLED7SEG(amber, 1);
 8000a64:	4b53      	ldr	r3, [pc, #332]	; (8000bb4 <fsm_manual+0x2a0>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2101      	movs	r1, #1
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff fc50 	bl	8000310 <displayLED7SEG>
                counter = 0;  // Reset the counter after action
 8000a70:	4b4b      	ldr	r3, [pc, #300]	; (8000ba0 <fsm_manual+0x28c>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
            }

            if(isButtonPressed(1)){
 8000a76:	2001      	movs	r0, #1
 8000a78:	f7ff fb70 	bl	800015c <isButtonPressed>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d010      	beq.n	8000aa4 <fsm_manual+0x190>
                status = MAN_GREEN_RED;
 8000a82:	4b45      	ldr	r3, [pc, #276]	; (8000b98 <fsm_manual+0x284>)
 8000a84:	220b      	movs	r2, #11
 8000a86:	601a      	str	r2, [r3, #0]
                red = 10;
 8000a88:	4b47      	ldr	r3, [pc, #284]	; (8000ba8 <fsm_manual+0x294>)
 8000a8a:	220a      	movs	r2, #10
 8000a8c:	601a      	str	r2, [r3, #0]
                green = 10;
 8000a8e:	4b43      	ldr	r3, [pc, #268]	; (8000b9c <fsm_manual+0x288>)
 8000a90:	220a      	movs	r2, #10
 8000a92:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000a94:	f000 ff90 	bl	80019b8 <clearAllLed>
                counter = 0;  // Reset counter when switching mode
 8000a98:	4b41      	ldr	r3, [pc, #260]	; (8000ba0 <fsm_manual+0x28c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
                button_flag[1] = 0;
 8000a9e:	4b46      	ldr	r3, [pc, #280]	; (8000bb8 <fsm_manual+0x2a4>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	605a      	str	r2, [r3, #4]
            }

            if(isButtonPressed(0)){
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff fb59 	bl	800015c <isButtonPressed>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	f000 80eb 	beq.w	8000c88 <fsm_manual+0x374>
                status = MODE_2;
 8000ab2:	4b39      	ldr	r3, [pc, #228]	; (8000b98 <fsm_manual+0x284>)
 8000ab4:	2202      	movs	r2, #2
 8000ab6:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000ab8:	f000 ff7e 	bl	80019b8 <clearAllLed>
                counter = 0;  // Reset counter when switching mode
 8000abc:	4b38      	ldr	r3, [pc, #224]	; (8000ba0 <fsm_manual+0x28c>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
                button_flag[0] = 0;
 8000ac2:	4b3d      	ldr	r3, [pc, #244]	; (8000bb8 <fsm_manual+0x2a4>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
            }
            break;
 8000ac8:	e0de      	b.n	8000c88 <fsm_manual+0x374>

        case MAN_GREEN_RED:
            led_green_red();
 8000aca:	f000 ffb9 	bl	8001a40 <led_green_red>

            // Simulate timer flag behavior with counter for decrementing red and green
            if(counter >= 100){
 8000ace:	4b34      	ldr	r3, [pc, #208]	; (8000ba0 <fsm_manual+0x28c>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	2b63      	cmp	r3, #99	; 0x63
 8000ad4:	dd18      	ble.n	8000b08 <fsm_manual+0x1f4>
                --red;
 8000ad6:	4b34      	ldr	r3, [pc, #208]	; (8000ba8 <fsm_manual+0x294>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	4a32      	ldr	r2, [pc, #200]	; (8000ba8 <fsm_manual+0x294>)
 8000ade:	6013      	str	r3, [r2, #0]
                --green;
 8000ae0:	4b2e      	ldr	r3, [pc, #184]	; (8000b9c <fsm_manual+0x288>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	4a2d      	ldr	r2, [pc, #180]	; (8000b9c <fsm_manual+0x288>)
 8000ae8:	6013      	str	r3, [r2, #0]
                displayLED7SEG(green, 0);
 8000aea:	4b2c      	ldr	r3, [pc, #176]	; (8000b9c <fsm_manual+0x288>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	2100      	movs	r1, #0
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff fc0d 	bl	8000310 <displayLED7SEG>
                displayLED7SEG(red, 1);
 8000af6:	4b2c      	ldr	r3, [pc, #176]	; (8000ba8 <fsm_manual+0x294>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2101      	movs	r1, #1
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff fc07 	bl	8000310 <displayLED7SEG>
                counter = 0;  // Reset the counter after action
 8000b02:	4b27      	ldr	r3, [pc, #156]	; (8000ba0 <fsm_manual+0x28c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
            }

            if(counter >= (green * 100)){
 8000b08:	4b24      	ldr	r3, [pc, #144]	; (8000b9c <fsm_manual+0x288>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2264      	movs	r2, #100	; 0x64
 8000b0e:	fb02 f203 	mul.w	r2, r2, r3
 8000b12:	4b23      	ldr	r3, [pc, #140]	; (8000ba0 <fsm_manual+0x28c>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	429a      	cmp	r2, r3
 8000b18:	dc13      	bgt.n	8000b42 <fsm_manual+0x22e>
                status = RED_GREEN;
 8000b1a:	4b1f      	ldr	r3, [pc, #124]	; (8000b98 <fsm_manual+0x284>)
 8000b1c:	2205      	movs	r2, #5
 8000b1e:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000b20:	f000 ff4a 	bl	80019b8 <clearAllLed>
                red = temp_red;
 8000b24:	4b1f      	ldr	r3, [pc, #124]	; (8000ba4 <fsm_manual+0x290>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a1f      	ldr	r2, [pc, #124]	; (8000ba8 <fsm_manual+0x294>)
 8000b2a:	6013      	str	r3, [r2, #0]
                green = temp_green;
 8000b2c:	4b1f      	ldr	r3, [pc, #124]	; (8000bac <fsm_manual+0x298>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a1a      	ldr	r2, [pc, #104]	; (8000b9c <fsm_manual+0x288>)
 8000b32:	6013      	str	r3, [r2, #0]
                amber = temp_amber;
 8000b34:	4b1e      	ldr	r3, [pc, #120]	; (8000bb0 <fsm_manual+0x29c>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a1e      	ldr	r2, [pc, #120]	; (8000bb4 <fsm_manual+0x2a0>)
 8000b3a:	6013      	str	r3, [r2, #0]
                counter = 0;  // Reset the counter after action
 8000b3c:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <fsm_manual+0x28c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
            }

            if(isButtonPressed(1)){
 8000b42:	2001      	movs	r0, #1
 8000b44:	f7ff fb0a 	bl	800015c <isButtonPressed>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d010      	beq.n	8000b70 <fsm_manual+0x25c>
                status = MAN_AMBER_RED;
 8000b4e:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <fsm_manual+0x284>)
 8000b50:	220c      	movs	r2, #12
 8000b52:	601a      	str	r2, [r3, #0]
                red = 10;
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <fsm_manual+0x294>)
 8000b56:	220a      	movs	r2, #10
 8000b58:	601a      	str	r2, [r3, #0]
                amber = 10;
 8000b5a:	4b16      	ldr	r3, [pc, #88]	; (8000bb4 <fsm_manual+0x2a0>)
 8000b5c:	220a      	movs	r2, #10
 8000b5e:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000b60:	f000 ff2a 	bl	80019b8 <clearAllLed>
                counter = 0;  // Reset counter when switching mode
 8000b64:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <fsm_manual+0x28c>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
                button_flag[1] = 0;
 8000b6a:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <fsm_manual+0x2a4>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	605a      	str	r2, [r3, #4]
            }

            if(isButtonPressed(0)){
 8000b70:	2000      	movs	r0, #0
 8000b72:	f7ff faf3 	bl	800015c <isButtonPressed>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	f000 8087 	beq.w	8000c8c <fsm_manual+0x378>
                status = MODE_2;
 8000b7e:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <fsm_manual+0x284>)
 8000b80:	2202      	movs	r2, #2
 8000b82:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000b84:	f000 ff18 	bl	80019b8 <clearAllLed>
                counter = 0;  // Reset counter when switching mode
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <fsm_manual+0x28c>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
                button_flag[0] = 0;
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <fsm_manual+0x2a4>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
            }
            break;
 8000b94:	e07a      	b.n	8000c8c <fsm_manual+0x378>
 8000b96:	bf00      	nop
 8000b98:	2000011c 	.word	0x2000011c
 8000b9c:	2000003c 	.word	0x2000003c
 8000ba0:	20000114 	.word	0x20000114
 8000ba4:	20000040 	.word	0x20000040
 8000ba8:	20000034 	.word	0x20000034
 8000bac:	20000048 	.word	0x20000048
 8000bb0:	20000044 	.word	0x20000044
 8000bb4:	20000038 	.word	0x20000038
 8000bb8:	200000f0 	.word	0x200000f0

        case MAN_AMBER_RED:
            led_amber_red();
 8000bbc:	f000 ff50 	bl	8001a60 <led_amber_red>

            // Simulate timer flag behavior with counter for decrementing red and amber
            if(counter >= 100){
 8000bc0:	4b37      	ldr	r3, [pc, #220]	; (8000ca0 <fsm_manual+0x38c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b63      	cmp	r3, #99	; 0x63
 8000bc6:	dd13      	ble.n	8000bf0 <fsm_manual+0x2dc>
                status = RED_GREEN;
 8000bc8:	4b36      	ldr	r3, [pc, #216]	; (8000ca4 <fsm_manual+0x390>)
 8000bca:	2205      	movs	r2, #5
 8000bcc:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000bce:	f000 fef3 	bl	80019b8 <clearAllLed>
                red = temp_red;
 8000bd2:	4b35      	ldr	r3, [pc, #212]	; (8000ca8 <fsm_manual+0x394>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a35      	ldr	r2, [pc, #212]	; (8000cac <fsm_manual+0x398>)
 8000bd8:	6013      	str	r3, [r2, #0]
                green = temp_green;
 8000bda:	4b35      	ldr	r3, [pc, #212]	; (8000cb0 <fsm_manual+0x39c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a35      	ldr	r2, [pc, #212]	; (8000cb4 <fsm_manual+0x3a0>)
 8000be0:	6013      	str	r3, [r2, #0]
                amber = temp_amber;
 8000be2:	4b35      	ldr	r3, [pc, #212]	; (8000cb8 <fsm_manual+0x3a4>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a35      	ldr	r2, [pc, #212]	; (8000cbc <fsm_manual+0x3a8>)
 8000be8:	6013      	str	r3, [r2, #0]
                counter = 0;  // Reset the counter after action
 8000bea:	4b2d      	ldr	r3, [pc, #180]	; (8000ca0 <fsm_manual+0x38c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
            }

            if(counter >= 100){
 8000bf0:	4b2b      	ldr	r3, [pc, #172]	; (8000ca0 <fsm_manual+0x38c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b63      	cmp	r3, #99	; 0x63
 8000bf6:	dd1a      	ble.n	8000c2e <fsm_manual+0x31a>
                --red;
 8000bf8:	4b2c      	ldr	r3, [pc, #176]	; (8000cac <fsm_manual+0x398>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	4a2b      	ldr	r2, [pc, #172]	; (8000cac <fsm_manual+0x398>)
 8000c00:	6013      	str	r3, [r2, #0]
                --amber;
 8000c02:	4b2e      	ldr	r3, [pc, #184]	; (8000cbc <fsm_manual+0x3a8>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	4a2c      	ldr	r2, [pc, #176]	; (8000cbc <fsm_manual+0x3a8>)
 8000c0a:	6013      	str	r3, [r2, #0]
                displayLED7SEG(amber, 0);
 8000c0c:	4b2b      	ldr	r3, [pc, #172]	; (8000cbc <fsm_manual+0x3a8>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fb7c 	bl	8000310 <displayLED7SEG>
                displayLED7SEG(red, 1);
 8000c18:	4b24      	ldr	r3, [pc, #144]	; (8000cac <fsm_manual+0x398>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f7ff fb76 	bl	8000310 <displayLED7SEG>
                controlTime_led();  // Assuming this function adjusts time
 8000c24:	f000 ff2c 	bl	8001a80 <controlTime_led>
                counter = 0;  // Reset the counter after action
 8000c28:	4b1d      	ldr	r3, [pc, #116]	; (8000ca0 <fsm_manual+0x38c>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
            }

            if(isButtonPressed(1)){
 8000c2e:	2001      	movs	r0, #1
 8000c30:	f7ff fa94 	bl	800015c <isButtonPressed>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d010      	beq.n	8000c5c <fsm_manual+0x348>
                status = MAN_RED_GREEN;
 8000c3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ca4 <fsm_manual+0x390>)
 8000c3c:	2209      	movs	r2, #9
 8000c3e:	601a      	str	r2, [r3, #0]
                red = 10;
 8000c40:	4b1a      	ldr	r3, [pc, #104]	; (8000cac <fsm_manual+0x398>)
 8000c42:	220a      	movs	r2, #10
 8000c44:	601a      	str	r2, [r3, #0]
                green = 10;
 8000c46:	4b1b      	ldr	r3, [pc, #108]	; (8000cb4 <fsm_manual+0x3a0>)
 8000c48:	220a      	movs	r2, #10
 8000c4a:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000c4c:	f000 feb4 	bl	80019b8 <clearAllLed>
                counter = 0;  // Reset counter when switching mode
 8000c50:	4b13      	ldr	r3, [pc, #76]	; (8000ca0 <fsm_manual+0x38c>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
                button_flag[1] = 0;
 8000c56:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <fsm_manual+0x3ac>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	605a      	str	r2, [r3, #4]
            }

            if(isButtonPressed(0)){
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f7ff fa7d 	bl	800015c <isButtonPressed>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d013      	beq.n	8000c90 <fsm_manual+0x37c>
                status = MODE_2;
 8000c68:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <fsm_manual+0x390>)
 8000c6a:	2202      	movs	r2, #2
 8000c6c:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000c6e:	f000 fea3 	bl	80019b8 <clearAllLed>
                counter = 0;  // Reset counter when switching mode
 8000c72:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <fsm_manual+0x38c>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
                button_flag[0] = 0;
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <fsm_manual+0x3ac>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
            }
            break;
 8000c7e:	e007      	b.n	8000c90 <fsm_manual+0x37c>

        default:
            break;
 8000c80:	bf00      	nop
 8000c82:	e006      	b.n	8000c92 <fsm_manual+0x37e>
            break;
 8000c84:	bf00      	nop
 8000c86:	e004      	b.n	8000c92 <fsm_manual+0x37e>
            break;
 8000c88:	bf00      	nop
 8000c8a:	e002      	b.n	8000c92 <fsm_manual+0x37e>
            break;
 8000c8c:	bf00      	nop
 8000c8e:	e000      	b.n	8000c92 <fsm_manual+0x37e>
            break;
 8000c90:	bf00      	nop
    }

    // Increment the counter to simulate a time-based event
    counter++;
 8000c92:	4b03      	ldr	r3, [pc, #12]	; (8000ca0 <fsm_manual+0x38c>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	3301      	adds	r3, #1
 8000c98:	4a01      	ldr	r2, [pc, #4]	; (8000ca0 <fsm_manual+0x38c>)
 8000c9a:	6013      	str	r3, [r2, #0]
}
 8000c9c:	bf00      	nop
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20000114 	.word	0x20000114
 8000ca4:	2000011c 	.word	0x2000011c
 8000ca8:	20000040 	.word	0x20000040
 8000cac:	20000034 	.word	0x20000034
 8000cb0:	20000048 	.word	0x20000048
 8000cb4:	2000003c 	.word	0x2000003c
 8000cb8:	20000044 	.word	0x20000044
 8000cbc:	20000038 	.word	0x20000038
 8000cc0:	200000f0 	.word	0x200000f0

08000cc4 <fsm_setting>:
//		default:
//			break;
//	}
//}

void fsm_setting(){
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
    static int counter = 0;  // A simple counter to simulate time-based events

    switch(status){
 8000cc8:	4b97      	ldr	r3, [pc, #604]	; (8000f28 <fsm_setting+0x264>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	2b03      	cmp	r3, #3
 8000cd0:	f200 81c7 	bhi.w	8001062 <fsm_setting+0x39e>
 8000cd4:	a201      	add	r2, pc, #4	; (adr r2, 8000cdc <fsm_setting+0x18>)
 8000cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cda:	bf00      	nop
 8000cdc:	08000ced 	.word	0x08000ced
 8000ce0:	08000cf5 	.word	0x08000cf5
 8000ce4:	08000e23 	.word	0x08000e23
 8000ce8:	08000f61 	.word	0x08000f61
        case MODE_1:
            status = INIT;
 8000cec:	4b8e      	ldr	r3, [pc, #568]	; (8000f28 <fsm_setting+0x264>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
            break;
 8000cf2:	e1bd      	b.n	8001070 <fsm_setting+0x3ac>
        case MODE_2:
            displayLED7SEG(status, 1);
 8000cf4:	4b8c      	ldr	r3, [pc, #560]	; (8000f28 <fsm_setting+0x264>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff fb08 	bl	8000310 <displayLED7SEG>
            displayLED7SEG(adj_red, 0);
 8000d00:	4b8a      	ldr	r3, [pc, #552]	; (8000f2c <fsm_setting+0x268>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2100      	movs	r1, #0
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fb02 	bl	8000310 <displayLED7SEG>

            // Replace timer-based blinking with a counter for periodic action
            if(counter >= 50) {
 8000d0c:	4b88      	ldr	r3, [pc, #544]	; (8000f30 <fsm_setting+0x26c>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2b31      	cmp	r3, #49	; 0x31
 8000d12:	dd07      	ble.n	8000d24 <fsm_setting+0x60>
                blinkingLed(status);  // Assuming this function performs blinking
 8000d14:	4b84      	ldr	r3, [pc, #528]	; (8000f28 <fsm_setting+0x264>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f000 fedb 	bl	8001ad4 <blinkingLed>
                counter = 0;  // Reset the counter after the action
 8000d1e:	4b84      	ldr	r3, [pc, #528]	; (8000f30 <fsm_setting+0x26c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
            }

            // Button press handling
            if(isButtonPressed(0)){
 8000d24:	2000      	movs	r0, #0
 8000d26:	f7ff fa19 	bl	800015c <isButtonPressed>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d007      	beq.n	8000d40 <fsm_setting+0x7c>
                status = MODE_3;
 8000d30:	4b7d      	ldr	r3, [pc, #500]	; (8000f28 <fsm_setting+0x264>)
 8000d32:	2203      	movs	r2, #3
 8000d34:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000d36:	f000 fe3f 	bl	80019b8 <clearAllLed>
                button_flag[0] = 0;
 8000d3a:	4b7e      	ldr	r3, [pc, #504]	; (8000f34 <fsm_setting+0x270>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
            }
            if(isButtonPressed(1)){
 8000d40:	2001      	movs	r0, #1
 8000d42:	f7ff fa0b 	bl	800015c <isButtonPressed>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d014      	beq.n	8000d76 <fsm_setting+0xb2>
                button_flag[1] = 0;
 8000d4c:	4b79      	ldr	r3, [pc, #484]	; (8000f34 <fsm_setting+0x270>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	605a      	str	r2, [r3, #4]
                adj_red++;
 8000d52:	4b76      	ldr	r3, [pc, #472]	; (8000f2c <fsm_setting+0x268>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	3301      	adds	r3, #1
 8000d58:	4a74      	ldr	r2, [pc, #464]	; (8000f2c <fsm_setting+0x268>)
 8000d5a:	6013      	str	r3, [r2, #0]
                if(adj_red == 100)
 8000d5c:	4b73      	ldr	r3, [pc, #460]	; (8000f2c <fsm_setting+0x268>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b64      	cmp	r3, #100	; 0x64
 8000d62:	d102      	bne.n	8000d6a <fsm_setting+0xa6>
                    adj_red = 1;
 8000d64:	4b71      	ldr	r3, [pc, #452]	; (8000f2c <fsm_setting+0x268>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	601a      	str	r2, [r3, #0]
                displayLED7SEG(adj_red, 0);
 8000d6a:	4b70      	ldr	r3, [pc, #448]	; (8000f2c <fsm_setting+0x268>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff facd 	bl	8000310 <displayLED7SEG>
            }
            if(isButtonPressed(2)){
 8000d76:	2002      	movs	r0, #2
 8000d78:	f7ff f9f0 	bl	800015c <isButtonPressed>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f000 8171 	beq.w	8001066 <fsm_setting+0x3a2>
                button_flag[2] = 0;
 8000d84:	4b6b      	ldr	r3, [pc, #428]	; (8000f34 <fsm_setting+0x270>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
                if(adj_red > 2 && adj_red < 98){
 8000d8a:	4b68      	ldr	r3, [pc, #416]	; (8000f2c <fsm_setting+0x268>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	dd35      	ble.n	8000dfe <fsm_setting+0x13a>
 8000d92:	4b66      	ldr	r3, [pc, #408]	; (8000f2c <fsm_setting+0x268>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b61      	cmp	r3, #97	; 0x61
 8000d98:	dc31      	bgt.n	8000dfe <fsm_setting+0x13a>
                    amber = ((temp_green < adj_red) ? (adj_red - temp_green) : temp_amber);
 8000d9a:	4b67      	ldr	r3, [pc, #412]	; (8000f38 <fsm_setting+0x274>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	4b63      	ldr	r3, [pc, #396]	; (8000f2c <fsm_setting+0x268>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	da05      	bge.n	8000db2 <fsm_setting+0xee>
 8000da6:	4b61      	ldr	r3, [pc, #388]	; (8000f2c <fsm_setting+0x268>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	4b63      	ldr	r3, [pc, #396]	; (8000f38 <fsm_setting+0x274>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	e001      	b.n	8000db6 <fsm_setting+0xf2>
 8000db2:	4b62      	ldr	r3, [pc, #392]	; (8000f3c <fsm_setting+0x278>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a62      	ldr	r2, [pc, #392]	; (8000f40 <fsm_setting+0x27c>)
 8000db8:	6013      	str	r3, [r2, #0]

                    if(green + amber < 100){
 8000dba:	4b62      	ldr	r3, [pc, #392]	; (8000f44 <fsm_setting+0x280>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	4b60      	ldr	r3, [pc, #384]	; (8000f40 <fsm_setting+0x27c>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	2b63      	cmp	r3, #99	; 0x63
 8000dc6:	dc17      	bgt.n	8000df8 <fsm_setting+0x134>
                        green = adj_red - amber;
 8000dc8:	4b58      	ldr	r3, [pc, #352]	; (8000f2c <fsm_setting+0x268>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4b5c      	ldr	r3, [pc, #368]	; (8000f40 <fsm_setting+0x27c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	4a5c      	ldr	r2, [pc, #368]	; (8000f44 <fsm_setting+0x280>)
 8000dd4:	6013      	str	r3, [r2, #0]
                        red = adj_red;
 8000dd6:	4b55      	ldr	r3, [pc, #340]	; (8000f2c <fsm_setting+0x268>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a5b      	ldr	r2, [pc, #364]	; (8000f48 <fsm_setting+0x284>)
 8000ddc:	6013      	str	r3, [r2, #0]

                        temp_red = red;
 8000dde:	4b5a      	ldr	r3, [pc, #360]	; (8000f48 <fsm_setting+0x284>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a5a      	ldr	r2, [pc, #360]	; (8000f4c <fsm_setting+0x288>)
 8000de4:	6013      	str	r3, [r2, #0]
                        temp_amber = amber;
 8000de6:	4b56      	ldr	r3, [pc, #344]	; (8000f40 <fsm_setting+0x27c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a54      	ldr	r2, [pc, #336]	; (8000f3c <fsm_setting+0x278>)
 8000dec:	6013      	str	r3, [r2, #0]
                        temp_green = green;
 8000dee:	4b55      	ldr	r3, [pc, #340]	; (8000f44 <fsm_setting+0x280>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a51      	ldr	r2, [pc, #324]	; (8000f38 <fsm_setting+0x274>)
 8000df4:	6013      	str	r3, [r2, #0]
                    if(green + amber < 100){
 8000df6:	e00e      	b.n	8000e16 <fsm_setting+0x152>
                    }
                    else{
                        reTime();
 8000df8:	f000 f956 	bl	80010a8 <reTime>
                    if(green + amber < 100){
 8000dfc:	e00b      	b.n	8000e16 <fsm_setting+0x152>
                    }
                }
                else{
                    red = max_red;
 8000dfe:	4b54      	ldr	r3, [pc, #336]	; (8000f50 <fsm_setting+0x28c>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a51      	ldr	r2, [pc, #324]	; (8000f48 <fsm_setting+0x284>)
 8000e04:	6013      	str	r3, [r2, #0]
                    amber = max_amber;
 8000e06:	4b53      	ldr	r3, [pc, #332]	; (8000f54 <fsm_setting+0x290>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a4d      	ldr	r2, [pc, #308]	; (8000f40 <fsm_setting+0x27c>)
 8000e0c:	6013      	str	r3, [r2, #0]
                    green = max_green;
 8000e0e:	4b52      	ldr	r3, [pc, #328]	; (8000f58 <fsm_setting+0x294>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a4c      	ldr	r2, [pc, #304]	; (8000f44 <fsm_setting+0x280>)
 8000e14:	6013      	str	r3, [r2, #0]
                }
                clearAllLed();
 8000e16:	f000 fdcf 	bl	80019b8 <clearAllLed>
                status = RED_GREEN;
 8000e1a:	4b43      	ldr	r3, [pc, #268]	; (8000f28 <fsm_setting+0x264>)
 8000e1c:	2205      	movs	r2, #5
 8000e1e:	601a      	str	r2, [r3, #0]
                // No setTimer call here, just directly proceed to RED_GREEN
            }
            break;
 8000e20:	e121      	b.n	8001066 <fsm_setting+0x3a2>
        case MODE_3:
            displayLED7SEG(status, 1);
 8000e22:	4b41      	ldr	r3, [pc, #260]	; (8000f28 <fsm_setting+0x264>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2101      	movs	r1, #1
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fa71 	bl	8000310 <displayLED7SEG>
            displayLED7SEG(adj_amber, 0);
 8000e2e:	4b4b      	ldr	r3, [pc, #300]	; (8000f5c <fsm_setting+0x298>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2100      	movs	r1, #0
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fa6b 	bl	8000310 <displayLED7SEG>

            // Replace timer-based blinking with a counter for periodic action
            if(counter >= 50) {
 8000e3a:	4b3d      	ldr	r3, [pc, #244]	; (8000f30 <fsm_setting+0x26c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2b31      	cmp	r3, #49	; 0x31
 8000e40:	dd07      	ble.n	8000e52 <fsm_setting+0x18e>
                blinkingLed(status);  // Assuming this function performs blinking
 8000e42:	4b39      	ldr	r3, [pc, #228]	; (8000f28 <fsm_setting+0x264>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f000 fe44 	bl	8001ad4 <blinkingLed>
                counter = 0;  // Reset the counter after the action
 8000e4c:	4b38      	ldr	r3, [pc, #224]	; (8000f30 <fsm_setting+0x26c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	601a      	str	r2, [r3, #0]
            }

            // Button press handling
            if(isButtonPressed(0)){
 8000e52:	2000      	movs	r0, #0
 8000e54:	f7ff f982 	bl	800015c <isButtonPressed>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d007      	beq.n	8000e6e <fsm_setting+0x1aa>
                status = MODE_4;
 8000e5e:	4b32      	ldr	r3, [pc, #200]	; (8000f28 <fsm_setting+0x264>)
 8000e60:	2204      	movs	r2, #4
 8000e62:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000e64:	f000 fda8 	bl	80019b8 <clearAllLed>
                button_flag[0] = 0;
 8000e68:	4b32      	ldr	r3, [pc, #200]	; (8000f34 <fsm_setting+0x270>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
            }
            if(isButtonPressed(1)){
 8000e6e:	2001      	movs	r0, #1
 8000e70:	f7ff f974 	bl	800015c <isButtonPressed>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d014      	beq.n	8000ea4 <fsm_setting+0x1e0>
                button_flag[1] = 0;
 8000e7a:	4b2e      	ldr	r3, [pc, #184]	; (8000f34 <fsm_setting+0x270>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	605a      	str	r2, [r3, #4]
                adj_amber++;
 8000e80:	4b36      	ldr	r3, [pc, #216]	; (8000f5c <fsm_setting+0x298>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	3301      	adds	r3, #1
 8000e86:	4a35      	ldr	r2, [pc, #212]	; (8000f5c <fsm_setting+0x298>)
 8000e88:	6013      	str	r3, [r2, #0]
                if(adj_amber == 100)
 8000e8a:	4b34      	ldr	r3, [pc, #208]	; (8000f5c <fsm_setting+0x298>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2b64      	cmp	r3, #100	; 0x64
 8000e90:	d102      	bne.n	8000e98 <fsm_setting+0x1d4>
                    adj_amber = 1;
 8000e92:	4b32      	ldr	r3, [pc, #200]	; (8000f5c <fsm_setting+0x298>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	601a      	str	r2, [r3, #0]
                displayLED7SEG(adj_amber, 0);
 8000e98:	4b30      	ldr	r3, [pc, #192]	; (8000f5c <fsm_setting+0x298>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff fa36 	bl	8000310 <displayLED7SEG>
            }
            if(isButtonPressed(2)){
 8000ea4:	2002      	movs	r0, #2
 8000ea6:	f7ff f959 	bl	800015c <isButtonPressed>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	f000 80dc 	beq.w	800106a <fsm_setting+0x3a6>
                button_flag[2] = 0;
 8000eb2:	4b20      	ldr	r3, [pc, #128]	; (8000f34 <fsm_setting+0x270>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
                green = ((adj_amber < temp_red) ? (temp_red - adj_amber) : temp_green);
 8000eb8:	4b28      	ldr	r3, [pc, #160]	; (8000f5c <fsm_setting+0x298>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b23      	ldr	r3, [pc, #140]	; (8000f4c <fsm_setting+0x288>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	da05      	bge.n	8000ed0 <fsm_setting+0x20c>
 8000ec4:	4b21      	ldr	r3, [pc, #132]	; (8000f4c <fsm_setting+0x288>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b24      	ldr	r3, [pc, #144]	; (8000f5c <fsm_setting+0x298>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	e001      	b.n	8000ed4 <fsm_setting+0x210>
 8000ed0:	4b19      	ldr	r3, [pc, #100]	; (8000f38 <fsm_setting+0x274>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a1b      	ldr	r2, [pc, #108]	; (8000f44 <fsm_setting+0x280>)
 8000ed6:	6013      	str	r3, [r2, #0]

                if((green + adj_amber) < 100){
 8000ed8:	4b1a      	ldr	r3, [pc, #104]	; (8000f44 <fsm_setting+0x280>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <fsm_setting+0x298>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	2b63      	cmp	r3, #99	; 0x63
 8000ee4:	dc17      	bgt.n	8000f16 <fsm_setting+0x252>
                    red = green + adj_amber;
 8000ee6:	4b17      	ldr	r3, [pc, #92]	; (8000f44 <fsm_setting+0x280>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	4b1c      	ldr	r3, [pc, #112]	; (8000f5c <fsm_setting+0x298>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	4a15      	ldr	r2, [pc, #84]	; (8000f48 <fsm_setting+0x284>)
 8000ef2:	6013      	str	r3, [r2, #0]
                    amber = adj_amber;
 8000ef4:	4b19      	ldr	r3, [pc, #100]	; (8000f5c <fsm_setting+0x298>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a11      	ldr	r2, [pc, #68]	; (8000f40 <fsm_setting+0x27c>)
 8000efa:	6013      	str	r3, [r2, #0]
                    temp_red = red;
 8000efc:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <fsm_setting+0x284>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a12      	ldr	r2, [pc, #72]	; (8000f4c <fsm_setting+0x288>)
 8000f02:	6013      	str	r3, [r2, #0]
                    temp_amber = amber;
 8000f04:	4b0e      	ldr	r3, [pc, #56]	; (8000f40 <fsm_setting+0x27c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a0c      	ldr	r2, [pc, #48]	; (8000f3c <fsm_setting+0x278>)
 8000f0a:	6013      	str	r3, [r2, #0]
                    temp_green = green;
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <fsm_setting+0x280>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a09      	ldr	r2, [pc, #36]	; (8000f38 <fsm_setting+0x274>)
 8000f12:	6013      	str	r3, [r2, #0]
 8000f14:	e001      	b.n	8000f1a <fsm_setting+0x256>
                }
                else{
                    reTime();
 8000f16:	f000 f8c7 	bl	80010a8 <reTime>
                }
                clearAllLed();
 8000f1a:	f000 fd4d 	bl	80019b8 <clearAllLed>
                status = RED_GREEN;
 8000f1e:	4b02      	ldr	r3, [pc, #8]	; (8000f28 <fsm_setting+0x264>)
 8000f20:	2205      	movs	r2, #5
 8000f22:	601a      	str	r2, [r3, #0]
                // No setTimer call here, just directly proceed to RED_GREEN
            }
            break;
 8000f24:	e0a1      	b.n	800106a <fsm_setting+0x3a6>
 8000f26:	bf00      	nop
 8000f28:	2000011c 	.word	0x2000011c
 8000f2c:	20000058 	.word	0x20000058
 8000f30:	20000118 	.word	0x20000118
 8000f34:	200000f0 	.word	0x200000f0
 8000f38:	20000048 	.word	0x20000048
 8000f3c:	20000044 	.word	0x20000044
 8000f40:	20000038 	.word	0x20000038
 8000f44:	2000003c 	.word	0x2000003c
 8000f48:	20000034 	.word	0x20000034
 8000f4c:	20000040 	.word	0x20000040
 8000f50:	2000004c 	.word	0x2000004c
 8000f54:	20000050 	.word	0x20000050
 8000f58:	20000054 	.word	0x20000054
 8000f5c:	2000005c 	.word	0x2000005c
        case MODE_4:
            displayLED7SEG(status, 1);
 8000f60:	4b47      	ldr	r3, [pc, #284]	; (8001080 <fsm_setting+0x3bc>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2101      	movs	r1, #1
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff f9d2 	bl	8000310 <displayLED7SEG>
            displayLED7SEG(adj_green, 0);
 8000f6c:	4b45      	ldr	r3, [pc, #276]	; (8001084 <fsm_setting+0x3c0>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2100      	movs	r1, #0
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff f9cc 	bl	8000310 <displayLED7SEG>

            // Replace timer-based blinking with a counter for periodic action
            if(counter >= 50) {
 8000f78:	4b43      	ldr	r3, [pc, #268]	; (8001088 <fsm_setting+0x3c4>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2b31      	cmp	r3, #49	; 0x31
 8000f7e:	dd07      	ble.n	8000f90 <fsm_setting+0x2cc>
                blinkingLed(status);  // Assuming this function performs blinking
 8000f80:	4b3f      	ldr	r3, [pc, #252]	; (8001080 <fsm_setting+0x3bc>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f000 fda5 	bl	8001ad4 <blinkingLed>
                counter = 0;  // Reset the counter after the action
 8000f8a:	4b3f      	ldr	r3, [pc, #252]	; (8001088 <fsm_setting+0x3c4>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
            }

            // Button press handling
            if(isButtonPressed(0)){
 8000f90:	2000      	movs	r0, #0
 8000f92:	f7ff f8e3 	bl	800015c <isButtonPressed>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d007      	beq.n	8000fac <fsm_setting+0x2e8>
                status = MODE_1;
 8000f9c:	4b38      	ldr	r3, [pc, #224]	; (8001080 <fsm_setting+0x3bc>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	601a      	str	r2, [r3, #0]
                clearAllLed();
 8000fa2:	f000 fd09 	bl	80019b8 <clearAllLed>
                button_flag[0] = 0;
 8000fa6:	4b39      	ldr	r3, [pc, #228]	; (800108c <fsm_setting+0x3c8>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
            }
            if(isButtonPressed(1)){
 8000fac:	2001      	movs	r0, #1
 8000fae:	f7ff f8d5 	bl	800015c <isButtonPressed>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d014      	beq.n	8000fe2 <fsm_setting+0x31e>
                button_flag[1] = 0;
 8000fb8:	4b34      	ldr	r3, [pc, #208]	; (800108c <fsm_setting+0x3c8>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	605a      	str	r2, [r3, #4]
                adj_green++;
 8000fbe:	4b31      	ldr	r3, [pc, #196]	; (8001084 <fsm_setting+0x3c0>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	4a2f      	ldr	r2, [pc, #188]	; (8001084 <fsm_setting+0x3c0>)
 8000fc6:	6013      	str	r3, [r2, #0]
                if(adj_green == 100)
 8000fc8:	4b2e      	ldr	r3, [pc, #184]	; (8001084 <fsm_setting+0x3c0>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b64      	cmp	r3, #100	; 0x64
 8000fce:	d102      	bne.n	8000fd6 <fsm_setting+0x312>
                    adj_green = 1;
 8000fd0:	4b2c      	ldr	r3, [pc, #176]	; (8001084 <fsm_setting+0x3c0>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	601a      	str	r2, [r3, #0]
                displayLED7SEG(adj_green, 0);
 8000fd6:	4b2b      	ldr	r3, [pc, #172]	; (8001084 <fsm_setting+0x3c0>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff f997 	bl	8000310 <displayLED7SEG>
            }
            if(isButtonPressed(2)){
 8000fe2:	2002      	movs	r0, #2
 8000fe4:	f7ff f8ba 	bl	800015c <isButtonPressed>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d03f      	beq.n	800106e <fsm_setting+0x3aa>
                button_flag[2] = 0;
 8000fee:	4b27      	ldr	r3, [pc, #156]	; (800108c <fsm_setting+0x3c8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
                amber = ((adj_green < temp_red) ? (temp_red - adj_green) : temp_amber);
 8000ff4:	4b23      	ldr	r3, [pc, #140]	; (8001084 <fsm_setting+0x3c0>)
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	4b25      	ldr	r3, [pc, #148]	; (8001090 <fsm_setting+0x3cc>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	da05      	bge.n	800100c <fsm_setting+0x348>
 8001000:	4b23      	ldr	r3, [pc, #140]	; (8001090 <fsm_setting+0x3cc>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	4b1f      	ldr	r3, [pc, #124]	; (8001084 <fsm_setting+0x3c0>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	e001      	b.n	8001010 <fsm_setting+0x34c>
 800100c:	4b21      	ldr	r3, [pc, #132]	; (8001094 <fsm_setting+0x3d0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a21      	ldr	r2, [pc, #132]	; (8001098 <fsm_setting+0x3d4>)
 8001012:	6013      	str	r3, [r2, #0]

                if(adj_green + amber < 100){
 8001014:	4b1b      	ldr	r3, [pc, #108]	; (8001084 <fsm_setting+0x3c0>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <fsm_setting+0x3d4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4413      	add	r3, r2
 800101e:	2b63      	cmp	r3, #99	; 0x63
 8001020:	dc17      	bgt.n	8001052 <fsm_setting+0x38e>
                    red = adj_green + amber;
 8001022:	4b18      	ldr	r3, [pc, #96]	; (8001084 <fsm_setting+0x3c0>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <fsm_setting+0x3d4>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4413      	add	r3, r2
 800102c:	4a1b      	ldr	r2, [pc, #108]	; (800109c <fsm_setting+0x3d8>)
 800102e:	6013      	str	r3, [r2, #0]
                    green = adj_green;
 8001030:	4b14      	ldr	r3, [pc, #80]	; (8001084 <fsm_setting+0x3c0>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a1a      	ldr	r2, [pc, #104]	; (80010a0 <fsm_setting+0x3dc>)
 8001036:	6013      	str	r3, [r2, #0]
                    temp_red = red;
 8001038:	4b18      	ldr	r3, [pc, #96]	; (800109c <fsm_setting+0x3d8>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a14      	ldr	r2, [pc, #80]	; (8001090 <fsm_setting+0x3cc>)
 800103e:	6013      	str	r3, [r2, #0]
                    temp_amber = amber;
 8001040:	4b15      	ldr	r3, [pc, #84]	; (8001098 <fsm_setting+0x3d4>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a13      	ldr	r2, [pc, #76]	; (8001094 <fsm_setting+0x3d0>)
 8001046:	6013      	str	r3, [r2, #0]
                    temp_green = green;
 8001048:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <fsm_setting+0x3dc>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a15      	ldr	r2, [pc, #84]	; (80010a4 <fsm_setting+0x3e0>)
 800104e:	6013      	str	r3, [r2, #0]
 8001050:	e001      	b.n	8001056 <fsm_setting+0x392>
                }
                else{
                    reTime();
 8001052:	f000 f829 	bl	80010a8 <reTime>
                }
                clearAllLed();
 8001056:	f000 fcaf 	bl	80019b8 <clearAllLed>
                status = RED_GREEN;
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <fsm_setting+0x3bc>)
 800105c:	2205      	movs	r2, #5
 800105e:	601a      	str	r2, [r3, #0]
                // No setTimer call here, just directly proceed to RED_GREEN
            }
            break;
 8001060:	e005      	b.n	800106e <fsm_setting+0x3aa>
        default:
            break;
 8001062:	bf00      	nop
 8001064:	e004      	b.n	8001070 <fsm_setting+0x3ac>
            break;
 8001066:	bf00      	nop
 8001068:	e002      	b.n	8001070 <fsm_setting+0x3ac>
            break;
 800106a:	bf00      	nop
 800106c:	e000      	b.n	8001070 <fsm_setting+0x3ac>
            break;
 800106e:	bf00      	nop
    }

    // Increment the counter to simulate a time-based event
    counter++;
 8001070:	4b05      	ldr	r3, [pc, #20]	; (8001088 <fsm_setting+0x3c4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	3301      	adds	r3, #1
 8001076:	4a04      	ldr	r2, [pc, #16]	; (8001088 <fsm_setting+0x3c4>)
 8001078:	6013      	str	r3, [r2, #0]
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2000011c 	.word	0x2000011c
 8001084:	20000060 	.word	0x20000060
 8001088:	20000118 	.word	0x20000118
 800108c:	200000f0 	.word	0x200000f0
 8001090:	20000040 	.word	0x20000040
 8001094:	20000044 	.word	0x20000044
 8001098:	20000038 	.word	0x20000038
 800109c:	20000034 	.word	0x20000034
 80010a0:	2000003c 	.word	0x2000003c
 80010a4:	20000048 	.word	0x20000048

080010a8 <reTime>:
int max_green = 3;
int adj_red = 1;
int adj_amber = 1;
int adj_green = 1;

void reTime(){
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
red = max_red;
 80010ac:	4b0d      	ldr	r3, [pc, #52]	; (80010e4 <reTime+0x3c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a0d      	ldr	r2, [pc, #52]	; (80010e8 <reTime+0x40>)
 80010b2:	6013      	str	r3, [r2, #0]
amber = max_amber;
 80010b4:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <reTime+0x44>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a0d      	ldr	r2, [pc, #52]	; (80010f0 <reTime+0x48>)
 80010ba:	6013      	str	r3, [r2, #0]
green = max_green;
 80010bc:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <reTime+0x4c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a0d      	ldr	r2, [pc, #52]	; (80010f8 <reTime+0x50>)
 80010c2:	6013      	str	r3, [r2, #0]
temp_red = red;
 80010c4:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <reTime+0x40>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a0c      	ldr	r2, [pc, #48]	; (80010fc <reTime+0x54>)
 80010ca:	6013      	str	r3, [r2, #0]
temp_amber = amber;
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <reTime+0x48>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a0b      	ldr	r2, [pc, #44]	; (8001100 <reTime+0x58>)
 80010d2:	6013      	str	r3, [r2, #0]
temp_green = green;
 80010d4:	4b08      	ldr	r3, [pc, #32]	; (80010f8 <reTime+0x50>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <reTime+0x5c>)
 80010da:	6013      	str	r3, [r2, #0]
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	2000004c 	.word	0x2000004c
 80010e8:	20000034 	.word	0x20000034
 80010ec:	20000050 	.word	0x20000050
 80010f0:	20000038 	.word	0x20000038
 80010f4:	20000054 	.word	0x20000054
 80010f8:	2000003c 	.word	0x2000003c
 80010fc:	20000040 	.word	0x20000040
 8001100:	20000044 	.word	0x20000044
 8001104:	20000048 	.word	0x20000048

08001108 <writeMessage>:
//void toggleLedPurple(){
//	HAL_GPIO_TogglePin(LED_PURPLE_GPIO_Port, LED_PURPLE_Pin);
//}

// write to uart for debugging as well as print time stamp
void writeMessage(char * str){
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1 , (void *)str, strlen(str), 10);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff f81b 	bl	800014c <strlen>
 8001116:	4603      	mov	r3, r0
 8001118:	b29a      	uxth	r2, r3
 800111a:	230a      	movs	r3, #10
 800111c:	6879      	ldr	r1, [r7, #4]
 800111e:	4803      	ldr	r0, [pc, #12]	; (800112c <writeMessage+0x24>)
 8001120:	f002 f950 	bl	80033c4 <HAL_UART_Transmit>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000138 	.word	0x20000138

08001130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001134:	f000 fd28 	bl	8001b88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001138:	f000 f82c 	bl	8001194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 800113c:	f000 f866 	bl	800120c <MX_TIM2_Init>
  MX_GPIO_Init();
 8001140:	f000 f8da 	bl	80012f8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001144:	f000 f8ae 	bl	80012a4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001148:	480d      	ldr	r0, [pc, #52]	; (8001180 <main+0x50>)
 800114a:	f001 fd5f 	bl	8002c0c <HAL_TIM_Base_Start_IT>
    schedulerInit();
 800114e:	f000 f949 	bl	80013e4 <schedulerInit>
//    schedulerAddTask(toggleLedRed, 50, 50); // 50 * 10 ms = 500 ms second period
//    schedulerAddTask(toggleLedYellow, 51, 100); // 1 second period task
//    schedulerAddTask(toggleLedGreen, 52, 150);	// 1.5 second period task
//    schedulerAddTask(toggleLedBlue, 53, 200); // 2 second period task
//    schedulerAddTask(toggleLedWhite, 54, 250); // 2.5 second period task
    	schedulerAddTask(fsm_manual, 50, 1);      // 50 * 10 ms = 500 ms period
 8001152:	2201      	movs	r2, #1
 8001154:	2132      	movs	r1, #50	; 0x32
 8001156:	480b      	ldr	r0, [pc, #44]	; (8001184 <main+0x54>)
 8001158:	f000 fa88 	bl	800166c <schedulerAddTask>
        schedulerAddTask(fsm_setting, 50, 1);     // 1 second period task
 800115c:	2201      	movs	r2, #1
 800115e:	2132      	movs	r1, #50	; 0x32
 8001160:	4809      	ldr	r0, [pc, #36]	; (8001188 <main+0x58>)
 8001162:	f000 fa83 	bl	800166c <schedulerAddTask>
        schedulerAddTask(fsm_automatic, 50, 1);   // 1.5 second period task
 8001166:	2201      	movs	r2, #1
 8001168:	2132      	movs	r1, #50	; 0x32
 800116a:	4808      	ldr	r0, [pc, #32]	; (800118c <main+0x5c>)
 800116c:	f000 fa7e 	bl	800166c <schedulerAddTask>
        schedulerAddTask(getKeyInput, 55, 1); // scan button every 10 ms
 8001170:	2201      	movs	r2, #1
 8001172:	2137      	movs	r1, #55	; 0x37
 8001174:	4806      	ldr	r0, [pc, #24]	; (8001190 <main+0x60>)
 8001176:	f000 fa79 	bl	800166c <schedulerAddTask>
  /* USER CODE BEGIN WHILE */
// co
  while (1)
  {
    /* USER CODE END WHILE */
	  schedulerDispatcher();
 800117a:	f000 faaf 	bl	80016dc <schedulerDispatcher>
 800117e:	e7fc      	b.n	800117a <main+0x4a>
 8001180:	20000180 	.word	0x20000180
 8001184:	08000915 	.word	0x08000915
 8001188:	08000cc5 	.word	0x08000cc5
 800118c:	080004d5 	.word	0x080004d5
 8001190:	08000185 	.word	0x08000185

08001194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b090      	sub	sp, #64	; 0x40
 8001198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119a:	f107 0318 	add.w	r3, r7, #24
 800119e:	2228      	movs	r2, #40	; 0x28
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f002 ff0e 	bl	8003fc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a8:	1d3b      	adds	r3, r7, #4
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
 80011b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011b6:	2302      	movs	r3, #2
 80011b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ba:	2301      	movs	r3, #1
 80011bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011be:	2310      	movs	r3, #16
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011c2:	2300      	movs	r3, #0
 80011c4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c6:	f107 0318 	add.w	r3, r7, #24
 80011ca:	4618      	mov	r0, r3
 80011cc:	f001 f8c0 	bl	8002350 <HAL_RCC_OscConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011d6:	f000 f8ff 	bl	80013d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011da:	230f      	movs	r3, #15
 80011dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011de:	2300      	movs	r3, #0
 80011e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f001 fb2c 	bl	8002850 <HAL_RCC_ClockConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011fe:	f000 f8eb 	bl	80013d8 <Error_Handler>
  }
}
 8001202:	bf00      	nop
 8001204:	3740      	adds	r7, #64	; 0x40
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001220:	463b      	mov	r3, r7
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001228:	4b1d      	ldr	r3, [pc, #116]	; (80012a0 <MX_TIM2_Init+0x94>)
 800122a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800122e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001230:	4b1b      	ldr	r3, [pc, #108]	; (80012a0 <MX_TIM2_Init+0x94>)
 8001232:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001236:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001238:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <MX_TIM2_Init+0x94>)
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800123e:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <MX_TIM2_Init+0x94>)
 8001240:	2209      	movs	r2, #9
 8001242:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001244:	4b16      	ldr	r3, [pc, #88]	; (80012a0 <MX_TIM2_Init+0x94>)
 8001246:	2200      	movs	r2, #0
 8001248:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800124a:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <MX_TIM2_Init+0x94>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001250:	4813      	ldr	r0, [pc, #76]	; (80012a0 <MX_TIM2_Init+0x94>)
 8001252:	f001 fc8b 	bl	8002b6c <HAL_TIM_Base_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800125c:	f000 f8bc 	bl	80013d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001264:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	4619      	mov	r1, r3
 800126c:	480c      	ldr	r0, [pc, #48]	; (80012a0 <MX_TIM2_Init+0x94>)
 800126e:	f001 fe09 	bl	8002e84 <HAL_TIM_ConfigClockSource>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001278:	f000 f8ae 	bl	80013d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800127c:	2300      	movs	r3, #0
 800127e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001280:	2300      	movs	r3, #0
 8001282:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001284:	463b      	mov	r3, r7
 8001286:	4619      	mov	r1, r3
 8001288:	4805      	ldr	r0, [pc, #20]	; (80012a0 <MX_TIM2_Init+0x94>)
 800128a:	f001 ffe1 	bl	8003250 <HAL_TIMEx_MasterConfigSynchronization>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001294:	f000 f8a0 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	3718      	adds	r7, #24
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000180 	.word	0x20000180

080012a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012aa:	4a12      	ldr	r2, [pc, #72]	; (80012f4 <MX_USART1_UART_Init+0x50>)
 80012ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012be:	2200      	movs	r2, #0
 80012c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012ca:	220c      	movs	r2, #12
 80012cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012da:	4805      	ldr	r0, [pc, #20]	; (80012f0 <MX_USART1_UART_Init+0x4c>)
 80012dc:	f002 f822 	bl	8003324 <HAL_UART_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80012e6:	f000 f877 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000138 	.word	0x20000138
 80012f4:	40013800 	.word	0x40013800

080012f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fe:	f107 0308 	add.w	r3, r7, #8
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130c:	4b29      	ldr	r3, [pc, #164]	; (80013b4 <MX_GPIO_Init+0xbc>)
 800130e:	699b      	ldr	r3, [r3, #24]
 8001310:	4a28      	ldr	r2, [pc, #160]	; (80013b4 <MX_GPIO_Init+0xbc>)
 8001312:	f043 0304 	orr.w	r3, r3, #4
 8001316:	6193      	str	r3, [r2, #24]
 8001318:	4b26      	ldr	r3, [pc, #152]	; (80013b4 <MX_GPIO_Init+0xbc>)
 800131a:	699b      	ldr	r3, [r3, #24]
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	607b      	str	r3, [r7, #4]
 8001322:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001324:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <MX_GPIO_Init+0xbc>)
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	4a22      	ldr	r2, [pc, #136]	; (80013b4 <MX_GPIO_Init+0xbc>)
 800132a:	f043 0308 	orr.w	r3, r3, #8
 800132e:	6193      	str	r3, [r2, #24]
 8001330:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <MX_GPIO_Init+0xbc>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	f003 0308 	and.w	r3, r3, #8
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800133c:	2200      	movs	r2, #0
 800133e:	f647 013e 	movw	r1, #30782	; 0x783e
 8001342:	481d      	ldr	r0, [pc, #116]	; (80013b8 <MX_GPIO_Init+0xc0>)
 8001344:	f000 ffd3 	bl	80022ee <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001348:	2200      	movs	r2, #0
 800134a:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800134e:	481b      	ldr	r0, [pc, #108]	; (80013bc <MX_GPIO_Init+0xc4>)
 8001350:	f000 ffcd 	bl	80022ee <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA5 PA11 PA12 PA13
                           PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001354:	f647 033e 	movw	r3, #30782	; 0x783e
 8001358:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135a:	2301      	movs	r3, #1
 800135c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135e:	2300      	movs	r3, #0
 8001360:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001362:	2302      	movs	r3, #2
 8001364:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001366:	f107 0308 	add.w	r3, r7, #8
 800136a:	4619      	mov	r1, r3
 800136c:	4812      	ldr	r0, [pc, #72]	; (80013b8 <MX_GPIO_Init+0xc0>)
 800136e:	f000 fe2d 	bl	8001fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8001372:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001376:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001378:	2300      	movs	r3, #0
 800137a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	f107 0308 	add.w	r3, r7, #8
 8001384:	4619      	mov	r1, r3
 8001386:	480c      	ldr	r0, [pc, #48]	; (80013b8 <MX_GPIO_Init+0xc0>)
 8001388:	f000 fe20 	bl	8001fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB3
                           PB4 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800138c:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001390:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001392:	2301      	movs	r3, #1
 8001394:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139a:	2302      	movs	r3, #2
 800139c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139e:	f107 0308 	add.w	r3, r7, #8
 80013a2:	4619      	mov	r1, r3
 80013a4:	4805      	ldr	r0, [pc, #20]	; (80013bc <MX_GPIO_Init+0xc4>)
 80013a6:	f000 fe11 	bl	8001fcc <HAL_GPIO_Init>

}
 80013aa:	bf00      	nop
 80013ac:	3718      	adds	r7, #24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40021000 	.word	0x40021000
 80013b8:	40010800 	.word	0x40010800
 80013bc:	40010c00 	.word	0x40010c00

080013c0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	schedulerUpdate();
 80013c8:	f000 f82e 	bl	8001428 <schedulerUpdate>
	getKeyInput();
 80013cc:	f7fe feda 	bl	8000184 <getKeyInput>
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013dc:	b672      	cpsid	i
}
 80013de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e0:	e7fe      	b.n	80013e0 <Error_Handler+0x8>
	...

080013e4 <schedulerInit>:
ERROR_CODE ErrorCode = NO_ERROR;
ERROR_CODE LastErrorCode = NO_ERROR;

char str[50];

void schedulerInit() {
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
    TaskList.head = NULL;	//Node head = 0;
 80013e8:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <schedulerInit+0x30>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
    TaskList.size = 0;        //Asign size = 0
 80013ee:	4b09      	ldr	r3, [pc, #36]	; (8001414 <schedulerInit+0x30>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	605a      	str	r2, [r3, #4]
    TaskIDCounter = 0;        // Reset task ID counter
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <schedulerInit+0x34>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
    timestamp = 0;            // Reset timestamp
 80013fa:	4b08      	ldr	r3, [pc, #32]	; (800141c <schedulerInit+0x38>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
    ErrorCode = NO_ERROR;      // Clear any existing errors
 8001400:	4b07      	ldr	r3, [pc, #28]	; (8001420 <schedulerInit+0x3c>)
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]
    LastErrorCode = NO_ERROR;  // Clear last error code
 8001406:	4b07      	ldr	r3, [pc, #28]	; (8001424 <schedulerInit+0x40>)
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	200001c8 	.word	0x200001c8
 8001418:	20000120 	.word	0x20000120
 800141c:	20000124 	.word	0x20000124
 8001420:	20000128 	.word	0x20000128
 8001424:	20000129 	.word	0x20000129

08001428 <schedulerUpdate>:

void schedulerUpdate() {
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
    timestamp += 10; // Cập nhật tổng thời gian
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <schedulerUpdate+0x64>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	330a      	adds	r3, #10
 8001434:	4a15      	ldr	r2, [pc, #84]	; (800148c <schedulerUpdate+0x64>)
 8001436:	6013      	str	r3, [r2, #0]
    Node *current = TaskList.head;
 8001438:	4b15      	ldr	r3, [pc, #84]	; (8001490 <schedulerUpdate+0x68>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	607b      	str	r3, [r7, #4]

    // Duyệt qua danh sách các tác vụ
    while (current != NULL) {
 800143e:	e01c      	b.n	800147a <schedulerUpdate+0x52>
        if (current->Delay > 0) {
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d004      	beq.n	8001452 <schedulerUpdate+0x2a>
            current->Delay--; // Giảm thời gian chờ
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	1e5a      	subs	r2, r3, #1
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	609a      	str	r2, [r3, #8]
        }

        if (current->Delay == 0) {
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10c      	bne.n	8001474 <schedulerUpdate+0x4c>
            current->RunMe++; // Đánh dấu sẵn sàng thực thi
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	1c5a      	adds	r2, r3, #1
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	611a      	str	r2, [r3, #16]

            // Lên lịch lại nếu là tác vụ định kỳ
            if (current->Period > 0) {
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <schedulerUpdate+0x4c>
                current->Delay = current->Period;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68da      	ldr	r2, [r3, #12]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	609a      	str	r2, [r3, #8]
            }
        }

        // Tiếp tục duyệt sang tác vụ kế tiếp
        current = current->NextTask;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	695b      	ldr	r3, [r3, #20]
 8001478:	607b      	str	r3, [r7, #4]
    while (current != NULL) {
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1df      	bne.n	8001440 <schedulerUpdate+0x18>
    }
}
 8001480:	bf00      	nop
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr
 800148c:	20000124 	.word	0x20000124
 8001490:	200001c8 	.word	0x200001c8

08001494 <deleteTask>:


int deleteTask(uint32_t ID){
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
    if(TaskList.size == 0)
 800149c:	4b3d      	ldr	r3, [pc, #244]	; (8001594 <deleteTask+0x100>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d101      	bne.n	80014a8 <deleteTask+0x14>
        return 1;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e070      	b.n	800158a <deleteTask+0xf6>

    Node * curr = TaskList.head;
 80014a8:	4b3a      	ldr	r3, [pc, #232]	; (8001594 <deleteTask+0x100>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	60fb      	str	r3, [r7, #12]
    Node * prev = NULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60bb      	str	r3, [r7, #8]

    while(curr != NULL){
 80014b2:	e066      	b.n	8001582 <deleteTask+0xee>
        if(ID == curr -> TaskID){
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d15c      	bne.n	8001578 <deleteTask+0xe4>
            if(prev == NULL && curr -> NextTask == NULL){
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d111      	bne.n	80014e8 <deleteTask+0x54>
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	695b      	ldr	r3, [r3, #20]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d10d      	bne.n	80014e8 <deleteTask+0x54>
                free(curr);
 80014cc:	68f8      	ldr	r0, [r7, #12]
 80014ce:	f002 fd71 	bl	8003fb4 <free>
                TaskList.head = NULL;
 80014d2:	4b30      	ldr	r3, [pc, #192]	; (8001594 <deleteTask+0x100>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
                TaskList.size--;
 80014d8:	4b2e      	ldr	r3, [pc, #184]	; (8001594 <deleteTask+0x100>)
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	3b01      	subs	r3, #1
 80014de:	4a2d      	ldr	r2, [pc, #180]	; (8001594 <deleteTask+0x100>)
 80014e0:	6053      	str	r3, [r2, #4]
				curr = NULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	e04c      	b.n	8001582 <deleteTask+0xee>
            } else if (prev == NULL){
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d117      	bne.n	800151e <deleteTask+0x8a>
                curr -> NextTask -> Delay += curr -> Delay;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	6899      	ldr	r1, [r3, #8]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	695b      	ldr	r3, [r3, #20]
 80014fc:	440a      	add	r2, r1
 80014fe:	609a      	str	r2, [r3, #8]
                TaskList.head = curr -> NextTask;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	695b      	ldr	r3, [r3, #20]
 8001504:	4a23      	ldr	r2, [pc, #140]	; (8001594 <deleteTask+0x100>)
 8001506:	6013      	str	r3, [r2, #0]
                free(curr);
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f002 fd53 	bl	8003fb4 <free>
                TaskList.size--;
 800150e:	4b21      	ldr	r3, [pc, #132]	; (8001594 <deleteTask+0x100>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	3b01      	subs	r3, #1
 8001514:	4a1f      	ldr	r2, [pc, #124]	; (8001594 <deleteTask+0x100>)
 8001516:	6053      	str	r3, [r2, #4]
				curr = NULL;
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	e031      	b.n	8001582 <deleteTask+0xee>
            } else if (curr -> NextTask == NULL){
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	695b      	ldr	r3, [r3, #20]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10d      	bne.n	8001542 <deleteTask+0xae>
                free(curr);
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f002 fd44 	bl	8003fb4 <free>
                prev -> NextTask = NULL;
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	2200      	movs	r2, #0
 8001530:	615a      	str	r2, [r3, #20]
                TaskList.size--;
 8001532:	4b18      	ldr	r3, [pc, #96]	; (8001594 <deleteTask+0x100>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	3b01      	subs	r3, #1
 8001538:	4a16      	ldr	r2, [pc, #88]	; (8001594 <deleteTask+0x100>)
 800153a:	6053      	str	r3, [r2, #4]
				curr = NULL;
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	e01f      	b.n	8001582 <deleteTask+0xee>
            } else {
                curr -> NextTask -> Delay += curr -> Delay;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	695b      	ldr	r3, [r3, #20]
 8001546:	6899      	ldr	r1, [r3, #8]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	689a      	ldr	r2, [r3, #8]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	440a      	add	r2, r1
 8001552:	609a      	str	r2, [r3, #8]
                prev -> NextTask = curr -> NextTask;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	695a      	ldr	r2, [r3, #20]
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	615a      	str	r2, [r3, #20]
                curr -> NextTask = NULL;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2200      	movs	r2, #0
 8001560:	615a      	str	r2, [r3, #20]
                free(curr);
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f002 fd26 	bl	8003fb4 <free>
                TaskList.size--;
 8001568:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <deleteTask+0x100>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	3b01      	subs	r3, #1
 800156e:	4a09      	ldr	r2, [pc, #36]	; (8001594 <deleteTask+0x100>)
 8001570:	6053      	str	r3, [r2, #4]
				curr = NULL;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	e004      	b.n	8001582 <deleteTask+0xee>
            }

        } else {
            prev = curr;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	60bb      	str	r3, [r7, #8]
            curr = curr -> NextTask;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	695b      	ldr	r3, [r3, #20]
 8001580:	60fb      	str	r3, [r7, #12]
    while(curr != NULL){
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d195      	bne.n	80014b4 <deleteTask+0x20>
        }
    }
    return 0;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200001c8 	.word	0x200001c8

08001598 <schedulerDeleteTask>:

RETURN_CODE schedulerDeleteTask(const unsigned char TaskID){
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
	RETURN_CODE returnCode;
	if(deleteTask(TaskID))
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ff75 	bl	8001494 <deleteTask>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d002      	beq.n	80015b6 <schedulerDeleteTask+0x1e>
		returnCode = ERROR_SCH_CANNOT_DELETE_TASK;
 80015b0:	2302      	movs	r3, #2
 80015b2:	73fb      	strb	r3, [r7, #15]
 80015b4:	e001      	b.n	80015ba <schedulerDeleteTask+0x22>
	else
		returnCode = NO_ERROR;
 80015b6:	2300      	movs	r3, #0
 80015b8:	73fb      	strb	r3, [r7, #15]
	return returnCode;
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <addTask>:

int addTask(Node *task) {
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
    if (TaskList.size >= SCH_MAX_TASKS) {
 80015cc:	4b26      	ldr	r3, [pc, #152]	; (8001668 <addTask+0xa4>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b1f      	cmp	r3, #31
 80015d2:	dd01      	ble.n	80015d8 <addTask+0x14>
        return 1; // Quá số lượng tác vụ cho phép
 80015d4:	2301      	movs	r3, #1
 80015d6:	e042      	b.n	800165e <addTask+0x9a>
    }

    task->RunMe = 0; // Đảm bảo cờ được đặt về 0
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	611a      	str	r2, [r3, #16]
    if (TaskList.size == 0) {
 80015de:	4b22      	ldr	r3, [pc, #136]	; (8001668 <addTask+0xa4>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d103      	bne.n	80015ee <addTask+0x2a>
        TaskList.head = task;
 80015e6:	4a20      	ldr	r2, [pc, #128]	; (8001668 <addTask+0xa4>)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6013      	str	r3, [r2, #0]
 80015ec:	e031      	b.n	8001652 <addTask+0x8e>
    } else {
        Node *curr = TaskList.head;
 80015ee:	4b1e      	ldr	r3, [pc, #120]	; (8001668 <addTask+0xa4>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	60fb      	str	r3, [r7, #12]
        Node *prev = NULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	60bb      	str	r3, [r7, #8]

        while (curr && task->Delay >= curr->Delay) {
 80015f8:	e00b      	b.n	8001612 <addTask+0x4e>
            task->Delay -= curr->Delay;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689a      	ldr	r2, [r3, #8]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	1ad2      	subs	r2, r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	609a      	str	r2, [r3, #8]
            prev = curr;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	60bb      	str	r3, [r7, #8]
            curr = curr->NextTask;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	695b      	ldr	r3, [r3, #20]
 8001610:	60fb      	str	r3, [r7, #12]
        while (curr && task->Delay >= curr->Delay) {
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d005      	beq.n	8001624 <addTask+0x60>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689a      	ldr	r2, [r3, #8]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	429a      	cmp	r2, r3
 8001622:	d2ea      	bcs.n	80015fa <addTask+0x36>
        }

        task->NextTask = curr;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	615a      	str	r2, [r3, #20]
        if (prev) {
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <addTask+0x74>
            prev->NextTask = task;
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	615a      	str	r2, [r3, #20]
 8001636:	e002      	b.n	800163e <addTask+0x7a>
        } else {
            TaskList.head = task;
 8001638:	4a0b      	ldr	r2, [pc, #44]	; (8001668 <addTask+0xa4>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6013      	str	r3, [r2, #0]
        }

        if (curr) {
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d006      	beq.n	8001652 <addTask+0x8e>
            curr->Delay -= task->Delay;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	689a      	ldr	r2, [r3, #8]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	1ad2      	subs	r2, r2, r3
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	609a      	str	r2, [r3, #8]
        }
    }

    TaskList.size++;
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <addTask+0xa4>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	3301      	adds	r3, #1
 8001658:	4a03      	ldr	r2, [pc, #12]	; (8001668 <addTask+0xa4>)
 800165a:	6053      	str	r3, [r2, #4]
    return 0;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	200001c8 	.word	0x200001c8

0800166c <schedulerAddTask>:


unsigned char schedulerAddTask(void (*functionPointer)(), unsigned int DELAY, unsigned int PERIOD){
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	60b9      	str	r1, [r7, #8]
 8001676:	607a      	str	r2, [r7, #4]
	Node * task = (Node *)malloc(sizeof(Node));
 8001678:	2018      	movs	r0, #24
 800167a:	f002 fc93 	bl	8003fa4 <malloc>
 800167e:	4603      	mov	r3, r0
 8001680:	617b      	str	r3, [r7, #20]
	task -> Delay 		= DELAY;
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	68ba      	ldr	r2, [r7, #8]
 8001686:	609a      	str	r2, [r3, #8]
	task -> Period 		= PERIOD;
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	60da      	str	r2, [r3, #12]
	task -> TaskID 		= (++TaskIDCounter)%256;
 800168e:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <schedulerAddTask+0x5c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	3301      	adds	r3, #1
 8001694:	4a0c      	ldr	r2, [pc, #48]	; (80016c8 <schedulerAddTask+0x5c>)
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	4b0b      	ldr	r3, [pc, #44]	; (80016c8 <schedulerAddTask+0x5c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	b2da      	uxtb	r2, r3
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	605a      	str	r2, [r3, #4]
	task -> TaskPointer = functionPointer;
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	68fa      	ldr	r2, [r7, #12]
 80016a6:	601a      	str	r2, [r3, #0]
	task -> NextTask 	= NULL;
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
	task -> RunMe 		= 0;
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
	addTask(task);
 80016b4:	6978      	ldr	r0, [r7, #20]
 80016b6:	f7ff ff85 	bl	80015c4 <addTask>
	return task -> TaskID;
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	b2db      	uxtb	r3, r3
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000120 	.word	0x20000120

080016cc <schedulerSleep>:

void schedulerSleep(){
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
	// Enter idle or low-power mode
	    __WFI();  // Wait For Interrupt: puts the MCU in idle mode until an interrupt occurs
 80016d0:	bf30      	wfi
}
 80016d2:	bf00      	nop
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr
	...

080016dc <schedulerDispatcher>:

void schedulerDispatcher() {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
    while (TaskList.size != 0) {
 80016e2:	e02e      	b.n	8001742 <schedulerDispatcher+0x66>
        Node *current = TaskList.head;
 80016e4:	4b1c      	ldr	r3, [pc, #112]	; (8001758 <schedulerDispatcher+0x7c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	607b      	str	r3, [r7, #4]

        // Duyệt qua tất cả các tác vụ
        while (current != NULL) {
 80016ea:	e025      	b.n	8001738 <schedulerDispatcher+0x5c>
            if (current->RunMe > 0) {
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d01e      	beq.n	8001732 <schedulerDispatcher+0x56>
                current->RunMe--; // Đánh dấu là đã thực thi
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	691b      	ldr	r3, [r3, #16]
 80016f8:	1e5a      	subs	r2, r3, #1
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	611a      	str	r2, [r3, #16]

                // Báo cáo và thực thi tác vụ
                uint32_t time_point = timestamp;
 80016fe:	4b17      	ldr	r3, [pc, #92]	; (800175c <schedulerDispatcher+0x80>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	603b      	str	r3, [r7, #0]
                sprintf(str, "TaskID: %ld timeout at timestamp: %ld ms\r\n", current->TaskID, time_point);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685a      	ldr	r2, [r3, #4]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	4915      	ldr	r1, [pc, #84]	; (8001760 <schedulerDispatcher+0x84>)
 800170c:	4815      	ldr	r0, [pc, #84]	; (8001764 <schedulerDispatcher+0x88>)
 800170e:	f002 fd17 	bl	8004140 <siprintf>
                writeMessage(str);
 8001712:	4814      	ldr	r0, [pc, #80]	; (8001764 <schedulerDispatcher+0x88>)
 8001714:	f7ff fcf8 	bl	8001108 <writeMessage>

                // Thực thi tác vụ
                current->TaskPointer();
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4798      	blx	r3

                // Nếu là tác vụ định kỳ, không xóa
                if (current->Period == 0) {
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d105      	bne.n	8001732 <schedulerDispatcher+0x56>
                    schedulerDeleteTask(current->TaskID);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff ff33 	bl	8001598 <schedulerDeleteTask>
                }
            }

            // Tiếp tục với tác vụ kế tiếp
            current = current->NextTask;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	607b      	str	r3, [r7, #4]
        while (current != NULL) {
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1d6      	bne.n	80016ec <schedulerDispatcher+0x10>
        }

        schedulerSleep(); // Đưa hệ thống về chế độ tiết kiệm năng lượng
 800173e:	f7ff ffc5 	bl	80016cc <schedulerSleep>
    while (TaskList.size != 0) {
 8001742:	4b05      	ldr	r3, [pc, #20]	; (8001758 <schedulerDispatcher+0x7c>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1cc      	bne.n	80016e4 <schedulerDispatcher+0x8>
    }

    schedulerReportStatus();
 800174a:	f000 f80d 	bl	8001768 <schedulerReportStatus>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200001c8 	.word	0x200001c8
 800175c:	20000124 	.word	0x20000124
 8001760:	08004860 	.word	0x08004860
 8001764:	200001d0 	.word	0x200001d0

08001768 <schedulerReportStatus>:


int ErrorTickCount = 0;
void schedulerReportStatus(){
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
				ErrorCode = 0; //reset error code
			}
		}
	}
#endif
};
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr

08001774 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800177a:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <HAL_MspInit+0x5c>)
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	4a14      	ldr	r2, [pc, #80]	; (80017d0 <HAL_MspInit+0x5c>)
 8001780:	f043 0301 	orr.w	r3, r3, #1
 8001784:	6193      	str	r3, [r2, #24]
 8001786:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <HAL_MspInit+0x5c>)
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001792:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <HAL_MspInit+0x5c>)
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	4a0e      	ldr	r2, [pc, #56]	; (80017d0 <HAL_MspInit+0x5c>)
 8001798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800179c:	61d3      	str	r3, [r2, #28]
 800179e:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <HAL_MspInit+0x5c>)
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a6:	607b      	str	r3, [r7, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80017aa:	4b0a      	ldr	r3, [pc, #40]	; (80017d4 <HAL_MspInit+0x60>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	4a04      	ldr	r2, [pc, #16]	; (80017d4 <HAL_MspInit+0x60>)
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c6:	bf00      	nop
 80017c8:	3714      	adds	r7, #20
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr
 80017d0:	40021000 	.word	0x40021000
 80017d4:	40010000 	.word	0x40010000

080017d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017e8:	d113      	bne.n	8001812 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ea:	4b0c      	ldr	r3, [pc, #48]	; (800181c <HAL_TIM_Base_MspInit+0x44>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	4a0b      	ldr	r2, [pc, #44]	; (800181c <HAL_TIM_Base_MspInit+0x44>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	61d3      	str	r3, [r2, #28]
 80017f6:	4b09      	ldr	r3, [pc, #36]	; (800181c <HAL_TIM_Base_MspInit+0x44>)
 80017f8:	69db      	ldr	r3, [r3, #28]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	2100      	movs	r1, #0
 8001806:	201c      	movs	r0, #28
 8001808:	f000 faf7 	bl	8001dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800180c:	201c      	movs	r0, #28
 800180e:	f000 fb10 	bl	8001e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001812:	bf00      	nop
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000

08001820 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 0310 	add.w	r3, r7, #16
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a20      	ldr	r2, [pc, #128]	; (80018bc <HAL_UART_MspInit+0x9c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d139      	bne.n	80018b4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001840:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <HAL_UART_MspInit+0xa0>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	4a1e      	ldr	r2, [pc, #120]	; (80018c0 <HAL_UART_MspInit+0xa0>)
 8001846:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800184a:	6193      	str	r3, [r2, #24]
 800184c:	4b1c      	ldr	r3, [pc, #112]	; (80018c0 <HAL_UART_MspInit+0xa0>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001858:	4b19      	ldr	r3, [pc, #100]	; (80018c0 <HAL_UART_MspInit+0xa0>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	4a18      	ldr	r2, [pc, #96]	; (80018c0 <HAL_UART_MspInit+0xa0>)
 800185e:	f043 0304 	orr.w	r3, r3, #4
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b16      	ldr	r3, [pc, #88]	; (80018c0 <HAL_UART_MspInit+0xa0>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001870:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001874:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800187a:	2303      	movs	r3, #3
 800187c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187e:	f107 0310 	add.w	r3, r7, #16
 8001882:	4619      	mov	r1, r3
 8001884:	480f      	ldr	r0, [pc, #60]	; (80018c4 <HAL_UART_MspInit+0xa4>)
 8001886:	f000 fba1 	bl	8001fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800188a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800188e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001898:	f107 0310 	add.w	r3, r7, #16
 800189c:	4619      	mov	r1, r3
 800189e:	4809      	ldr	r0, [pc, #36]	; (80018c4 <HAL_UART_MspInit+0xa4>)
 80018a0:	f000 fb94 	bl	8001fcc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018a4:	2200      	movs	r2, #0
 80018a6:	2100      	movs	r1, #0
 80018a8:	2025      	movs	r0, #37	; 0x25
 80018aa:	f000 faa6 	bl	8001dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018ae:	2025      	movs	r0, #37	; 0x25
 80018b0:	f000 fabf 	bl	8001e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80018b4:	bf00      	nop
 80018b6:	3720      	adds	r7, #32
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40013800 	.word	0x40013800
 80018c0:	40021000 	.word	0x40021000
 80018c4:	40010800 	.word	0x40010800

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018cc:	e7fe      	b.n	80018cc <NMI_Handler+0x4>

080018ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d2:	e7fe      	b.n	80018d2 <HardFault_Handler+0x4>

080018d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d8:	e7fe      	b.n	80018d8 <MemManage_Handler+0x4>

080018da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018de:	e7fe      	b.n	80018de <BusFault_Handler+0x4>

080018e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e4:	e7fe      	b.n	80018e4 <UsageFault_Handler+0x4>

080018e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr

080018f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr

0800190a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800190e:	f000 f981 	bl	8001c14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800191c:	4802      	ldr	r0, [pc, #8]	; (8001928 <TIM2_IRQHandler+0x10>)
 800191e:	f001 f9c1 	bl	8002ca4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000180 	.word	0x20000180

0800192c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001930:	4802      	ldr	r0, [pc, #8]	; (800193c <USART1_IRQHandler+0x10>)
 8001932:	f001 fdd3 	bl	80034dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000138 	.word	0x20000138

08001940 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001948:	4a14      	ldr	r2, [pc, #80]	; (800199c <_sbrk+0x5c>)
 800194a:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <_sbrk+0x60>)
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001954:	4b13      	ldr	r3, [pc, #76]	; (80019a4 <_sbrk+0x64>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d102      	bne.n	8001962 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800195c:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <_sbrk+0x64>)
 800195e:	4a12      	ldr	r2, [pc, #72]	; (80019a8 <_sbrk+0x68>)
 8001960:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001962:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <_sbrk+0x64>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4413      	add	r3, r2
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	429a      	cmp	r2, r3
 800196e:	d207      	bcs.n	8001980 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001970:	f002 faee 	bl	8003f50 <__errno>
 8001974:	4603      	mov	r3, r0
 8001976:	220c      	movs	r2, #12
 8001978:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800197a:	f04f 33ff 	mov.w	r3, #4294967295
 800197e:	e009      	b.n	8001994 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001980:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <_sbrk+0x64>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001986:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <_sbrk+0x64>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	4a05      	ldr	r2, [pc, #20]	; (80019a4 <_sbrk+0x64>)
 8001990:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001992:	68fb      	ldr	r3, [r7, #12]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3718      	adds	r7, #24
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20002800 	.word	0x20002800
 80019a0:	00000400 	.word	0x00000400
 80019a4:	2000012c 	.word	0x2000012c
 80019a8:	20000218 	.word	0x20000218

080019ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr

080019b8 <clearAllLed>:
#include "traffic_light.h"
#include "scheduler.h"

void clearAllLed(){
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);//RED1
 80019bc:	2200      	movs	r2, #0
 80019be:	2101      	movs	r1, #1
 80019c0:	480e      	ldr	r0, [pc, #56]	; (80019fc <clearAllLed+0x44>)
 80019c2:	f000 fc94 	bl	80022ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);//RED2
 80019c6:	2200      	movs	r2, #0
 80019c8:	2102      	movs	r1, #2
 80019ca:	480c      	ldr	r0, [pc, #48]	; (80019fc <clearAllLed+0x44>)
 80019cc:	f000 fc8f 	bl	80022ee <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);//YEL1
 80019d0:	2200      	movs	r2, #0
 80019d2:	2104      	movs	r1, #4
 80019d4:	4809      	ldr	r0, [pc, #36]	; (80019fc <clearAllLed+0x44>)
 80019d6:	f000 fc8a 	bl	80022ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);//YEL2
 80019da:	2200      	movs	r2, #0
 80019dc:	2108      	movs	r1, #8
 80019de:	4807      	ldr	r0, [pc, #28]	; (80019fc <clearAllLed+0x44>)
 80019e0:	f000 fc85 	bl	80022ee <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);//GREEN1
 80019e4:	2200      	movs	r2, #0
 80019e6:	2110      	movs	r1, #16
 80019e8:	4804      	ldr	r0, [pc, #16]	; (80019fc <clearAllLed+0x44>)
 80019ea:	f000 fc80 	bl	80022ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);//GREEN2
 80019ee:	2200      	movs	r2, #0
 80019f0:	2120      	movs	r1, #32
 80019f2:	4802      	ldr	r0, [pc, #8]	; (80019fc <clearAllLed+0x44>)
 80019f4:	f000 fc7b 	bl	80022ee <HAL_GPIO_WritePin>
}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40010c00 	.word	0x40010c00

08001a00 <led_red_green>:
void led_red_green(){
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);//RED1
 8001a04:	2201      	movs	r2, #1
 8001a06:	2101      	movs	r1, #1
 8001a08:	4804      	ldr	r0, [pc, #16]	; (8001a1c <led_red_green+0x1c>)
 8001a0a:	f000 fc70 	bl	80022ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);//GREEN2
 8001a0e:	2201      	movs	r2, #1
 8001a10:	2120      	movs	r1, #32
 8001a12:	4802      	ldr	r0, [pc, #8]	; (8001a1c <led_red_green+0x1c>)
 8001a14:	f000 fc6b 	bl	80022ee <HAL_GPIO_WritePin>
}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40010c00 	.word	0x40010c00

08001a20 <led_red_amber>:
void led_red_amber(){
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);//RED1
 8001a24:	2201      	movs	r2, #1
 8001a26:	2101      	movs	r1, #1
 8001a28:	4804      	ldr	r0, [pc, #16]	; (8001a3c <led_red_amber+0x1c>)
 8001a2a:	f000 fc60 	bl	80022ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);//YEL2
 8001a2e:	2201      	movs	r2, #1
 8001a30:	2108      	movs	r1, #8
 8001a32:	4802      	ldr	r0, [pc, #8]	; (8001a3c <led_red_amber+0x1c>)
 8001a34:	f000 fc5b 	bl	80022ee <HAL_GPIO_WritePin>
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40010c00 	.word	0x40010c00

08001a40 <led_green_red>:
void led_green_red(){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);//RED2
 8001a44:	2201      	movs	r2, #1
 8001a46:	2102      	movs	r1, #2
 8001a48:	4804      	ldr	r0, [pc, #16]	; (8001a5c <led_green_red+0x1c>)
 8001a4a:	f000 fc50 	bl	80022ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);//GREEN1
 8001a4e:	2201      	movs	r2, #1
 8001a50:	2110      	movs	r1, #16
 8001a52:	4802      	ldr	r0, [pc, #8]	; (8001a5c <led_green_red+0x1c>)
 8001a54:	f000 fc4b 	bl	80022ee <HAL_GPIO_WritePin>
}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40010c00 	.word	0x40010c00

08001a60 <led_amber_red>:
void led_amber_red(){
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);//RED2
 8001a64:	2201      	movs	r2, #1
 8001a66:	2102      	movs	r1, #2
 8001a68:	4804      	ldr	r0, [pc, #16]	; (8001a7c <led_amber_red+0x1c>)
 8001a6a:	f000 fc40 	bl	80022ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);//YEL1
 8001a6e:	2201      	movs	r2, #1
 8001a70:	2104      	movs	r1, #4
 8001a72:	4802      	ldr	r0, [pc, #8]	; (8001a7c <led_amber_red+0x1c>)
 8001a74:	f000 fc3b 	bl	80022ee <HAL_GPIO_WritePin>
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40010c00 	.word	0x40010c00

08001a80 <controlTime_led>:

    // If you need more tasks, you can add them here
    // Example: schedulerAddTask(led_green_amber, 52, 150);
    // or any other LED function as needed.
}
void controlTime_led(){
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
	if(red <= 0)
 8001a84:	4b0d      	ldr	r3, [pc, #52]	; (8001abc <controlTime_led+0x3c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	dc03      	bgt.n	8001a94 <controlTime_led+0x14>
		red = temp_red;
 8001a8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <controlTime_led+0x40>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <controlTime_led+0x3c>)
 8001a92:	6013      	str	r3, [r2, #0]
	if(green <= 0)
 8001a94:	4b0b      	ldr	r3, [pc, #44]	; (8001ac4 <controlTime_led+0x44>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	dc03      	bgt.n	8001aa4 <controlTime_led+0x24>
		green = temp_green;
 8001a9c:	4b0a      	ldr	r3, [pc, #40]	; (8001ac8 <controlTime_led+0x48>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a08      	ldr	r2, [pc, #32]	; (8001ac4 <controlTime_led+0x44>)
 8001aa2:	6013      	str	r3, [r2, #0]
	if(amber <= 0)
 8001aa4:	4b09      	ldr	r3, [pc, #36]	; (8001acc <controlTime_led+0x4c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	dc03      	bgt.n	8001ab4 <controlTime_led+0x34>
		amber = temp_amber;
 8001aac:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <controlTime_led+0x50>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a06      	ldr	r2, [pc, #24]	; (8001acc <controlTime_led+0x4c>)
 8001ab2:	6013      	str	r3, [r2, #0]
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	20000034 	.word	0x20000034
 8001ac0:	20000040 	.word	0x20000040
 8001ac4:	2000003c 	.word	0x2000003c
 8001ac8:	20000048 	.word	0x20000048
 8001acc:	20000038 	.word	0x20000038
 8001ad0:	20000044 	.word	0x20000044

08001ad4 <blinkingLed>:
void blinkingLed(int mode){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	switch(mode){
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b04      	cmp	r3, #4
 8001ae0:	d01b      	beq.n	8001b1a <blinkingLed+0x46>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b04      	cmp	r3, #4
 8001ae6:	dc21      	bgt.n	8001b2c <blinkingLed+0x58>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d003      	beq.n	8001af6 <blinkingLed+0x22>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b03      	cmp	r3, #3
 8001af2:	d009      	beq.n	8001b08 <blinkingLed+0x34>
			break;
		case MODE_4:
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);//GREEN1
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);//GREEN2
			break;
		default: break;
 8001af4:	e01a      	b.n	8001b2c <blinkingLed+0x58>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);//RED1
 8001af6:	2101      	movs	r1, #1
 8001af8:	480f      	ldr	r0, [pc, #60]	; (8001b38 <blinkingLed+0x64>)
 8001afa:	f000 fc10 	bl	800231e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);//RED2
 8001afe:	2102      	movs	r1, #2
 8001b00:	480d      	ldr	r0, [pc, #52]	; (8001b38 <blinkingLed+0x64>)
 8001b02:	f000 fc0c 	bl	800231e <HAL_GPIO_TogglePin>
			break;
 8001b06:	e012      	b.n	8001b2e <blinkingLed+0x5a>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);//YEL1
 8001b08:	2104      	movs	r1, #4
 8001b0a:	480b      	ldr	r0, [pc, #44]	; (8001b38 <blinkingLed+0x64>)
 8001b0c:	f000 fc07 	bl	800231e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);//YEL2
 8001b10:	2108      	movs	r1, #8
 8001b12:	4809      	ldr	r0, [pc, #36]	; (8001b38 <blinkingLed+0x64>)
 8001b14:	f000 fc03 	bl	800231e <HAL_GPIO_TogglePin>
			break;
 8001b18:	e009      	b.n	8001b2e <blinkingLed+0x5a>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);//GREEN1
 8001b1a:	2110      	movs	r1, #16
 8001b1c:	4806      	ldr	r0, [pc, #24]	; (8001b38 <blinkingLed+0x64>)
 8001b1e:	f000 fbfe 	bl	800231e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);//GREEN2
 8001b22:	2120      	movs	r1, #32
 8001b24:	4804      	ldr	r0, [pc, #16]	; (8001b38 <blinkingLed+0x64>)
 8001b26:	f000 fbfa 	bl	800231e <HAL_GPIO_TogglePin>
			break;
 8001b2a:	e000      	b.n	8001b2e <blinkingLed+0x5a>
		default: break;
 8001b2c:	bf00      	nop
	}
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40010c00 	.word	0x40010c00

08001b3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b3c:	f7ff ff36 	bl	80019ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b40:	480b      	ldr	r0, [pc, #44]	; (8001b70 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b42:	490c      	ldr	r1, [pc, #48]	; (8001b74 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b44:	4a0c      	ldr	r2, [pc, #48]	; (8001b78 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b48:	e002      	b.n	8001b50 <LoopCopyDataInit>

08001b4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b4e:	3304      	adds	r3, #4

08001b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b54:	d3f9      	bcc.n	8001b4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b56:	4a09      	ldr	r2, [pc, #36]	; (8001b7c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b58:	4c09      	ldr	r4, [pc, #36]	; (8001b80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b5c:	e001      	b.n	8001b62 <LoopFillZerobss>

08001b5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b60:	3204      	adds	r2, #4

08001b62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b64:	d3fb      	bcc.n	8001b5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b66:	f002 f9f9 	bl	8003f5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b6a:	f7ff fae1 	bl	8001130 <main>
  bx lr
 8001b6e:	4770      	bx	lr
  ldr r0, =_sdata
 8001b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b74:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8001b78:	080048f4 	.word	0x080048f4
  ldr r2, =_sbss
 8001b7c:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8001b80:	20000218 	.word	0x20000218

08001b84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b84:	e7fe      	b.n	8001b84 <ADC1_2_IRQHandler>
	...

08001b88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b8c:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <HAL_Init+0x28>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a07      	ldr	r2, [pc, #28]	; (8001bb0 <HAL_Init+0x28>)
 8001b92:	f043 0310 	orr.w	r3, r3, #16
 8001b96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b98:	2003      	movs	r0, #3
 8001b9a:	f000 f923 	bl	8001de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b9e:	200f      	movs	r0, #15
 8001ba0:	f000 f808 	bl	8001bb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba4:	f7ff fde6 	bl	8001774 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40022000 	.word	0x40022000

08001bb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <HAL_InitTick+0x54>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_InitTick+0x58>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f000 f93b 	bl	8001e4e <HAL_SYSTICK_Config>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00e      	b.n	8001c00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b0f      	cmp	r3, #15
 8001be6:	d80a      	bhi.n	8001bfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be8:	2200      	movs	r2, #0
 8001bea:	6879      	ldr	r1, [r7, #4]
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	f000 f903 	bl	8001dfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf4:	4a06      	ldr	r2, [pc, #24]	; (8001c10 <HAL_InitTick+0x5c>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	e000      	b.n	8001c00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20000064 	.word	0x20000064
 8001c0c:	2000006c 	.word	0x2000006c
 8001c10:	20000068 	.word	0x20000068

08001c14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c18:	4b05      	ldr	r3, [pc, #20]	; (8001c30 <HAL_IncTick+0x1c>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4b05      	ldr	r3, [pc, #20]	; (8001c34 <HAL_IncTick+0x20>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4413      	add	r3, r2
 8001c24:	4a03      	ldr	r2, [pc, #12]	; (8001c34 <HAL_IncTick+0x20>)
 8001c26:	6013      	str	r3, [r2, #0]
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr
 8001c30:	2000006c 	.word	0x2000006c
 8001c34:	20000204 	.word	0x20000204

08001c38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c3c:	4b02      	ldr	r3, [pc, #8]	; (8001c48 <HAL_GetTick+0x10>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr
 8001c48:	20000204 	.word	0x20000204

08001c4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f003 0307 	and.w	r3, r3, #7
 8001c5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <__NVIC_SetPriorityGrouping+0x44>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c62:	68ba      	ldr	r2, [r7, #8]
 8001c64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c68:	4013      	ands	r3, r2
 8001c6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c7e:	4a04      	ldr	r2, [pc, #16]	; (8001c90 <__NVIC_SetPriorityGrouping+0x44>)
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	60d3      	str	r3, [r2, #12]
}
 8001c84:	bf00      	nop
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bc80      	pop	{r7}
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c98:	4b04      	ldr	r3, [pc, #16]	; (8001cac <__NVIC_GetPriorityGrouping+0x18>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	0a1b      	lsrs	r3, r3, #8
 8001c9e:	f003 0307 	and.w	r3, r3, #7
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	db0b      	blt.n	8001cda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	f003 021f 	and.w	r2, r3, #31
 8001cc8:	4906      	ldr	r1, [pc, #24]	; (8001ce4 <__NVIC_EnableIRQ+0x34>)
 8001cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cce:	095b      	lsrs	r3, r3, #5
 8001cd0:	2001      	movs	r0, #1
 8001cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8001cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	e000e100 	.word	0xe000e100

08001ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	6039      	str	r1, [r7, #0]
 8001cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	db0a      	blt.n	8001d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	490c      	ldr	r1, [pc, #48]	; (8001d34 <__NVIC_SetPriority+0x4c>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	0112      	lsls	r2, r2, #4
 8001d08:	b2d2      	uxtb	r2, r2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d10:	e00a      	b.n	8001d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4908      	ldr	r1, [pc, #32]	; (8001d38 <__NVIC_SetPriority+0x50>)
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	3b04      	subs	r3, #4
 8001d20:	0112      	lsls	r2, r2, #4
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	440b      	add	r3, r1
 8001d26:	761a      	strb	r2, [r3, #24]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000e100 	.word	0xe000e100
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b089      	sub	sp, #36	; 0x24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	f1c3 0307 	rsb	r3, r3, #7
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	bf28      	it	cs
 8001d5a:	2304      	movcs	r3, #4
 8001d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3304      	adds	r3, #4
 8001d62:	2b06      	cmp	r3, #6
 8001d64:	d902      	bls.n	8001d6c <NVIC_EncodePriority+0x30>
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	3b03      	subs	r3, #3
 8001d6a:	e000      	b.n	8001d6e <NVIC_EncodePriority+0x32>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d70:	f04f 32ff 	mov.w	r2, #4294967295
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43da      	mvns	r2, r3
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	401a      	ands	r2, r3
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d84:	f04f 31ff 	mov.w	r1, #4294967295
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8e:	43d9      	mvns	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d94:	4313      	orrs	r3, r2
         );
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3724      	adds	r7, #36	; 0x24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001db0:	d301      	bcc.n	8001db6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001db2:	2301      	movs	r3, #1
 8001db4:	e00f      	b.n	8001dd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <SysTick_Config+0x40>)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dbe:	210f      	movs	r1, #15
 8001dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc4:	f7ff ff90 	bl	8001ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <SysTick_Config+0x40>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dce:	4b04      	ldr	r3, [pc, #16]	; (8001de0 <SysTick_Config+0x40>)
 8001dd0:	2207      	movs	r2, #7
 8001dd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	e000e010 	.word	0xe000e010

08001de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f7ff ff2d 	bl	8001c4c <__NVIC_SetPriorityGrouping>
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b086      	sub	sp, #24
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	4603      	mov	r3, r0
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
 8001e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e0c:	f7ff ff42 	bl	8001c94 <__NVIC_GetPriorityGrouping>
 8001e10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	68b9      	ldr	r1, [r7, #8]
 8001e16:	6978      	ldr	r0, [r7, #20]
 8001e18:	f7ff ff90 	bl	8001d3c <NVIC_EncodePriority>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e22:	4611      	mov	r1, r2
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ff5f 	bl	8001ce8 <__NVIC_SetPriority>
}
 8001e2a:	bf00      	nop
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b082      	sub	sp, #8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	4603      	mov	r3, r0
 8001e3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff ff35 	bl	8001cb0 <__NVIC_EnableIRQ>
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b082      	sub	sp, #8
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f7ff ffa2 	bl	8001da0 <SysTick_Config>
 8001e5c:	4603      	mov	r3, r0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b085      	sub	sp, #20
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d008      	beq.n	8001e90 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2204      	movs	r2, #4
 8001e82:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e020      	b.n	8001ed2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 020e 	bic.w	r2, r2, #14
 8001e9e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f022 0201 	bic.w	r2, r2, #1
 8001eae:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb8:	2101      	movs	r1, #1
 8001eba:	fa01 f202 	lsl.w	r2, r1, r2
 8001ebe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3714      	adds	r7, #20
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr

08001edc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d005      	beq.n	8001f00 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2204      	movs	r2, #4
 8001ef8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	73fb      	strb	r3, [r7, #15]
 8001efe:	e051      	b.n	8001fa4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 020e 	bic.w	r2, r2, #14
 8001f0e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f022 0201 	bic.w	r2, r2, #1
 8001f1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a22      	ldr	r2, [pc, #136]	; (8001fb0 <HAL_DMA_Abort_IT+0xd4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d029      	beq.n	8001f7e <HAL_DMA_Abort_IT+0xa2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a21      	ldr	r2, [pc, #132]	; (8001fb4 <HAL_DMA_Abort_IT+0xd8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d022      	beq.n	8001f7a <HAL_DMA_Abort_IT+0x9e>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a1f      	ldr	r2, [pc, #124]	; (8001fb8 <HAL_DMA_Abort_IT+0xdc>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d01a      	beq.n	8001f74 <HAL_DMA_Abort_IT+0x98>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a1e      	ldr	r2, [pc, #120]	; (8001fbc <HAL_DMA_Abort_IT+0xe0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d012      	beq.n	8001f6e <HAL_DMA_Abort_IT+0x92>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a1c      	ldr	r2, [pc, #112]	; (8001fc0 <HAL_DMA_Abort_IT+0xe4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d00a      	beq.n	8001f68 <HAL_DMA_Abort_IT+0x8c>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a1b      	ldr	r2, [pc, #108]	; (8001fc4 <HAL_DMA_Abort_IT+0xe8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d102      	bne.n	8001f62 <HAL_DMA_Abort_IT+0x86>
 8001f5c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f60:	e00e      	b.n	8001f80 <HAL_DMA_Abort_IT+0xa4>
 8001f62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f66:	e00b      	b.n	8001f80 <HAL_DMA_Abort_IT+0xa4>
 8001f68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f6c:	e008      	b.n	8001f80 <HAL_DMA_Abort_IT+0xa4>
 8001f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f72:	e005      	b.n	8001f80 <HAL_DMA_Abort_IT+0xa4>
 8001f74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f78:	e002      	b.n	8001f80 <HAL_DMA_Abort_IT+0xa4>
 8001f7a:	2310      	movs	r3, #16
 8001f7c:	e000      	b.n	8001f80 <HAL_DMA_Abort_IT+0xa4>
 8001f7e:	2301      	movs	r3, #1
 8001f80:	4a11      	ldr	r2, [pc, #68]	; (8001fc8 <HAL_DMA_Abort_IT+0xec>)
 8001f82:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	4798      	blx	r3
    } 
  }
  return status;
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40020008 	.word	0x40020008
 8001fb4:	4002001c 	.word	0x4002001c
 8001fb8:	40020030 	.word	0x40020030
 8001fbc:	40020044 	.word	0x40020044
 8001fc0:	40020058 	.word	0x40020058
 8001fc4:	4002006c 	.word	0x4002006c
 8001fc8:	40020000 	.word	0x40020000

08001fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b08b      	sub	sp, #44	; 0x2c
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fde:	e148      	b.n	8002272 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	69fa      	ldr	r2, [r7, #28]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	f040 8137 	bne.w	800226c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	4aa3      	ldr	r2, [pc, #652]	; (8002290 <HAL_GPIO_Init+0x2c4>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d05e      	beq.n	80020c6 <HAL_GPIO_Init+0xfa>
 8002008:	4aa1      	ldr	r2, [pc, #644]	; (8002290 <HAL_GPIO_Init+0x2c4>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d875      	bhi.n	80020fa <HAL_GPIO_Init+0x12e>
 800200e:	4aa1      	ldr	r2, [pc, #644]	; (8002294 <HAL_GPIO_Init+0x2c8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d058      	beq.n	80020c6 <HAL_GPIO_Init+0xfa>
 8002014:	4a9f      	ldr	r2, [pc, #636]	; (8002294 <HAL_GPIO_Init+0x2c8>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d86f      	bhi.n	80020fa <HAL_GPIO_Init+0x12e>
 800201a:	4a9f      	ldr	r2, [pc, #636]	; (8002298 <HAL_GPIO_Init+0x2cc>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d052      	beq.n	80020c6 <HAL_GPIO_Init+0xfa>
 8002020:	4a9d      	ldr	r2, [pc, #628]	; (8002298 <HAL_GPIO_Init+0x2cc>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d869      	bhi.n	80020fa <HAL_GPIO_Init+0x12e>
 8002026:	4a9d      	ldr	r2, [pc, #628]	; (800229c <HAL_GPIO_Init+0x2d0>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d04c      	beq.n	80020c6 <HAL_GPIO_Init+0xfa>
 800202c:	4a9b      	ldr	r2, [pc, #620]	; (800229c <HAL_GPIO_Init+0x2d0>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d863      	bhi.n	80020fa <HAL_GPIO_Init+0x12e>
 8002032:	4a9b      	ldr	r2, [pc, #620]	; (80022a0 <HAL_GPIO_Init+0x2d4>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d046      	beq.n	80020c6 <HAL_GPIO_Init+0xfa>
 8002038:	4a99      	ldr	r2, [pc, #612]	; (80022a0 <HAL_GPIO_Init+0x2d4>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d85d      	bhi.n	80020fa <HAL_GPIO_Init+0x12e>
 800203e:	2b12      	cmp	r3, #18
 8002040:	d82a      	bhi.n	8002098 <HAL_GPIO_Init+0xcc>
 8002042:	2b12      	cmp	r3, #18
 8002044:	d859      	bhi.n	80020fa <HAL_GPIO_Init+0x12e>
 8002046:	a201      	add	r2, pc, #4	; (adr r2, 800204c <HAL_GPIO_Init+0x80>)
 8002048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800204c:	080020c7 	.word	0x080020c7
 8002050:	080020a1 	.word	0x080020a1
 8002054:	080020b3 	.word	0x080020b3
 8002058:	080020f5 	.word	0x080020f5
 800205c:	080020fb 	.word	0x080020fb
 8002060:	080020fb 	.word	0x080020fb
 8002064:	080020fb 	.word	0x080020fb
 8002068:	080020fb 	.word	0x080020fb
 800206c:	080020fb 	.word	0x080020fb
 8002070:	080020fb 	.word	0x080020fb
 8002074:	080020fb 	.word	0x080020fb
 8002078:	080020fb 	.word	0x080020fb
 800207c:	080020fb 	.word	0x080020fb
 8002080:	080020fb 	.word	0x080020fb
 8002084:	080020fb 	.word	0x080020fb
 8002088:	080020fb 	.word	0x080020fb
 800208c:	080020fb 	.word	0x080020fb
 8002090:	080020a9 	.word	0x080020a9
 8002094:	080020bd 	.word	0x080020bd
 8002098:	4a82      	ldr	r2, [pc, #520]	; (80022a4 <HAL_GPIO_Init+0x2d8>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d013      	beq.n	80020c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800209e:	e02c      	b.n	80020fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	623b      	str	r3, [r7, #32]
          break;
 80020a6:	e029      	b.n	80020fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	3304      	adds	r3, #4
 80020ae:	623b      	str	r3, [r7, #32]
          break;
 80020b0:	e024      	b.n	80020fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	3308      	adds	r3, #8
 80020b8:	623b      	str	r3, [r7, #32]
          break;
 80020ba:	e01f      	b.n	80020fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	330c      	adds	r3, #12
 80020c2:	623b      	str	r3, [r7, #32]
          break;
 80020c4:	e01a      	b.n	80020fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d102      	bne.n	80020d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020ce:	2304      	movs	r3, #4
 80020d0:	623b      	str	r3, [r7, #32]
          break;
 80020d2:	e013      	b.n	80020fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d105      	bne.n	80020e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020dc:	2308      	movs	r3, #8
 80020de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	69fa      	ldr	r2, [r7, #28]
 80020e4:	611a      	str	r2, [r3, #16]
          break;
 80020e6:	e009      	b.n	80020fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020e8:	2308      	movs	r3, #8
 80020ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	69fa      	ldr	r2, [r7, #28]
 80020f0:	615a      	str	r2, [r3, #20]
          break;
 80020f2:	e003      	b.n	80020fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020f4:	2300      	movs	r3, #0
 80020f6:	623b      	str	r3, [r7, #32]
          break;
 80020f8:	e000      	b.n	80020fc <HAL_GPIO_Init+0x130>
          break;
 80020fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2bff      	cmp	r3, #255	; 0xff
 8002100:	d801      	bhi.n	8002106 <HAL_GPIO_Init+0x13a>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	e001      	b.n	800210a <HAL_GPIO_Init+0x13e>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3304      	adds	r3, #4
 800210a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	2bff      	cmp	r3, #255	; 0xff
 8002110:	d802      	bhi.n	8002118 <HAL_GPIO_Init+0x14c>
 8002112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	e002      	b.n	800211e <HAL_GPIO_Init+0x152>
 8002118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211a:	3b08      	subs	r3, #8
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	210f      	movs	r1, #15
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	fa01 f303 	lsl.w	r3, r1, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	401a      	ands	r2, r3
 8002130:	6a39      	ldr	r1, [r7, #32]
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	fa01 f303 	lsl.w	r3, r1, r3
 8002138:	431a      	orrs	r2, r3
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 8090 	beq.w	800226c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800214c:	4b56      	ldr	r3, [pc, #344]	; (80022a8 <HAL_GPIO_Init+0x2dc>)
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	4a55      	ldr	r2, [pc, #340]	; (80022a8 <HAL_GPIO_Init+0x2dc>)
 8002152:	f043 0301 	orr.w	r3, r3, #1
 8002156:	6193      	str	r3, [r2, #24]
 8002158:	4b53      	ldr	r3, [pc, #332]	; (80022a8 <HAL_GPIO_Init+0x2dc>)
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002164:	4a51      	ldr	r2, [pc, #324]	; (80022ac <HAL_GPIO_Init+0x2e0>)
 8002166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002168:	089b      	lsrs	r3, r3, #2
 800216a:	3302      	adds	r3, #2
 800216c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002170:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002174:	f003 0303 	and.w	r3, r3, #3
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	220f      	movs	r2, #15
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	43db      	mvns	r3, r3
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	4013      	ands	r3, r2
 8002186:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a49      	ldr	r2, [pc, #292]	; (80022b0 <HAL_GPIO_Init+0x2e4>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d00d      	beq.n	80021ac <HAL_GPIO_Init+0x1e0>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a48      	ldr	r2, [pc, #288]	; (80022b4 <HAL_GPIO_Init+0x2e8>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d007      	beq.n	80021a8 <HAL_GPIO_Init+0x1dc>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a47      	ldr	r2, [pc, #284]	; (80022b8 <HAL_GPIO_Init+0x2ec>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d101      	bne.n	80021a4 <HAL_GPIO_Init+0x1d8>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e004      	b.n	80021ae <HAL_GPIO_Init+0x1e2>
 80021a4:	2303      	movs	r3, #3
 80021a6:	e002      	b.n	80021ae <HAL_GPIO_Init+0x1e2>
 80021a8:	2301      	movs	r3, #1
 80021aa:	e000      	b.n	80021ae <HAL_GPIO_Init+0x1e2>
 80021ac:	2300      	movs	r3, #0
 80021ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021b0:	f002 0203 	and.w	r2, r2, #3
 80021b4:	0092      	lsls	r2, r2, #2
 80021b6:	4093      	lsls	r3, r2
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021be:	493b      	ldr	r1, [pc, #236]	; (80022ac <HAL_GPIO_Init+0x2e0>)
 80021c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c2:	089b      	lsrs	r3, r3, #2
 80021c4:	3302      	adds	r3, #2
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d006      	beq.n	80021e6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021d8:	4b38      	ldr	r3, [pc, #224]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	4937      	ldr	r1, [pc, #220]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	608b      	str	r3, [r1, #8]
 80021e4:	e006      	b.n	80021f4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021e6:	4b35      	ldr	r3, [pc, #212]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	43db      	mvns	r3, r3
 80021ee:	4933      	ldr	r1, [pc, #204]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 80021f0:	4013      	ands	r3, r2
 80021f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d006      	beq.n	800220e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002200:	4b2e      	ldr	r3, [pc, #184]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	492d      	ldr	r1, [pc, #180]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	4313      	orrs	r3, r2
 800220a:	60cb      	str	r3, [r1, #12]
 800220c:	e006      	b.n	800221c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800220e:	4b2b      	ldr	r3, [pc, #172]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002210:	68da      	ldr	r2, [r3, #12]
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	43db      	mvns	r3, r3
 8002216:	4929      	ldr	r1, [pc, #164]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002218:	4013      	ands	r3, r2
 800221a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d006      	beq.n	8002236 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002228:	4b24      	ldr	r3, [pc, #144]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	4923      	ldr	r1, [pc, #140]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	4313      	orrs	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
 8002234:	e006      	b.n	8002244 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002236:	4b21      	ldr	r3, [pc, #132]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	43db      	mvns	r3, r3
 800223e:	491f      	ldr	r1, [pc, #124]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002240:	4013      	ands	r3, r2
 8002242:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d006      	beq.n	800225e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002250:	4b1a      	ldr	r3, [pc, #104]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4919      	ldr	r1, [pc, #100]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	4313      	orrs	r3, r2
 800225a:	600b      	str	r3, [r1, #0]
 800225c:	e006      	b.n	800226c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800225e:	4b17      	ldr	r3, [pc, #92]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	43db      	mvns	r3, r3
 8002266:	4915      	ldr	r1, [pc, #84]	; (80022bc <HAL_GPIO_Init+0x2f0>)
 8002268:	4013      	ands	r3, r2
 800226a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800226c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226e:	3301      	adds	r3, #1
 8002270:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002278:	fa22 f303 	lsr.w	r3, r2, r3
 800227c:	2b00      	cmp	r3, #0
 800227e:	f47f aeaf 	bne.w	8001fe0 <HAL_GPIO_Init+0x14>
  }
}
 8002282:	bf00      	nop
 8002284:	bf00      	nop
 8002286:	372c      	adds	r7, #44	; 0x2c
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	10320000 	.word	0x10320000
 8002294:	10310000 	.word	0x10310000
 8002298:	10220000 	.word	0x10220000
 800229c:	10210000 	.word	0x10210000
 80022a0:	10120000 	.word	0x10120000
 80022a4:	10110000 	.word	0x10110000
 80022a8:	40021000 	.word	0x40021000
 80022ac:	40010000 	.word	0x40010000
 80022b0:	40010800 	.word	0x40010800
 80022b4:	40010c00 	.word	0x40010c00
 80022b8:	40011000 	.word	0x40011000
 80022bc:	40010400 	.word	0x40010400

080022c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	460b      	mov	r3, r1
 80022ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	887b      	ldrh	r3, [r7, #2]
 80022d2:	4013      	ands	r3, r2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d002      	beq.n	80022de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022d8:	2301      	movs	r3, #1
 80022da:	73fb      	strb	r3, [r7, #15]
 80022dc:	e001      	b.n	80022e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022de:	2300      	movs	r3, #0
 80022e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bc80      	pop	{r7}
 80022ec:	4770      	bx	lr

080022ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b083      	sub	sp, #12
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
 80022f6:	460b      	mov	r3, r1
 80022f8:	807b      	strh	r3, [r7, #2]
 80022fa:	4613      	mov	r3, r2
 80022fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022fe:	787b      	ldrb	r3, [r7, #1]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002304:	887a      	ldrh	r2, [r7, #2]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800230a:	e003      	b.n	8002314 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800230c:	887b      	ldrh	r3, [r7, #2]
 800230e:	041a      	lsls	r2, r3, #16
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	611a      	str	r2, [r3, #16]
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr

0800231e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800231e:	b480      	push	{r7}
 8002320:	b085      	sub	sp, #20
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
 8002326:	460b      	mov	r3, r1
 8002328:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002330:	887a      	ldrh	r2, [r7, #2]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4013      	ands	r3, r2
 8002336:	041a      	lsls	r2, r3, #16
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	43d9      	mvns	r1, r3
 800233c:	887b      	ldrh	r3, [r7, #2]
 800233e:	400b      	ands	r3, r1
 8002340:	431a      	orrs	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	611a      	str	r2, [r3, #16]
}
 8002346:	bf00      	nop
 8002348:	3714      	adds	r7, #20
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr

08002350 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e26c      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 8087 	beq.w	800247e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002370:	4b92      	ldr	r3, [pc, #584]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 030c 	and.w	r3, r3, #12
 8002378:	2b04      	cmp	r3, #4
 800237a:	d00c      	beq.n	8002396 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800237c:	4b8f      	ldr	r3, [pc, #572]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 030c 	and.w	r3, r3, #12
 8002384:	2b08      	cmp	r3, #8
 8002386:	d112      	bne.n	80023ae <HAL_RCC_OscConfig+0x5e>
 8002388:	4b8c      	ldr	r3, [pc, #560]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002390:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002394:	d10b      	bne.n	80023ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002396:	4b89      	ldr	r3, [pc, #548]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d06c      	beq.n	800247c <HAL_RCC_OscConfig+0x12c>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d168      	bne.n	800247c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e246      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023b6:	d106      	bne.n	80023c6 <HAL_RCC_OscConfig+0x76>
 80023b8:	4b80      	ldr	r3, [pc, #512]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a7f      	ldr	r2, [pc, #508]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80023be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023c2:	6013      	str	r3, [r2, #0]
 80023c4:	e02e      	b.n	8002424 <HAL_RCC_OscConfig+0xd4>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d10c      	bne.n	80023e8 <HAL_RCC_OscConfig+0x98>
 80023ce:	4b7b      	ldr	r3, [pc, #492]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a7a      	ldr	r2, [pc, #488]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80023d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023d8:	6013      	str	r3, [r2, #0]
 80023da:	4b78      	ldr	r3, [pc, #480]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a77      	ldr	r2, [pc, #476]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80023e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	e01d      	b.n	8002424 <HAL_RCC_OscConfig+0xd4>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023f0:	d10c      	bne.n	800240c <HAL_RCC_OscConfig+0xbc>
 80023f2:	4b72      	ldr	r3, [pc, #456]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a71      	ldr	r2, [pc, #452]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80023f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	4b6f      	ldr	r3, [pc, #444]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a6e      	ldr	r2, [pc, #440]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002408:	6013      	str	r3, [r2, #0]
 800240a:	e00b      	b.n	8002424 <HAL_RCC_OscConfig+0xd4>
 800240c:	4b6b      	ldr	r3, [pc, #428]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a6a      	ldr	r2, [pc, #424]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002412:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	4b68      	ldr	r3, [pc, #416]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a67      	ldr	r2, [pc, #412]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 800241e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002422:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d013      	beq.n	8002454 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242c:	f7ff fc04 	bl	8001c38 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002434:	f7ff fc00 	bl	8001c38 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b64      	cmp	r3, #100	; 0x64
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e1fa      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002446:	4b5d      	ldr	r3, [pc, #372]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0xe4>
 8002452:	e014      	b.n	800247e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002454:	f7ff fbf0 	bl	8001c38 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800245c:	f7ff fbec 	bl	8001c38 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b64      	cmp	r3, #100	; 0x64
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e1e6      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800246e:	4b53      	ldr	r3, [pc, #332]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f0      	bne.n	800245c <HAL_RCC_OscConfig+0x10c>
 800247a:	e000      	b.n	800247e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800247c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d063      	beq.n	8002552 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800248a:	4b4c      	ldr	r3, [pc, #304]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f003 030c 	and.w	r3, r3, #12
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00b      	beq.n	80024ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002496:	4b49      	ldr	r3, [pc, #292]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f003 030c 	and.w	r3, r3, #12
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d11c      	bne.n	80024dc <HAL_RCC_OscConfig+0x18c>
 80024a2:	4b46      	ldr	r3, [pc, #280]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d116      	bne.n	80024dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ae:	4b43      	ldr	r3, [pc, #268]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d005      	beq.n	80024c6 <HAL_RCC_OscConfig+0x176>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d001      	beq.n	80024c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e1ba      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c6:	4b3d      	ldr	r3, [pc, #244]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	4939      	ldr	r1, [pc, #228]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024da:	e03a      	b.n	8002552 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d020      	beq.n	8002526 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e4:	4b36      	ldr	r3, [pc, #216]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80024e6:	2201      	movs	r2, #1
 80024e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ea:	f7ff fba5 	bl	8001c38 <HAL_GetTick>
 80024ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f0:	e008      	b.n	8002504 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f2:	f7ff fba1 	bl	8001c38 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e19b      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002504:	4b2d      	ldr	r3, [pc, #180]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0f0      	beq.n	80024f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002510:	4b2a      	ldr	r3, [pc, #168]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	4927      	ldr	r1, [pc, #156]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002520:	4313      	orrs	r3, r2
 8002522:	600b      	str	r3, [r1, #0]
 8002524:	e015      	b.n	8002552 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002526:	4b26      	ldr	r3, [pc, #152]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252c:	f7ff fb84 	bl	8001c38 <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002532:	e008      	b.n	8002546 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002534:	f7ff fb80 	bl	8001c38 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e17a      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002546:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1f0      	bne.n	8002534 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0308 	and.w	r3, r3, #8
 800255a:	2b00      	cmp	r3, #0
 800255c:	d03a      	beq.n	80025d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d019      	beq.n	800259a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002566:	4b17      	ldr	r3, [pc, #92]	; (80025c4 <HAL_RCC_OscConfig+0x274>)
 8002568:	2201      	movs	r2, #1
 800256a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800256c:	f7ff fb64 	bl	8001c38 <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002574:	f7ff fb60 	bl	8001c38 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e15a      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002586:	4b0d      	ldr	r3, [pc, #52]	; (80025bc <HAL_RCC_OscConfig+0x26c>)
 8002588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	2b00      	cmp	r3, #0
 8002590:	d0f0      	beq.n	8002574 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002592:	2001      	movs	r0, #1
 8002594:	f000 facc 	bl	8002b30 <RCC_Delay>
 8002598:	e01c      	b.n	80025d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800259a:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <HAL_RCC_OscConfig+0x274>)
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a0:	f7ff fb4a 	bl	8001c38 <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025a6:	e00f      	b.n	80025c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025a8:	f7ff fb46 	bl	8001c38 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d908      	bls.n	80025c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e140      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
 80025ba:	bf00      	nop
 80025bc:	40021000 	.word	0x40021000
 80025c0:	42420000 	.word	0x42420000
 80025c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025c8:	4b9e      	ldr	r3, [pc, #632]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1e9      	bne.n	80025a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 80a6 	beq.w	800272e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025e2:	2300      	movs	r3, #0
 80025e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025e6:	4b97      	ldr	r3, [pc, #604]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10d      	bne.n	800260e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025f2:	4b94      	ldr	r3, [pc, #592]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	4a93      	ldr	r2, [pc, #588]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80025f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025fc:	61d3      	str	r3, [r2, #28]
 80025fe:	4b91      	ldr	r3, [pc, #580]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800260a:	2301      	movs	r3, #1
 800260c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800260e:	4b8e      	ldr	r3, [pc, #568]	; (8002848 <HAL_RCC_OscConfig+0x4f8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002616:	2b00      	cmp	r3, #0
 8002618:	d118      	bne.n	800264c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800261a:	4b8b      	ldr	r3, [pc, #556]	; (8002848 <HAL_RCC_OscConfig+0x4f8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a8a      	ldr	r2, [pc, #552]	; (8002848 <HAL_RCC_OscConfig+0x4f8>)
 8002620:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002624:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002626:	f7ff fb07 	bl	8001c38 <HAL_GetTick>
 800262a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800262c:	e008      	b.n	8002640 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800262e:	f7ff fb03 	bl	8001c38 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b64      	cmp	r3, #100	; 0x64
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e0fd      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002640:	4b81      	ldr	r3, [pc, #516]	; (8002848 <HAL_RCC_OscConfig+0x4f8>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0f0      	beq.n	800262e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d106      	bne.n	8002662 <HAL_RCC_OscConfig+0x312>
 8002654:	4b7b      	ldr	r3, [pc, #492]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	4a7a      	ldr	r2, [pc, #488]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 800265a:	f043 0301 	orr.w	r3, r3, #1
 800265e:	6213      	str	r3, [r2, #32]
 8002660:	e02d      	b.n	80026be <HAL_RCC_OscConfig+0x36e>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10c      	bne.n	8002684 <HAL_RCC_OscConfig+0x334>
 800266a:	4b76      	ldr	r3, [pc, #472]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	4a75      	ldr	r2, [pc, #468]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002670:	f023 0301 	bic.w	r3, r3, #1
 8002674:	6213      	str	r3, [r2, #32]
 8002676:	4b73      	ldr	r3, [pc, #460]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	4a72      	ldr	r2, [pc, #456]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 800267c:	f023 0304 	bic.w	r3, r3, #4
 8002680:	6213      	str	r3, [r2, #32]
 8002682:	e01c      	b.n	80026be <HAL_RCC_OscConfig+0x36e>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	2b05      	cmp	r3, #5
 800268a:	d10c      	bne.n	80026a6 <HAL_RCC_OscConfig+0x356>
 800268c:	4b6d      	ldr	r3, [pc, #436]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	4a6c      	ldr	r2, [pc, #432]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002692:	f043 0304 	orr.w	r3, r3, #4
 8002696:	6213      	str	r3, [r2, #32]
 8002698:	4b6a      	ldr	r3, [pc, #424]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	4a69      	ldr	r2, [pc, #420]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	6213      	str	r3, [r2, #32]
 80026a4:	e00b      	b.n	80026be <HAL_RCC_OscConfig+0x36e>
 80026a6:	4b67      	ldr	r3, [pc, #412]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	4a66      	ldr	r2, [pc, #408]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80026ac:	f023 0301 	bic.w	r3, r3, #1
 80026b0:	6213      	str	r3, [r2, #32]
 80026b2:	4b64      	ldr	r3, [pc, #400]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	4a63      	ldr	r2, [pc, #396]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80026b8:	f023 0304 	bic.w	r3, r3, #4
 80026bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d015      	beq.n	80026f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c6:	f7ff fab7 	bl	8001c38 <HAL_GetTick>
 80026ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026cc:	e00a      	b.n	80026e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ce:	f7ff fab3 	bl	8001c38 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026dc:	4293      	cmp	r3, r2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e0ab      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026e4:	4b57      	ldr	r3, [pc, #348]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0ee      	beq.n	80026ce <HAL_RCC_OscConfig+0x37e>
 80026f0:	e014      	b.n	800271c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f2:	f7ff faa1 	bl	8001c38 <HAL_GetTick>
 80026f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026f8:	e00a      	b.n	8002710 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026fa:	f7ff fa9d 	bl	8001c38 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	f241 3288 	movw	r2, #5000	; 0x1388
 8002708:	4293      	cmp	r3, r2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e095      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002710:	4b4c      	ldr	r3, [pc, #304]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	f003 0302 	and.w	r3, r3, #2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1ee      	bne.n	80026fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800271c:	7dfb      	ldrb	r3, [r7, #23]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d105      	bne.n	800272e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002722:	4b48      	ldr	r3, [pc, #288]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	4a47      	ldr	r2, [pc, #284]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002728:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800272c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	2b00      	cmp	r3, #0
 8002734:	f000 8081 	beq.w	800283a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002738:	4b42      	ldr	r3, [pc, #264]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 030c 	and.w	r3, r3, #12
 8002740:	2b08      	cmp	r3, #8
 8002742:	d061      	beq.n	8002808 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	69db      	ldr	r3, [r3, #28]
 8002748:	2b02      	cmp	r3, #2
 800274a:	d146      	bne.n	80027da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274c:	4b3f      	ldr	r3, [pc, #252]	; (800284c <HAL_RCC_OscConfig+0x4fc>)
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002752:	f7ff fa71 	bl	8001c38 <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800275a:	f7ff fa6d 	bl	8001c38 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e067      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800276c:	4b35      	ldr	r3, [pc, #212]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1f0      	bne.n	800275a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002780:	d108      	bne.n	8002794 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002782:	4b30      	ldr	r3, [pc, #192]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	492d      	ldr	r1, [pc, #180]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002790:	4313      	orrs	r3, r2
 8002792:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002794:	4b2b      	ldr	r3, [pc, #172]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a19      	ldr	r1, [r3, #32]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a4:	430b      	orrs	r3, r1
 80027a6:	4927      	ldr	r1, [pc, #156]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80027a8:	4313      	orrs	r3, r2
 80027aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027ac:	4b27      	ldr	r3, [pc, #156]	; (800284c <HAL_RCC_OscConfig+0x4fc>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b2:	f7ff fa41 	bl	8001c38 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ba:	f7ff fa3d 	bl	8001c38 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e037      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027cc:	4b1d      	ldr	r3, [pc, #116]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d0f0      	beq.n	80027ba <HAL_RCC_OscConfig+0x46a>
 80027d8:	e02f      	b.n	800283a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027da:	4b1c      	ldr	r3, [pc, #112]	; (800284c <HAL_RCC_OscConfig+0x4fc>)
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e0:	f7ff fa2a 	bl	8001c38 <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e8:	f7ff fa26 	bl	8001c38 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e020      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027fa:	4b12      	ldr	r3, [pc, #72]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f0      	bne.n	80027e8 <HAL_RCC_OscConfig+0x498>
 8002806:	e018      	b.n	800283a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	69db      	ldr	r3, [r3, #28]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e013      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002814:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <HAL_RCC_OscConfig+0x4f4>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	429a      	cmp	r2, r3
 8002826:	d106      	bne.n	8002836 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002832:	429a      	cmp	r2, r3
 8002834:	d001      	beq.n	800283a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e000      	b.n	800283c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40021000 	.word	0x40021000
 8002848:	40007000 	.word	0x40007000
 800284c:	42420060 	.word	0x42420060

08002850 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e0d0      	b.n	8002a06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002864:	4b6a      	ldr	r3, [pc, #424]	; (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d910      	bls.n	8002894 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002872:	4b67      	ldr	r3, [pc, #412]	; (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f023 0207 	bic.w	r2, r3, #7
 800287a:	4965      	ldr	r1, [pc, #404]	; (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	4313      	orrs	r3, r2
 8002880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002882:	4b63      	ldr	r3, [pc, #396]	; (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	683a      	ldr	r2, [r7, #0]
 800288c:	429a      	cmp	r2, r3
 800288e:	d001      	beq.n	8002894 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e0b8      	b.n	8002a06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d020      	beq.n	80028e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d005      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028ac:	4b59      	ldr	r3, [pc, #356]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	4a58      	ldr	r2, [pc, #352]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80028b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0308 	and.w	r3, r3, #8
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d005      	beq.n	80028d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028c4:	4b53      	ldr	r3, [pc, #332]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	4a52      	ldr	r2, [pc, #328]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80028ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80028ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028d0:	4b50      	ldr	r3, [pc, #320]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	494d      	ldr	r1, [pc, #308]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d040      	beq.n	8002970 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d107      	bne.n	8002906 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028f6:	4b47      	ldr	r3, [pc, #284]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d115      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e07f      	b.n	8002a06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b02      	cmp	r3, #2
 800290c:	d107      	bne.n	800291e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800290e:	4b41      	ldr	r3, [pc, #260]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d109      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e073      	b.n	8002a06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291e:	4b3d      	ldr	r3, [pc, #244]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e06b      	b.n	8002a06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800292e:	4b39      	ldr	r3, [pc, #228]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f023 0203 	bic.w	r2, r3, #3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	4936      	ldr	r1, [pc, #216]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 800293c:	4313      	orrs	r3, r2
 800293e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002940:	f7ff f97a 	bl	8001c38 <HAL_GetTick>
 8002944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002946:	e00a      	b.n	800295e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002948:	f7ff f976 	bl	8001c38 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	f241 3288 	movw	r2, #5000	; 0x1388
 8002956:	4293      	cmp	r3, r2
 8002958:	d901      	bls.n	800295e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e053      	b.n	8002a06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295e:	4b2d      	ldr	r3, [pc, #180]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f003 020c 	and.w	r2, r3, #12
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	429a      	cmp	r2, r3
 800296e:	d1eb      	bne.n	8002948 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002970:	4b27      	ldr	r3, [pc, #156]	; (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d210      	bcs.n	80029a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297e:	4b24      	ldr	r3, [pc, #144]	; (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f023 0207 	bic.w	r2, r3, #7
 8002986:	4922      	ldr	r1, [pc, #136]	; (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	4313      	orrs	r3, r2
 800298c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800298e:	4b20      	ldr	r3, [pc, #128]	; (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0307 	and.w	r3, r3, #7
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	429a      	cmp	r2, r3
 800299a:	d001      	beq.n	80029a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e032      	b.n	8002a06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0304 	and.w	r3, r3, #4
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d008      	beq.n	80029be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029ac:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	4916      	ldr	r1, [pc, #88]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d009      	beq.n	80029de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029ca:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	490e      	ldr	r1, [pc, #56]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029de:	f000 f821 	bl	8002a24 <HAL_RCC_GetSysClockFreq>
 80029e2:	4602      	mov	r2, r0
 80029e4:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	091b      	lsrs	r3, r3, #4
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	490a      	ldr	r1, [pc, #40]	; (8002a18 <HAL_RCC_ClockConfig+0x1c8>)
 80029f0:	5ccb      	ldrb	r3, [r1, r3]
 80029f2:	fa22 f303 	lsr.w	r3, r2, r3
 80029f6:	4a09      	ldr	r2, [pc, #36]	; (8002a1c <HAL_RCC_ClockConfig+0x1cc>)
 80029f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <HAL_RCC_ClockConfig+0x1d0>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff f8d8 	bl	8001bb4 <HAL_InitTick>

  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40022000 	.word	0x40022000
 8002a14:	40021000 	.word	0x40021000
 8002a18:	0800488c 	.word	0x0800488c
 8002a1c:	20000064 	.word	0x20000064
 8002a20:	20000068 	.word	0x20000068

08002a24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b087      	sub	sp, #28
 8002a28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60bb      	str	r3, [r7, #8]
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]
 8002a36:	2300      	movs	r3, #0
 8002a38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a3e:	4b1e      	ldr	r3, [pc, #120]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f003 030c 	and.w	r3, r3, #12
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	d002      	beq.n	8002a54 <HAL_RCC_GetSysClockFreq+0x30>
 8002a4e:	2b08      	cmp	r3, #8
 8002a50:	d003      	beq.n	8002a5a <HAL_RCC_GetSysClockFreq+0x36>
 8002a52:	e027      	b.n	8002aa4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a54:	4b19      	ldr	r3, [pc, #100]	; (8002abc <HAL_RCC_GetSysClockFreq+0x98>)
 8002a56:	613b      	str	r3, [r7, #16]
      break;
 8002a58:	e027      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	0c9b      	lsrs	r3, r3, #18
 8002a5e:	f003 030f 	and.w	r3, r3, #15
 8002a62:	4a17      	ldr	r2, [pc, #92]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a64:	5cd3      	ldrb	r3, [r2, r3]
 8002a66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d010      	beq.n	8002a94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a72:	4b11      	ldr	r3, [pc, #68]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	0c5b      	lsrs	r3, r3, #17
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	4a11      	ldr	r2, [pc, #68]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a7e:	5cd3      	ldrb	r3, [r2, r3]
 8002a80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a0d      	ldr	r2, [pc, #52]	; (8002abc <HAL_RCC_GetSysClockFreq+0x98>)
 8002a86:	fb02 f203 	mul.w	r2, r2, r3
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	e004      	b.n	8002a9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a0c      	ldr	r2, [pc, #48]	; (8002ac8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a98:	fb02 f303 	mul.w	r3, r2, r3
 8002a9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	613b      	str	r3, [r7, #16]
      break;
 8002aa2:	e002      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002aa4:	4b05      	ldr	r3, [pc, #20]	; (8002abc <HAL_RCC_GetSysClockFreq+0x98>)
 8002aa6:	613b      	str	r3, [r7, #16]
      break;
 8002aa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aaa:	693b      	ldr	r3, [r7, #16]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	371c      	adds	r7, #28
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	007a1200 	.word	0x007a1200
 8002ac0:	080048a4 	.word	0x080048a4
 8002ac4:	080048b4 	.word	0x080048b4
 8002ac8:	003d0900 	.word	0x003d0900

08002acc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ad0:	4b02      	ldr	r3, [pc, #8]	; (8002adc <HAL_RCC_GetHCLKFreq+0x10>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr
 8002adc:	20000064 	.word	0x20000064

08002ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ae4:	f7ff fff2 	bl	8002acc <HAL_RCC_GetHCLKFreq>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	0a1b      	lsrs	r3, r3, #8
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	4903      	ldr	r1, [pc, #12]	; (8002b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002af6:	5ccb      	ldrb	r3, [r1, r3]
 8002af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40021000 	.word	0x40021000
 8002b04:	0800489c 	.word	0x0800489c

08002b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b0c:	f7ff ffde 	bl	8002acc <HAL_RCC_GetHCLKFreq>
 8002b10:	4602      	mov	r2, r0
 8002b12:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	0adb      	lsrs	r3, r3, #11
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	4903      	ldr	r1, [pc, #12]	; (8002b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b1e:	5ccb      	ldrb	r3, [r1, r3]
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	0800489c 	.word	0x0800489c

08002b30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b38:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <RCC_Delay+0x34>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a0a      	ldr	r2, [pc, #40]	; (8002b68 <RCC_Delay+0x38>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	0a5b      	lsrs	r3, r3, #9
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b4c:	bf00      	nop
  }
  while (Delay --);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	1e5a      	subs	r2, r3, #1
 8002b52:	60fa      	str	r2, [r7, #12]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1f9      	bne.n	8002b4c <RCC_Delay+0x1c>
}
 8002b58:	bf00      	nop
 8002b5a:	bf00      	nop
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr
 8002b64:	20000064 	.word	0x20000064
 8002b68:	10624dd3 	.word	0x10624dd3

08002b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e041      	b.n	8002c02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d106      	bne.n	8002b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7fe fe20 	bl	80017d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4610      	mov	r0, r2
 8002bac:	f000 fa56 	bl	800305c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
	...

08002c0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d001      	beq.n	8002c24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e035      	b.n	8002c90 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2202      	movs	r2, #2
 8002c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0201 	orr.w	r2, r2, #1
 8002c3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a16      	ldr	r2, [pc, #88]	; (8002c9c <HAL_TIM_Base_Start_IT+0x90>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d009      	beq.n	8002c5a <HAL_TIM_Base_Start_IT+0x4e>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c4e:	d004      	beq.n	8002c5a <HAL_TIM_Base_Start_IT+0x4e>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a12      	ldr	r2, [pc, #72]	; (8002ca0 <HAL_TIM_Base_Start_IT+0x94>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d111      	bne.n	8002c7e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f003 0307 	and.w	r3, r3, #7
 8002c64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2b06      	cmp	r3, #6
 8002c6a:	d010      	beq.n	8002c8e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f042 0201 	orr.w	r2, r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c7c:	e007      	b.n	8002c8e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0201 	orr.w	r2, r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	40012c00 	.word	0x40012c00
 8002ca0:	40000400 	.word	0x40000400

08002ca4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d020      	beq.n	8002d08 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d01b      	beq.n	8002d08 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f06f 0202 	mvn.w	r2, #2
 8002cd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	f003 0303 	and.w	r3, r3, #3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f998 	bl	8003024 <HAL_TIM_IC_CaptureCallback>
 8002cf4:	e005      	b.n	8002d02 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 f98b 	bl	8003012 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 f99a 	bl	8003036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	f003 0304 	and.w	r3, r3, #4
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d020      	beq.n	8002d54 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f003 0304 	and.w	r3, r3, #4
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d01b      	beq.n	8002d54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f06f 0204 	mvn.w	r2, #4
 8002d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2202      	movs	r2, #2
 8002d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 f972 	bl	8003024 <HAL_TIM_IC_CaptureCallback>
 8002d40:	e005      	b.n	8002d4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 f965 	bl	8003012 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 f974 	bl	8003036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d020      	beq.n	8002da0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d01b      	beq.n	8002da0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f06f 0208 	mvn.w	r2, #8
 8002d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2204      	movs	r2, #4
 8002d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f94c 	bl	8003024 <HAL_TIM_IC_CaptureCallback>
 8002d8c:	e005      	b.n	8002d9a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f93f 	bl	8003012 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f000 f94e 	bl	8003036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	f003 0310 	and.w	r3, r3, #16
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d020      	beq.n	8002dec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f003 0310 	and.w	r3, r3, #16
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d01b      	beq.n	8002dec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f06f 0210 	mvn.w	r2, #16
 8002dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2208      	movs	r2, #8
 8002dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d003      	beq.n	8002dda <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f926 	bl	8003024 <HAL_TIM_IC_CaptureCallback>
 8002dd8:	e005      	b.n	8002de6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 f919 	bl	8003012 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 f928 	bl	8003036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00c      	beq.n	8002e10 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d007      	beq.n	8002e10 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f06f 0201 	mvn.w	r2, #1
 8002e08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7fe fad8 	bl	80013c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00c      	beq.n	8002e34 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d007      	beq.n	8002e34 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 fa6f 	bl	8003312 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00c      	beq.n	8002e58 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d007      	beq.n	8002e58 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 f8f8 	bl	8003048 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	f003 0320 	and.w	r3, r3, #32
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00c      	beq.n	8002e7c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f003 0320 	and.w	r3, r3, #32
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d007      	beq.n	8002e7c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f06f 0220 	mvn.w	r2, #32
 8002e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 fa42 	bl	8003300 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e7c:	bf00      	nop
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_TIM_ConfigClockSource+0x1c>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e0b4      	b.n	800300a <HAL_TIM_ConfigClockSource+0x186>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2202      	movs	r2, #2
 8002eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ebe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ec6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68ba      	ldr	r2, [r7, #8]
 8002ece:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ed8:	d03e      	beq.n	8002f58 <HAL_TIM_ConfigClockSource+0xd4>
 8002eda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ede:	f200 8087 	bhi.w	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ee6:	f000 8086 	beq.w	8002ff6 <HAL_TIM_ConfigClockSource+0x172>
 8002eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eee:	d87f      	bhi.n	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ef0:	2b70      	cmp	r3, #112	; 0x70
 8002ef2:	d01a      	beq.n	8002f2a <HAL_TIM_ConfigClockSource+0xa6>
 8002ef4:	2b70      	cmp	r3, #112	; 0x70
 8002ef6:	d87b      	bhi.n	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ef8:	2b60      	cmp	r3, #96	; 0x60
 8002efa:	d050      	beq.n	8002f9e <HAL_TIM_ConfigClockSource+0x11a>
 8002efc:	2b60      	cmp	r3, #96	; 0x60
 8002efe:	d877      	bhi.n	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8002f00:	2b50      	cmp	r3, #80	; 0x50
 8002f02:	d03c      	beq.n	8002f7e <HAL_TIM_ConfigClockSource+0xfa>
 8002f04:	2b50      	cmp	r3, #80	; 0x50
 8002f06:	d873      	bhi.n	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8002f08:	2b40      	cmp	r3, #64	; 0x40
 8002f0a:	d058      	beq.n	8002fbe <HAL_TIM_ConfigClockSource+0x13a>
 8002f0c:	2b40      	cmp	r3, #64	; 0x40
 8002f0e:	d86f      	bhi.n	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8002f10:	2b30      	cmp	r3, #48	; 0x30
 8002f12:	d064      	beq.n	8002fde <HAL_TIM_ConfigClockSource+0x15a>
 8002f14:	2b30      	cmp	r3, #48	; 0x30
 8002f16:	d86b      	bhi.n	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8002f18:	2b20      	cmp	r3, #32
 8002f1a:	d060      	beq.n	8002fde <HAL_TIM_ConfigClockSource+0x15a>
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	d867      	bhi.n	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d05c      	beq.n	8002fde <HAL_TIM_ConfigClockSource+0x15a>
 8002f24:	2b10      	cmp	r3, #16
 8002f26:	d05a      	beq.n	8002fde <HAL_TIM_ConfigClockSource+0x15a>
 8002f28:	e062      	b.n	8002ff0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	6899      	ldr	r1, [r3, #8]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	f000 f96a 	bl	8003212 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002f4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	609a      	str	r2, [r3, #8]
      break;
 8002f56:	e04f      	b.n	8002ff8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	6899      	ldr	r1, [r3, #8]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	f000 f953 	bl	8003212 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f7a:	609a      	str	r2, [r3, #8]
      break;
 8002f7c:	e03c      	b.n	8002ff8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6818      	ldr	r0, [r3, #0]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	6859      	ldr	r1, [r3, #4]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	f000 f8ca 	bl	8003124 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2150      	movs	r1, #80	; 0x50
 8002f96:	4618      	mov	r0, r3
 8002f98:	f000 f921 	bl	80031de <TIM_ITRx_SetConfig>
      break;
 8002f9c:	e02c      	b.n	8002ff8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6818      	ldr	r0, [r3, #0]
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	6859      	ldr	r1, [r3, #4]
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	461a      	mov	r2, r3
 8002fac:	f000 f8e8 	bl	8003180 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2160      	movs	r1, #96	; 0x60
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f000 f911 	bl	80031de <TIM_ITRx_SetConfig>
      break;
 8002fbc:	e01c      	b.n	8002ff8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6818      	ldr	r0, [r3, #0]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	6859      	ldr	r1, [r3, #4]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	f000 f8aa 	bl	8003124 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2140      	movs	r1, #64	; 0x40
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 f901 	bl	80031de <TIM_ITRx_SetConfig>
      break;
 8002fdc:	e00c      	b.n	8002ff8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4610      	mov	r0, r2
 8002fea:	f000 f8f8 	bl	80031de <TIM_ITRx_SetConfig>
      break;
 8002fee:	e003      	b.n	8002ff8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ff4:	e000      	b.n	8002ff8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002ff6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003008:	7bfb      	ldrb	r3, [r7, #15]
}
 800300a:	4618      	mov	r0, r3
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	bc80      	pop	{r7}
 8003022:	4770      	bx	lr

08003024 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr

08003036 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	bc80      	pop	{r7}
 8003058:	4770      	bx	lr
	...

0800305c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a2b      	ldr	r2, [pc, #172]	; (800311c <TIM_Base_SetConfig+0xc0>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d007      	beq.n	8003084 <TIM_Base_SetConfig+0x28>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800307a:	d003      	beq.n	8003084 <TIM_Base_SetConfig+0x28>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a28      	ldr	r2, [pc, #160]	; (8003120 <TIM_Base_SetConfig+0xc4>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d108      	bne.n	8003096 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800308a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a20      	ldr	r2, [pc, #128]	; (800311c <TIM_Base_SetConfig+0xc0>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d007      	beq.n	80030ae <TIM_Base_SetConfig+0x52>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030a4:	d003      	beq.n	80030ae <TIM_Base_SetConfig+0x52>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a1d      	ldr	r2, [pc, #116]	; (8003120 <TIM_Base_SetConfig+0xc4>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d108      	bne.n	80030c0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	4313      	orrs	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a0d      	ldr	r2, [pc, #52]	; (800311c <TIM_Base_SetConfig+0xc0>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d103      	bne.n	80030f4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	691a      	ldr	r2, [r3, #16]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	2b00      	cmp	r3, #0
 8003104:	d005      	beq.n	8003112 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	f023 0201 	bic.w	r2, r3, #1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	611a      	str	r2, [r3, #16]
  }
}
 8003112:	bf00      	nop
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr
 800311c:	40012c00 	.word	0x40012c00
 8003120:	40000400 	.word	0x40000400

08003124 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a1b      	ldr	r3, [r3, #32]
 8003134:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	f023 0201 	bic.w	r2, r3, #1
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800314e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f023 030a 	bic.w	r3, r3, #10
 8003160:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	4313      	orrs	r3, r2
 8003168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	621a      	str	r2, [r3, #32]
}
 8003176:	bf00      	nop
 8003178:	371c      	adds	r7, #28
 800317a:	46bd      	mov	sp, r7
 800317c:	bc80      	pop	{r7}
 800317e:	4770      	bx	lr

08003180 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003180:	b480      	push	{r7}
 8003182:	b087      	sub	sp, #28
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	f023 0210 	bic.w	r2, r3, #16
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80031aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	031b      	lsls	r3, r3, #12
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80031bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	621a      	str	r2, [r3, #32]
}
 80031d4:	bf00      	nop
 80031d6:	371c      	adds	r7, #28
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031de:	b480      	push	{r7}
 80031e0:	b085      	sub	sp, #20
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
 80031e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	f043 0307 	orr.w	r3, r3, #7
 8003200:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	609a      	str	r2, [r3, #8]
}
 8003208:	bf00      	nop
 800320a:	3714      	adds	r7, #20
 800320c:	46bd      	mov	sp, r7
 800320e:	bc80      	pop	{r7}
 8003210:	4770      	bx	lr

08003212 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003212:	b480      	push	{r7}
 8003214:	b087      	sub	sp, #28
 8003216:	af00      	add	r7, sp, #0
 8003218:	60f8      	str	r0, [r7, #12]
 800321a:	60b9      	str	r1, [r7, #8]
 800321c:	607a      	str	r2, [r7, #4]
 800321e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800322c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	021a      	lsls	r2, r3, #8
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	431a      	orrs	r2, r3
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	4313      	orrs	r3, r2
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	4313      	orrs	r3, r2
 800323e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	609a      	str	r2, [r3, #8]
}
 8003246:	bf00      	nop
 8003248:	371c      	adds	r7, #28
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr

08003250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003264:	2302      	movs	r3, #2
 8003266:	e041      	b.n	80032ec <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2202      	movs	r2, #2
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800328e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a14      	ldr	r2, [pc, #80]	; (80032f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d009      	beq.n	80032c0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032b4:	d004      	beq.n	80032c0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a10      	ldr	r2, [pc, #64]	; (80032fc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d10c      	bne.n	80032da <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40012c00 	.word	0x40012c00
 80032fc:	40000400 	.word	0x40000400

08003300 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	bc80      	pop	{r7}
 8003310:	4770      	bx	lr

08003312 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003312:	b480      	push	{r7}
 8003314:	b083      	sub	sp, #12
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr

08003324 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e042      	b.n	80033bc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d106      	bne.n	8003350 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7fe fa68 	bl	8001820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2224      	movs	r2, #36	; 0x24
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003366:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 fd63 	bl	8003e34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	691a      	ldr	r2, [r3, #16]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800337c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	695a      	ldr	r2, [r3, #20]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800338c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68da      	ldr	r2, [r3, #12]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800339c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2220      	movs	r2, #32
 80033a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2220      	movs	r2, #32
 80033b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b08a      	sub	sp, #40	; 0x28
 80033c8:	af02      	add	r7, sp, #8
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	603b      	str	r3, [r7, #0]
 80033d0:	4613      	mov	r3, r2
 80033d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b20      	cmp	r3, #32
 80033e2:	d175      	bne.n	80034d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <HAL_UART_Transmit+0x2c>
 80033ea:	88fb      	ldrh	r3, [r7, #6]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e06e      	b.n	80034d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2221      	movs	r2, #33	; 0x21
 80033fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003402:	f7fe fc19 	bl	8001c38 <HAL_GetTick>
 8003406:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	88fa      	ldrh	r2, [r7, #6]
 800340c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	88fa      	ldrh	r2, [r7, #6]
 8003412:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800341c:	d108      	bne.n	8003430 <HAL_UART_Transmit+0x6c>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d104      	bne.n	8003430 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003426:	2300      	movs	r3, #0
 8003428:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	61bb      	str	r3, [r7, #24]
 800342e:	e003      	b.n	8003438 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003434:	2300      	movs	r3, #0
 8003436:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003438:	e02e      	b.n	8003498 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	2200      	movs	r2, #0
 8003442:	2180      	movs	r1, #128	; 0x80
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f000 fb01 	bl	8003a4c <UART_WaitOnFlagUntilTimeout>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d005      	beq.n	800345c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2220      	movs	r2, #32
 8003454:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e03a      	b.n	80034d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10b      	bne.n	800347a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	881b      	ldrh	r3, [r3, #0]
 8003466:	461a      	mov	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003470:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	3302      	adds	r3, #2
 8003476:	61bb      	str	r3, [r7, #24]
 8003478:	e007      	b.n	800348a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	781a      	ldrb	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	3301      	adds	r3, #1
 8003488:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800348e:	b29b      	uxth	r3, r3
 8003490:	3b01      	subs	r3, #1
 8003492:	b29a      	uxth	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800349c:	b29b      	uxth	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1cb      	bne.n	800343a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2200      	movs	r2, #0
 80034aa:	2140      	movs	r1, #64	; 0x40
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 facd 	bl	8003a4c <UART_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d005      	beq.n	80034c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e006      	b.n	80034d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80034cc:	2300      	movs	r3, #0
 80034ce:	e000      	b.n	80034d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80034d0:	2302      	movs	r3, #2
  }
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3720      	adds	r7, #32
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
	...

080034dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b0ba      	sub	sp, #232	; 0xe8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003502:	2300      	movs	r3, #0
 8003504:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003508:	2300      	movs	r3, #0
 800350a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800350e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003512:	f003 030f 	and.w	r3, r3, #15
 8003516:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800351a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10f      	bne.n	8003542 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003526:	f003 0320 	and.w	r3, r3, #32
 800352a:	2b00      	cmp	r3, #0
 800352c:	d009      	beq.n	8003542 <HAL_UART_IRQHandler+0x66>
 800352e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003532:	f003 0320 	and.w	r3, r3, #32
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 fbbc 	bl	8003cb8 <UART_Receive_IT>
      return;
 8003540:	e25b      	b.n	80039fa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003542:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 80de 	beq.w	8003708 <HAL_UART_IRQHandler+0x22c>
 800354c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	d106      	bne.n	8003566 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800355c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 80d1 	beq.w	8003708 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00b      	beq.n	800358a <HAL_UART_IRQHandler+0xae>
 8003572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d005      	beq.n	800358a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	f043 0201 	orr.w	r2, r3, #1
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800358a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800358e:	f003 0304 	and.w	r3, r3, #4
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00b      	beq.n	80035ae <HAL_UART_IRQHandler+0xd2>
 8003596:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d005      	beq.n	80035ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a6:	f043 0202 	orr.w	r2, r3, #2
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00b      	beq.n	80035d2 <HAL_UART_IRQHandler+0xf6>
 80035ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d005      	beq.n	80035d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ca:	f043 0204 	orr.w	r2, r3, #4
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80035d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035d6:	f003 0308 	and.w	r3, r3, #8
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d011      	beq.n	8003602 <HAL_UART_IRQHandler+0x126>
 80035de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035e2:	f003 0320 	and.w	r3, r3, #32
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d105      	bne.n	80035f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80035ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d005      	beq.n	8003602 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fa:	f043 0208 	orr.w	r2, r3, #8
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 81f2 	beq.w	80039f0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800360c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003610:	f003 0320 	and.w	r3, r3, #32
 8003614:	2b00      	cmp	r3, #0
 8003616:	d008      	beq.n	800362a <HAL_UART_IRQHandler+0x14e>
 8003618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 fb47 	bl	8003cb8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003634:	2b00      	cmp	r3, #0
 8003636:	bf14      	ite	ne
 8003638:	2301      	movne	r3, #1
 800363a:	2300      	moveq	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b00      	cmp	r3, #0
 800364c:	d103      	bne.n	8003656 <HAL_UART_IRQHandler+0x17a>
 800364e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003652:	2b00      	cmp	r3, #0
 8003654:	d04f      	beq.n	80036f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fa51 	bl	8003afe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003666:	2b00      	cmp	r3, #0
 8003668:	d041      	beq.n	80036ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	3314      	adds	r3, #20
 8003670:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003674:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003678:	e853 3f00 	ldrex	r3, [r3]
 800367c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003680:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003684:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003688:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	3314      	adds	r3, #20
 8003692:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003696:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800369a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80036a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80036a6:	e841 2300 	strex	r3, r2, [r1]
 80036aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80036ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1d9      	bne.n	800366a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d013      	beq.n	80036e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036c2:	4a7e      	ldr	r2, [pc, #504]	; (80038bc <HAL_UART_IRQHandler+0x3e0>)
 80036c4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fe fc06 	bl	8001edc <HAL_DMA_Abort_IT>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d016      	beq.n	8003704 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80036e0:	4610      	mov	r0, r2
 80036e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036e4:	e00e      	b.n	8003704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f99c 	bl	8003a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ec:	e00a      	b.n	8003704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f998 	bl	8003a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036f4:	e006      	b.n	8003704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f994 	bl	8003a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003702:	e175      	b.n	80039f0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003704:	bf00      	nop
    return;
 8003706:	e173      	b.n	80039f0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370c:	2b01      	cmp	r3, #1
 800370e:	f040 814f 	bne.w	80039b0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003716:	f003 0310 	and.w	r3, r3, #16
 800371a:	2b00      	cmp	r3, #0
 800371c:	f000 8148 	beq.w	80039b0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003724:	f003 0310 	and.w	r3, r3, #16
 8003728:	2b00      	cmp	r3, #0
 800372a:	f000 8141 	beq.w	80039b0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800372e:	2300      	movs	r3, #0
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	60bb      	str	r3, [r7, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	60bb      	str	r3, [r7, #8]
 8003742:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374e:	2b00      	cmp	r3, #0
 8003750:	f000 80b6 	beq.w	80038c0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003760:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 8145 	beq.w	80039f4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800376e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003772:	429a      	cmp	r2, r3
 8003774:	f080 813e 	bcs.w	80039f4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800377e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	2b20      	cmp	r3, #32
 8003788:	f000 8088 	beq.w	800389c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	330c      	adds	r3, #12
 8003792:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003796:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800379a:	e853 3f00 	ldrex	r3, [r3]
 800379e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80037a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	330c      	adds	r3, #12
 80037b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80037b8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80037bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80037c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80037c8:	e841 2300 	strex	r3, r2, [r1]
 80037cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80037d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1d9      	bne.n	800378c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	3314      	adds	r3, #20
 80037de:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037e2:	e853 3f00 	ldrex	r3, [r3]
 80037e6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80037e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037ea:	f023 0301 	bic.w	r3, r3, #1
 80037ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	3314      	adds	r3, #20
 80037f8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80037fc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003800:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003802:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003804:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003808:	e841 2300 	strex	r3, r2, [r1]
 800380c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800380e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1e1      	bne.n	80037d8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	3314      	adds	r3, #20
 800381a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800381c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800381e:	e853 3f00 	ldrex	r3, [r3]
 8003822:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003824:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003826:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800382a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	3314      	adds	r3, #20
 8003834:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003838:	66fa      	str	r2, [r7, #108]	; 0x6c
 800383a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800383e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003840:	e841 2300 	strex	r3, r2, [r1]
 8003844:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003846:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1e3      	bne.n	8003814 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2220      	movs	r2, #32
 8003850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	330c      	adds	r3, #12
 8003860:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003864:	e853 3f00 	ldrex	r3, [r3]
 8003868:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800386a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800386c:	f023 0310 	bic.w	r3, r3, #16
 8003870:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	330c      	adds	r3, #12
 800387a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800387e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003880:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003882:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003884:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003886:	e841 2300 	strex	r3, r2, [r1]
 800388a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800388c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1e3      	bne.n	800385a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003896:	4618      	mov	r0, r3
 8003898:	f7fe fae5 	bl	8001e66 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2202      	movs	r2, #2
 80038a0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	4619      	mov	r1, r3
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f8bf 	bl	8003a36 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80038b8:	e09c      	b.n	80039f4 <HAL_UART_IRQHandler+0x518>
 80038ba:	bf00      	nop
 80038bc:	08003bc3 	.word	0x08003bc3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	f000 808e 	beq.w	80039f8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80038dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 8089 	beq.w	80039f8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	330c      	adds	r3, #12
 80038ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f0:	e853 3f00 	ldrex	r3, [r3]
 80038f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80038f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80038fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	330c      	adds	r3, #12
 8003906:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800390a:	647a      	str	r2, [r7, #68]	; 0x44
 800390c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800390e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003910:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003912:	e841 2300 	strex	r3, r2, [r1]
 8003916:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003918:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1e3      	bne.n	80038e6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	3314      	adds	r3, #20
 8003924:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003928:	e853 3f00 	ldrex	r3, [r3]
 800392c:	623b      	str	r3, [r7, #32]
   return(result);
 800392e:	6a3b      	ldr	r3, [r7, #32]
 8003930:	f023 0301 	bic.w	r3, r3, #1
 8003934:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	3314      	adds	r3, #20
 800393e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003942:	633a      	str	r2, [r7, #48]	; 0x30
 8003944:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003946:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003948:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800394a:	e841 2300 	strex	r3, r2, [r1]
 800394e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1e3      	bne.n	800391e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2220      	movs	r2, #32
 800395a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	330c      	adds	r3, #12
 800396a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	e853 3f00 	ldrex	r3, [r3]
 8003972:	60fb      	str	r3, [r7, #12]
   return(result);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f023 0310 	bic.w	r3, r3, #16
 800397a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	330c      	adds	r3, #12
 8003984:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003988:	61fa      	str	r2, [r7, #28]
 800398a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800398c:	69b9      	ldr	r1, [r7, #24]
 800398e:	69fa      	ldr	r2, [r7, #28]
 8003990:	e841 2300 	strex	r3, r2, [r1]
 8003994:	617b      	str	r3, [r7, #20]
   return(result);
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1e3      	bne.n	8003964 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2202      	movs	r2, #2
 80039a0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039a6:	4619      	mov	r1, r3
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 f844 	bl	8003a36 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80039ae:	e023      	b.n	80039f8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80039b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d009      	beq.n	80039d0 <HAL_UART_IRQHandler+0x4f4>
 80039bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d003      	beq.n	80039d0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f90e 	bl	8003bea <UART_Transmit_IT>
    return;
 80039ce:	e014      	b.n	80039fa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00e      	beq.n	80039fa <HAL_UART_IRQHandler+0x51e>
 80039dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d008      	beq.n	80039fa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 f94d 	bl	8003c88 <UART_EndTransmit_IT>
    return;
 80039ee:	e004      	b.n	80039fa <HAL_UART_IRQHandler+0x51e>
    return;
 80039f0:	bf00      	nop
 80039f2:	e002      	b.n	80039fa <HAL_UART_IRQHandler+0x51e>
      return;
 80039f4:	bf00      	nop
 80039f6:	e000      	b.n	80039fa <HAL_UART_IRQHandler+0x51e>
      return;
 80039f8:	bf00      	nop
  }
}
 80039fa:	37e8      	adds	r7, #232	; 0xe8
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a08:	bf00      	nop
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bc80      	pop	{r7}
 8003a10:	4770      	bx	lr

08003a12 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b083      	sub	sp, #12
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003a1a:	bf00      	nop
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr

08003a24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bc80      	pop	{r7}
 8003a34:	4770      	bx	lr

08003a36 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a36:	b480      	push	{r7}
 8003a38:	b083      	sub	sp, #12
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
 8003a3e:	460b      	mov	r3, r1
 8003a40:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a42:	bf00      	nop
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bc80      	pop	{r7}
 8003a4a:	4770      	bx	lr

08003a4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	603b      	str	r3, [r7, #0]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a5c:	e03b      	b.n	8003ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a5e:	6a3b      	ldr	r3, [r7, #32]
 8003a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a64:	d037      	beq.n	8003ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a66:	f7fe f8e7 	bl	8001c38 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	6a3a      	ldr	r2, [r7, #32]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d302      	bcc.n	8003a7c <UART_WaitOnFlagUntilTimeout+0x30>
 8003a76:	6a3b      	ldr	r3, [r7, #32]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e03a      	b.n	8003af6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f003 0304 	and.w	r3, r3, #4
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d023      	beq.n	8003ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	2b80      	cmp	r3, #128	; 0x80
 8003a92:	d020      	beq.n	8003ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	2b40      	cmp	r3, #64	; 0x40
 8003a98:	d01d      	beq.n	8003ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	2b08      	cmp	r3, #8
 8003aa6:	d116      	bne.n	8003ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	617b      	str	r3, [r7, #20]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	617b      	str	r3, [r7, #20]
 8003abc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 f81d 	bl	8003afe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2208      	movs	r2, #8
 8003ac8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e00f      	b.n	8003af6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	68ba      	ldr	r2, [r7, #8]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	bf0c      	ite	eq
 8003ae6:	2301      	moveq	r3, #1
 8003ae8:	2300      	movne	r3, #0
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	461a      	mov	r2, r3
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d0b4      	beq.n	8003a5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b095      	sub	sp, #84	; 0x54
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	330c      	adds	r3, #12
 8003b0c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b10:	e853 3f00 	ldrex	r3, [r3]
 8003b14:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	330c      	adds	r3, #12
 8003b24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b26:	643a      	str	r2, [r7, #64]	; 0x40
 8003b28:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b2a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b2e:	e841 2300 	strex	r3, r2, [r1]
 8003b32:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1e5      	bne.n	8003b06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	3314      	adds	r3, #20
 8003b40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b42:	6a3b      	ldr	r3, [r7, #32]
 8003b44:	e853 3f00 	ldrex	r3, [r3]
 8003b48:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	f023 0301 	bic.w	r3, r3, #1
 8003b50:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	3314      	adds	r3, #20
 8003b58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b5c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b62:	e841 2300 	strex	r3, r2, [r1]
 8003b66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1e5      	bne.n	8003b3a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d119      	bne.n	8003baa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	330c      	adds	r3, #12
 8003b7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	e853 3f00 	ldrex	r3, [r3]
 8003b84:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	f023 0310 	bic.w	r3, r3, #16
 8003b8c:	647b      	str	r3, [r7, #68]	; 0x44
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	330c      	adds	r3, #12
 8003b94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b96:	61ba      	str	r2, [r7, #24]
 8003b98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b9a:	6979      	ldr	r1, [r7, #20]
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	e841 2300 	strex	r3, r2, [r1]
 8003ba2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1e5      	bne.n	8003b76 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2220      	movs	r2, #32
 8003bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003bb8:	bf00      	nop
 8003bba:	3754      	adds	r7, #84	; 0x54
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc80      	pop	{r7}
 8003bc0:	4770      	bx	lr

08003bc2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b084      	sub	sp, #16
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f7ff ff21 	bl	8003a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003be2:	bf00      	nop
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b085      	sub	sp, #20
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b21      	cmp	r3, #33	; 0x21
 8003bfc:	d13e      	bne.n	8003c7c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c06:	d114      	bne.n	8003c32 <UART_Transmit_IT+0x48>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d110      	bne.n	8003c32 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	881b      	ldrh	r3, [r3, #0]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c24:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	1c9a      	adds	r2, r3, #2
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	621a      	str	r2, [r3, #32]
 8003c30:	e008      	b.n	8003c44 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	1c59      	adds	r1, r3, #1
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6211      	str	r1, [r2, #32]
 8003c3c:	781a      	ldrb	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	4619      	mov	r1, r3
 8003c52:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d10f      	bne.n	8003c78 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c66:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68da      	ldr	r2, [r3, #12]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c76:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	e000      	b.n	8003c7e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c7c:	2302      	movs	r3, #2
  }
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3714      	adds	r7, #20
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bc80      	pop	{r7}
 8003c86:	4770      	bx	lr

08003c88 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c9e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f7ff fea9 	bl	8003a00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b08c      	sub	sp, #48	; 0x30
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b22      	cmp	r3, #34	; 0x22
 8003cca:	f040 80ae 	bne.w	8003e2a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cd6:	d117      	bne.n	8003d08 <UART_Receive_IT+0x50>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d113      	bne.n	8003d08 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cfa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d00:	1c9a      	adds	r2, r3, #2
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	629a      	str	r2, [r3, #40]	; 0x28
 8003d06:	e026      	b.n	8003d56 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d1a:	d007      	beq.n	8003d2c <UART_Receive_IT+0x74>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d10a      	bne.n	8003d3a <UART_Receive_IT+0x82>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d106      	bne.n	8003d3a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	b2da      	uxtb	r2, r3
 8003d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d36:	701a      	strb	r2, [r3, #0]
 8003d38:	e008      	b.n	8003d4c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d4a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	4619      	mov	r1, r3
 8003d64:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d15d      	bne.n	8003e26 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68da      	ldr	r2, [r3, #12]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0220 	bic.w	r2, r2, #32
 8003d78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68da      	ldr	r2, [r3, #12]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	695a      	ldr	r2, [r3, #20]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0201 	bic.w	r2, r2, #1
 8003d98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2220      	movs	r2, #32
 8003d9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d135      	bne.n	8003e1c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	330c      	adds	r3, #12
 8003dbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	e853 3f00 	ldrex	r3, [r3]
 8003dc4:	613b      	str	r3, [r7, #16]
   return(result);
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	f023 0310 	bic.w	r3, r3, #16
 8003dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	330c      	adds	r3, #12
 8003dd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd6:	623a      	str	r2, [r7, #32]
 8003dd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dda:	69f9      	ldr	r1, [r7, #28]
 8003ddc:	6a3a      	ldr	r2, [r7, #32]
 8003dde:	e841 2300 	strex	r3, r2, [r1]
 8003de2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e5      	bne.n	8003db6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0310 	and.w	r3, r3, #16
 8003df4:	2b10      	cmp	r3, #16
 8003df6:	d10a      	bne.n	8003e0e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003df8:	2300      	movs	r3, #0
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	60fb      	str	r3, [r7, #12]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e12:	4619      	mov	r1, r3
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f7ff fe0e 	bl	8003a36 <HAL_UARTEx_RxEventCallback>
 8003e1a:	e002      	b.n	8003e22 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7ff fdf8 	bl	8003a12 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e22:	2300      	movs	r3, #0
 8003e24:	e002      	b.n	8003e2c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003e26:	2300      	movs	r3, #0
 8003e28:	e000      	b.n	8003e2c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003e2a:	2302      	movs	r3, #2
  }
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3730      	adds	r7, #48	; 0x30
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68da      	ldr	r2, [r3, #12]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003e6e:	f023 030c 	bic.w	r3, r3, #12
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	6812      	ldr	r2, [r2, #0]
 8003e76:	68b9      	ldr	r1, [r7, #8]
 8003e78:	430b      	orrs	r3, r1
 8003e7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	695b      	ldr	r3, [r3, #20]
 8003e82:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699a      	ldr	r2, [r3, #24]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a2c      	ldr	r2, [pc, #176]	; (8003f48 <UART_SetConfig+0x114>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d103      	bne.n	8003ea4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e9c:	f7fe fe34 	bl	8002b08 <HAL_RCC_GetPCLK2Freq>
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	e002      	b.n	8003eaa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ea4:	f7fe fe1c 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8003ea8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	4613      	mov	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4413      	add	r3, r2
 8003eb2:	009a      	lsls	r2, r3, #2
 8003eb4:	441a      	add	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec0:	4a22      	ldr	r2, [pc, #136]	; (8003f4c <UART_SetConfig+0x118>)
 8003ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec6:	095b      	lsrs	r3, r3, #5
 8003ec8:	0119      	lsls	r1, r3, #4
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	4413      	add	r3, r2
 8003ed2:	009a      	lsls	r2, r3, #2
 8003ed4:	441a      	add	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ee0:	4b1a      	ldr	r3, [pc, #104]	; (8003f4c <UART_SetConfig+0x118>)
 8003ee2:	fba3 0302 	umull	r0, r3, r3, r2
 8003ee6:	095b      	lsrs	r3, r3, #5
 8003ee8:	2064      	movs	r0, #100	; 0x64
 8003eea:	fb00 f303 	mul.w	r3, r0, r3
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	3332      	adds	r3, #50	; 0x32
 8003ef4:	4a15      	ldr	r2, [pc, #84]	; (8003f4c <UART_SetConfig+0x118>)
 8003ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8003efa:	095b      	lsrs	r3, r3, #5
 8003efc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f00:	4419      	add	r1, r3
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	4613      	mov	r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	4413      	add	r3, r2
 8003f0a:	009a      	lsls	r2, r3, #2
 8003f0c:	441a      	add	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f18:	4b0c      	ldr	r3, [pc, #48]	; (8003f4c <UART_SetConfig+0x118>)
 8003f1a:	fba3 0302 	umull	r0, r3, r3, r2
 8003f1e:	095b      	lsrs	r3, r3, #5
 8003f20:	2064      	movs	r0, #100	; 0x64
 8003f22:	fb00 f303 	mul.w	r3, r0, r3
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	011b      	lsls	r3, r3, #4
 8003f2a:	3332      	adds	r3, #50	; 0x32
 8003f2c:	4a07      	ldr	r2, [pc, #28]	; (8003f4c <UART_SetConfig+0x118>)
 8003f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f32:	095b      	lsrs	r3, r3, #5
 8003f34:	f003 020f 	and.w	r2, r3, #15
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	440a      	add	r2, r1
 8003f3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003f40:	bf00      	nop
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40013800 	.word	0x40013800
 8003f4c:	51eb851f 	.word	0x51eb851f

08003f50 <__errno>:
 8003f50:	4b01      	ldr	r3, [pc, #4]	; (8003f58 <__errno+0x8>)
 8003f52:	6818      	ldr	r0, [r3, #0]
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	20000070 	.word	0x20000070

08003f5c <__libc_init_array>:
 8003f5c:	b570      	push	{r4, r5, r6, lr}
 8003f5e:	2600      	movs	r6, #0
 8003f60:	4d0c      	ldr	r5, [pc, #48]	; (8003f94 <__libc_init_array+0x38>)
 8003f62:	4c0d      	ldr	r4, [pc, #52]	; (8003f98 <__libc_init_array+0x3c>)
 8003f64:	1b64      	subs	r4, r4, r5
 8003f66:	10a4      	asrs	r4, r4, #2
 8003f68:	42a6      	cmp	r6, r4
 8003f6a:	d109      	bne.n	8003f80 <__libc_init_array+0x24>
 8003f6c:	f000 fc6c 	bl	8004848 <_init>
 8003f70:	2600      	movs	r6, #0
 8003f72:	4d0a      	ldr	r5, [pc, #40]	; (8003f9c <__libc_init_array+0x40>)
 8003f74:	4c0a      	ldr	r4, [pc, #40]	; (8003fa0 <__libc_init_array+0x44>)
 8003f76:	1b64      	subs	r4, r4, r5
 8003f78:	10a4      	asrs	r4, r4, #2
 8003f7a:	42a6      	cmp	r6, r4
 8003f7c:	d105      	bne.n	8003f8a <__libc_init_array+0x2e>
 8003f7e:	bd70      	pop	{r4, r5, r6, pc}
 8003f80:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f84:	4798      	blx	r3
 8003f86:	3601      	adds	r6, #1
 8003f88:	e7ee      	b.n	8003f68 <__libc_init_array+0xc>
 8003f8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f8e:	4798      	blx	r3
 8003f90:	3601      	adds	r6, #1
 8003f92:	e7f2      	b.n	8003f7a <__libc_init_array+0x1e>
 8003f94:	080048ec 	.word	0x080048ec
 8003f98:	080048ec 	.word	0x080048ec
 8003f9c:	080048ec 	.word	0x080048ec
 8003fa0:	080048f0 	.word	0x080048f0

08003fa4 <malloc>:
 8003fa4:	4b02      	ldr	r3, [pc, #8]	; (8003fb0 <malloc+0xc>)
 8003fa6:	4601      	mov	r1, r0
 8003fa8:	6818      	ldr	r0, [r3, #0]
 8003faa:	f000 b85f 	b.w	800406c <_malloc_r>
 8003fae:	bf00      	nop
 8003fb0:	20000070 	.word	0x20000070

08003fb4 <free>:
 8003fb4:	4b02      	ldr	r3, [pc, #8]	; (8003fc0 <free+0xc>)
 8003fb6:	4601      	mov	r1, r0
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	f000 b80b 	b.w	8003fd4 <_free_r>
 8003fbe:	bf00      	nop
 8003fc0:	20000070 	.word	0x20000070

08003fc4 <memset>:
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	4402      	add	r2, r0
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d100      	bne.n	8003fce <memset+0xa>
 8003fcc:	4770      	bx	lr
 8003fce:	f803 1b01 	strb.w	r1, [r3], #1
 8003fd2:	e7f9      	b.n	8003fc8 <memset+0x4>

08003fd4 <_free_r>:
 8003fd4:	b538      	push	{r3, r4, r5, lr}
 8003fd6:	4605      	mov	r5, r0
 8003fd8:	2900      	cmp	r1, #0
 8003fda:	d043      	beq.n	8004064 <_free_r+0x90>
 8003fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fe0:	1f0c      	subs	r4, r1, #4
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	bfb8      	it	lt
 8003fe6:	18e4      	addlt	r4, r4, r3
 8003fe8:	f000 f8ca 	bl	8004180 <__malloc_lock>
 8003fec:	4a1e      	ldr	r2, [pc, #120]	; (8004068 <_free_r+0x94>)
 8003fee:	6813      	ldr	r3, [r2, #0]
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	b933      	cbnz	r3, 8004002 <_free_r+0x2e>
 8003ff4:	6063      	str	r3, [r4, #4]
 8003ff6:	6014      	str	r4, [r2, #0]
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ffe:	f000 b8c5 	b.w	800418c <__malloc_unlock>
 8004002:	42a3      	cmp	r3, r4
 8004004:	d90a      	bls.n	800401c <_free_r+0x48>
 8004006:	6821      	ldr	r1, [r4, #0]
 8004008:	1862      	adds	r2, r4, r1
 800400a:	4293      	cmp	r3, r2
 800400c:	bf01      	itttt	eq
 800400e:	681a      	ldreq	r2, [r3, #0]
 8004010:	685b      	ldreq	r3, [r3, #4]
 8004012:	1852      	addeq	r2, r2, r1
 8004014:	6022      	streq	r2, [r4, #0]
 8004016:	6063      	str	r3, [r4, #4]
 8004018:	6004      	str	r4, [r0, #0]
 800401a:	e7ed      	b.n	8003ff8 <_free_r+0x24>
 800401c:	461a      	mov	r2, r3
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	b10b      	cbz	r3, 8004026 <_free_r+0x52>
 8004022:	42a3      	cmp	r3, r4
 8004024:	d9fa      	bls.n	800401c <_free_r+0x48>
 8004026:	6811      	ldr	r1, [r2, #0]
 8004028:	1850      	adds	r0, r2, r1
 800402a:	42a0      	cmp	r0, r4
 800402c:	d10b      	bne.n	8004046 <_free_r+0x72>
 800402e:	6820      	ldr	r0, [r4, #0]
 8004030:	4401      	add	r1, r0
 8004032:	1850      	adds	r0, r2, r1
 8004034:	4283      	cmp	r3, r0
 8004036:	6011      	str	r1, [r2, #0]
 8004038:	d1de      	bne.n	8003ff8 <_free_r+0x24>
 800403a:	6818      	ldr	r0, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	4401      	add	r1, r0
 8004040:	6011      	str	r1, [r2, #0]
 8004042:	6053      	str	r3, [r2, #4]
 8004044:	e7d8      	b.n	8003ff8 <_free_r+0x24>
 8004046:	d902      	bls.n	800404e <_free_r+0x7a>
 8004048:	230c      	movs	r3, #12
 800404a:	602b      	str	r3, [r5, #0]
 800404c:	e7d4      	b.n	8003ff8 <_free_r+0x24>
 800404e:	6820      	ldr	r0, [r4, #0]
 8004050:	1821      	adds	r1, r4, r0
 8004052:	428b      	cmp	r3, r1
 8004054:	bf01      	itttt	eq
 8004056:	6819      	ldreq	r1, [r3, #0]
 8004058:	685b      	ldreq	r3, [r3, #4]
 800405a:	1809      	addeq	r1, r1, r0
 800405c:	6021      	streq	r1, [r4, #0]
 800405e:	6063      	str	r3, [r4, #4]
 8004060:	6054      	str	r4, [r2, #4]
 8004062:	e7c9      	b.n	8003ff8 <_free_r+0x24>
 8004064:	bd38      	pop	{r3, r4, r5, pc}
 8004066:	bf00      	nop
 8004068:	20000130 	.word	0x20000130

0800406c <_malloc_r>:
 800406c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800406e:	1ccd      	adds	r5, r1, #3
 8004070:	f025 0503 	bic.w	r5, r5, #3
 8004074:	3508      	adds	r5, #8
 8004076:	2d0c      	cmp	r5, #12
 8004078:	bf38      	it	cc
 800407a:	250c      	movcc	r5, #12
 800407c:	2d00      	cmp	r5, #0
 800407e:	4606      	mov	r6, r0
 8004080:	db01      	blt.n	8004086 <_malloc_r+0x1a>
 8004082:	42a9      	cmp	r1, r5
 8004084:	d903      	bls.n	800408e <_malloc_r+0x22>
 8004086:	230c      	movs	r3, #12
 8004088:	6033      	str	r3, [r6, #0]
 800408a:	2000      	movs	r0, #0
 800408c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800408e:	f000 f877 	bl	8004180 <__malloc_lock>
 8004092:	4921      	ldr	r1, [pc, #132]	; (8004118 <_malloc_r+0xac>)
 8004094:	680a      	ldr	r2, [r1, #0]
 8004096:	4614      	mov	r4, r2
 8004098:	b99c      	cbnz	r4, 80040c2 <_malloc_r+0x56>
 800409a:	4f20      	ldr	r7, [pc, #128]	; (800411c <_malloc_r+0xb0>)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	b923      	cbnz	r3, 80040aa <_malloc_r+0x3e>
 80040a0:	4621      	mov	r1, r4
 80040a2:	4630      	mov	r0, r6
 80040a4:	f000 f83c 	bl	8004120 <_sbrk_r>
 80040a8:	6038      	str	r0, [r7, #0]
 80040aa:	4629      	mov	r1, r5
 80040ac:	4630      	mov	r0, r6
 80040ae:	f000 f837 	bl	8004120 <_sbrk_r>
 80040b2:	1c43      	adds	r3, r0, #1
 80040b4:	d123      	bne.n	80040fe <_malloc_r+0x92>
 80040b6:	230c      	movs	r3, #12
 80040b8:	4630      	mov	r0, r6
 80040ba:	6033      	str	r3, [r6, #0]
 80040bc:	f000 f866 	bl	800418c <__malloc_unlock>
 80040c0:	e7e3      	b.n	800408a <_malloc_r+0x1e>
 80040c2:	6823      	ldr	r3, [r4, #0]
 80040c4:	1b5b      	subs	r3, r3, r5
 80040c6:	d417      	bmi.n	80040f8 <_malloc_r+0x8c>
 80040c8:	2b0b      	cmp	r3, #11
 80040ca:	d903      	bls.n	80040d4 <_malloc_r+0x68>
 80040cc:	6023      	str	r3, [r4, #0]
 80040ce:	441c      	add	r4, r3
 80040d0:	6025      	str	r5, [r4, #0]
 80040d2:	e004      	b.n	80040de <_malloc_r+0x72>
 80040d4:	6863      	ldr	r3, [r4, #4]
 80040d6:	42a2      	cmp	r2, r4
 80040d8:	bf0c      	ite	eq
 80040da:	600b      	streq	r3, [r1, #0]
 80040dc:	6053      	strne	r3, [r2, #4]
 80040de:	4630      	mov	r0, r6
 80040e0:	f000 f854 	bl	800418c <__malloc_unlock>
 80040e4:	f104 000b 	add.w	r0, r4, #11
 80040e8:	1d23      	adds	r3, r4, #4
 80040ea:	f020 0007 	bic.w	r0, r0, #7
 80040ee:	1ac2      	subs	r2, r0, r3
 80040f0:	d0cc      	beq.n	800408c <_malloc_r+0x20>
 80040f2:	1a1b      	subs	r3, r3, r0
 80040f4:	50a3      	str	r3, [r4, r2]
 80040f6:	e7c9      	b.n	800408c <_malloc_r+0x20>
 80040f8:	4622      	mov	r2, r4
 80040fa:	6864      	ldr	r4, [r4, #4]
 80040fc:	e7cc      	b.n	8004098 <_malloc_r+0x2c>
 80040fe:	1cc4      	adds	r4, r0, #3
 8004100:	f024 0403 	bic.w	r4, r4, #3
 8004104:	42a0      	cmp	r0, r4
 8004106:	d0e3      	beq.n	80040d0 <_malloc_r+0x64>
 8004108:	1a21      	subs	r1, r4, r0
 800410a:	4630      	mov	r0, r6
 800410c:	f000 f808 	bl	8004120 <_sbrk_r>
 8004110:	3001      	adds	r0, #1
 8004112:	d1dd      	bne.n	80040d0 <_malloc_r+0x64>
 8004114:	e7cf      	b.n	80040b6 <_malloc_r+0x4a>
 8004116:	bf00      	nop
 8004118:	20000130 	.word	0x20000130
 800411c:	20000134 	.word	0x20000134

08004120 <_sbrk_r>:
 8004120:	b538      	push	{r3, r4, r5, lr}
 8004122:	2300      	movs	r3, #0
 8004124:	4d05      	ldr	r5, [pc, #20]	; (800413c <_sbrk_r+0x1c>)
 8004126:	4604      	mov	r4, r0
 8004128:	4608      	mov	r0, r1
 800412a:	602b      	str	r3, [r5, #0]
 800412c:	f7fd fc08 	bl	8001940 <_sbrk>
 8004130:	1c43      	adds	r3, r0, #1
 8004132:	d102      	bne.n	800413a <_sbrk_r+0x1a>
 8004134:	682b      	ldr	r3, [r5, #0]
 8004136:	b103      	cbz	r3, 800413a <_sbrk_r+0x1a>
 8004138:	6023      	str	r3, [r4, #0]
 800413a:	bd38      	pop	{r3, r4, r5, pc}
 800413c:	20000208 	.word	0x20000208

08004140 <siprintf>:
 8004140:	b40e      	push	{r1, r2, r3}
 8004142:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004146:	b500      	push	{lr}
 8004148:	b09c      	sub	sp, #112	; 0x70
 800414a:	ab1d      	add	r3, sp, #116	; 0x74
 800414c:	9002      	str	r0, [sp, #8]
 800414e:	9006      	str	r0, [sp, #24]
 8004150:	9107      	str	r1, [sp, #28]
 8004152:	9104      	str	r1, [sp, #16]
 8004154:	4808      	ldr	r0, [pc, #32]	; (8004178 <siprintf+0x38>)
 8004156:	4909      	ldr	r1, [pc, #36]	; (800417c <siprintf+0x3c>)
 8004158:	f853 2b04 	ldr.w	r2, [r3], #4
 800415c:	9105      	str	r1, [sp, #20]
 800415e:	6800      	ldr	r0, [r0, #0]
 8004160:	a902      	add	r1, sp, #8
 8004162:	9301      	str	r3, [sp, #4]
 8004164:	f000 f874 	bl	8004250 <_svfiprintf_r>
 8004168:	2200      	movs	r2, #0
 800416a:	9b02      	ldr	r3, [sp, #8]
 800416c:	701a      	strb	r2, [r3, #0]
 800416e:	b01c      	add	sp, #112	; 0x70
 8004170:	f85d eb04 	ldr.w	lr, [sp], #4
 8004174:	b003      	add	sp, #12
 8004176:	4770      	bx	lr
 8004178:	20000070 	.word	0x20000070
 800417c:	ffff0208 	.word	0xffff0208

08004180 <__malloc_lock>:
 8004180:	4801      	ldr	r0, [pc, #4]	; (8004188 <__malloc_lock+0x8>)
 8004182:	f000 bafb 	b.w	800477c <__retarget_lock_acquire_recursive>
 8004186:	bf00      	nop
 8004188:	20000210 	.word	0x20000210

0800418c <__malloc_unlock>:
 800418c:	4801      	ldr	r0, [pc, #4]	; (8004194 <__malloc_unlock+0x8>)
 800418e:	f000 baf6 	b.w	800477e <__retarget_lock_release_recursive>
 8004192:	bf00      	nop
 8004194:	20000210 	.word	0x20000210

08004198 <__ssputs_r>:
 8004198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800419c:	688e      	ldr	r6, [r1, #8]
 800419e:	4682      	mov	sl, r0
 80041a0:	429e      	cmp	r6, r3
 80041a2:	460c      	mov	r4, r1
 80041a4:	4690      	mov	r8, r2
 80041a6:	461f      	mov	r7, r3
 80041a8:	d838      	bhi.n	800421c <__ssputs_r+0x84>
 80041aa:	898a      	ldrh	r2, [r1, #12]
 80041ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80041b0:	d032      	beq.n	8004218 <__ssputs_r+0x80>
 80041b2:	6825      	ldr	r5, [r4, #0]
 80041b4:	6909      	ldr	r1, [r1, #16]
 80041b6:	3301      	adds	r3, #1
 80041b8:	eba5 0901 	sub.w	r9, r5, r1
 80041bc:	6965      	ldr	r5, [r4, #20]
 80041be:	444b      	add	r3, r9
 80041c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041c8:	106d      	asrs	r5, r5, #1
 80041ca:	429d      	cmp	r5, r3
 80041cc:	bf38      	it	cc
 80041ce:	461d      	movcc	r5, r3
 80041d0:	0553      	lsls	r3, r2, #21
 80041d2:	d531      	bpl.n	8004238 <__ssputs_r+0xa0>
 80041d4:	4629      	mov	r1, r5
 80041d6:	f7ff ff49 	bl	800406c <_malloc_r>
 80041da:	4606      	mov	r6, r0
 80041dc:	b950      	cbnz	r0, 80041f4 <__ssputs_r+0x5c>
 80041de:	230c      	movs	r3, #12
 80041e0:	f04f 30ff 	mov.w	r0, #4294967295
 80041e4:	f8ca 3000 	str.w	r3, [sl]
 80041e8:	89a3      	ldrh	r3, [r4, #12]
 80041ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041ee:	81a3      	strh	r3, [r4, #12]
 80041f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041f4:	464a      	mov	r2, r9
 80041f6:	6921      	ldr	r1, [r4, #16]
 80041f8:	f000 fad0 	bl	800479c <memcpy>
 80041fc:	89a3      	ldrh	r3, [r4, #12]
 80041fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004206:	81a3      	strh	r3, [r4, #12]
 8004208:	6126      	str	r6, [r4, #16]
 800420a:	444e      	add	r6, r9
 800420c:	6026      	str	r6, [r4, #0]
 800420e:	463e      	mov	r6, r7
 8004210:	6165      	str	r5, [r4, #20]
 8004212:	eba5 0509 	sub.w	r5, r5, r9
 8004216:	60a5      	str	r5, [r4, #8]
 8004218:	42be      	cmp	r6, r7
 800421a:	d900      	bls.n	800421e <__ssputs_r+0x86>
 800421c:	463e      	mov	r6, r7
 800421e:	4632      	mov	r2, r6
 8004220:	4641      	mov	r1, r8
 8004222:	6820      	ldr	r0, [r4, #0]
 8004224:	f000 fac8 	bl	80047b8 <memmove>
 8004228:	68a3      	ldr	r3, [r4, #8]
 800422a:	6822      	ldr	r2, [r4, #0]
 800422c:	1b9b      	subs	r3, r3, r6
 800422e:	4432      	add	r2, r6
 8004230:	2000      	movs	r0, #0
 8004232:	60a3      	str	r3, [r4, #8]
 8004234:	6022      	str	r2, [r4, #0]
 8004236:	e7db      	b.n	80041f0 <__ssputs_r+0x58>
 8004238:	462a      	mov	r2, r5
 800423a:	f000 fad7 	bl	80047ec <_realloc_r>
 800423e:	4606      	mov	r6, r0
 8004240:	2800      	cmp	r0, #0
 8004242:	d1e1      	bne.n	8004208 <__ssputs_r+0x70>
 8004244:	4650      	mov	r0, sl
 8004246:	6921      	ldr	r1, [r4, #16]
 8004248:	f7ff fec4 	bl	8003fd4 <_free_r>
 800424c:	e7c7      	b.n	80041de <__ssputs_r+0x46>
	...

08004250 <_svfiprintf_r>:
 8004250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004254:	4698      	mov	r8, r3
 8004256:	898b      	ldrh	r3, [r1, #12]
 8004258:	4607      	mov	r7, r0
 800425a:	061b      	lsls	r3, r3, #24
 800425c:	460d      	mov	r5, r1
 800425e:	4614      	mov	r4, r2
 8004260:	b09d      	sub	sp, #116	; 0x74
 8004262:	d50e      	bpl.n	8004282 <_svfiprintf_r+0x32>
 8004264:	690b      	ldr	r3, [r1, #16]
 8004266:	b963      	cbnz	r3, 8004282 <_svfiprintf_r+0x32>
 8004268:	2140      	movs	r1, #64	; 0x40
 800426a:	f7ff feff 	bl	800406c <_malloc_r>
 800426e:	6028      	str	r0, [r5, #0]
 8004270:	6128      	str	r0, [r5, #16]
 8004272:	b920      	cbnz	r0, 800427e <_svfiprintf_r+0x2e>
 8004274:	230c      	movs	r3, #12
 8004276:	603b      	str	r3, [r7, #0]
 8004278:	f04f 30ff 	mov.w	r0, #4294967295
 800427c:	e0d1      	b.n	8004422 <_svfiprintf_r+0x1d2>
 800427e:	2340      	movs	r3, #64	; 0x40
 8004280:	616b      	str	r3, [r5, #20]
 8004282:	2300      	movs	r3, #0
 8004284:	9309      	str	r3, [sp, #36]	; 0x24
 8004286:	2320      	movs	r3, #32
 8004288:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800428c:	2330      	movs	r3, #48	; 0x30
 800428e:	f04f 0901 	mov.w	r9, #1
 8004292:	f8cd 800c 	str.w	r8, [sp, #12]
 8004296:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800443c <_svfiprintf_r+0x1ec>
 800429a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800429e:	4623      	mov	r3, r4
 80042a0:	469a      	mov	sl, r3
 80042a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042a6:	b10a      	cbz	r2, 80042ac <_svfiprintf_r+0x5c>
 80042a8:	2a25      	cmp	r2, #37	; 0x25
 80042aa:	d1f9      	bne.n	80042a0 <_svfiprintf_r+0x50>
 80042ac:	ebba 0b04 	subs.w	fp, sl, r4
 80042b0:	d00b      	beq.n	80042ca <_svfiprintf_r+0x7a>
 80042b2:	465b      	mov	r3, fp
 80042b4:	4622      	mov	r2, r4
 80042b6:	4629      	mov	r1, r5
 80042b8:	4638      	mov	r0, r7
 80042ba:	f7ff ff6d 	bl	8004198 <__ssputs_r>
 80042be:	3001      	adds	r0, #1
 80042c0:	f000 80aa 	beq.w	8004418 <_svfiprintf_r+0x1c8>
 80042c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80042c6:	445a      	add	r2, fp
 80042c8:	9209      	str	r2, [sp, #36]	; 0x24
 80042ca:	f89a 3000 	ldrb.w	r3, [sl]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 80a2 	beq.w	8004418 <_svfiprintf_r+0x1c8>
 80042d4:	2300      	movs	r3, #0
 80042d6:	f04f 32ff 	mov.w	r2, #4294967295
 80042da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042de:	f10a 0a01 	add.w	sl, sl, #1
 80042e2:	9304      	str	r3, [sp, #16]
 80042e4:	9307      	str	r3, [sp, #28]
 80042e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80042ea:	931a      	str	r3, [sp, #104]	; 0x68
 80042ec:	4654      	mov	r4, sl
 80042ee:	2205      	movs	r2, #5
 80042f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042f4:	4851      	ldr	r0, [pc, #324]	; (800443c <_svfiprintf_r+0x1ec>)
 80042f6:	f000 fa43 	bl	8004780 <memchr>
 80042fa:	9a04      	ldr	r2, [sp, #16]
 80042fc:	b9d8      	cbnz	r0, 8004336 <_svfiprintf_r+0xe6>
 80042fe:	06d0      	lsls	r0, r2, #27
 8004300:	bf44      	itt	mi
 8004302:	2320      	movmi	r3, #32
 8004304:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004308:	0711      	lsls	r1, r2, #28
 800430a:	bf44      	itt	mi
 800430c:	232b      	movmi	r3, #43	; 0x2b
 800430e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004312:	f89a 3000 	ldrb.w	r3, [sl]
 8004316:	2b2a      	cmp	r3, #42	; 0x2a
 8004318:	d015      	beq.n	8004346 <_svfiprintf_r+0xf6>
 800431a:	4654      	mov	r4, sl
 800431c:	2000      	movs	r0, #0
 800431e:	f04f 0c0a 	mov.w	ip, #10
 8004322:	9a07      	ldr	r2, [sp, #28]
 8004324:	4621      	mov	r1, r4
 8004326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800432a:	3b30      	subs	r3, #48	; 0x30
 800432c:	2b09      	cmp	r3, #9
 800432e:	d94e      	bls.n	80043ce <_svfiprintf_r+0x17e>
 8004330:	b1b0      	cbz	r0, 8004360 <_svfiprintf_r+0x110>
 8004332:	9207      	str	r2, [sp, #28]
 8004334:	e014      	b.n	8004360 <_svfiprintf_r+0x110>
 8004336:	eba0 0308 	sub.w	r3, r0, r8
 800433a:	fa09 f303 	lsl.w	r3, r9, r3
 800433e:	4313      	orrs	r3, r2
 8004340:	46a2      	mov	sl, r4
 8004342:	9304      	str	r3, [sp, #16]
 8004344:	e7d2      	b.n	80042ec <_svfiprintf_r+0x9c>
 8004346:	9b03      	ldr	r3, [sp, #12]
 8004348:	1d19      	adds	r1, r3, #4
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	9103      	str	r1, [sp, #12]
 800434e:	2b00      	cmp	r3, #0
 8004350:	bfbb      	ittet	lt
 8004352:	425b      	neglt	r3, r3
 8004354:	f042 0202 	orrlt.w	r2, r2, #2
 8004358:	9307      	strge	r3, [sp, #28]
 800435a:	9307      	strlt	r3, [sp, #28]
 800435c:	bfb8      	it	lt
 800435e:	9204      	strlt	r2, [sp, #16]
 8004360:	7823      	ldrb	r3, [r4, #0]
 8004362:	2b2e      	cmp	r3, #46	; 0x2e
 8004364:	d10c      	bne.n	8004380 <_svfiprintf_r+0x130>
 8004366:	7863      	ldrb	r3, [r4, #1]
 8004368:	2b2a      	cmp	r3, #42	; 0x2a
 800436a:	d135      	bne.n	80043d8 <_svfiprintf_r+0x188>
 800436c:	9b03      	ldr	r3, [sp, #12]
 800436e:	3402      	adds	r4, #2
 8004370:	1d1a      	adds	r2, r3, #4
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	9203      	str	r2, [sp, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	bfb8      	it	lt
 800437a:	f04f 33ff 	movlt.w	r3, #4294967295
 800437e:	9305      	str	r3, [sp, #20]
 8004380:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800444c <_svfiprintf_r+0x1fc>
 8004384:	2203      	movs	r2, #3
 8004386:	4650      	mov	r0, sl
 8004388:	7821      	ldrb	r1, [r4, #0]
 800438a:	f000 f9f9 	bl	8004780 <memchr>
 800438e:	b140      	cbz	r0, 80043a2 <_svfiprintf_r+0x152>
 8004390:	2340      	movs	r3, #64	; 0x40
 8004392:	eba0 000a 	sub.w	r0, r0, sl
 8004396:	fa03 f000 	lsl.w	r0, r3, r0
 800439a:	9b04      	ldr	r3, [sp, #16]
 800439c:	3401      	adds	r4, #1
 800439e:	4303      	orrs	r3, r0
 80043a0:	9304      	str	r3, [sp, #16]
 80043a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043a6:	2206      	movs	r2, #6
 80043a8:	4825      	ldr	r0, [pc, #148]	; (8004440 <_svfiprintf_r+0x1f0>)
 80043aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043ae:	f000 f9e7 	bl	8004780 <memchr>
 80043b2:	2800      	cmp	r0, #0
 80043b4:	d038      	beq.n	8004428 <_svfiprintf_r+0x1d8>
 80043b6:	4b23      	ldr	r3, [pc, #140]	; (8004444 <_svfiprintf_r+0x1f4>)
 80043b8:	bb1b      	cbnz	r3, 8004402 <_svfiprintf_r+0x1b2>
 80043ba:	9b03      	ldr	r3, [sp, #12]
 80043bc:	3307      	adds	r3, #7
 80043be:	f023 0307 	bic.w	r3, r3, #7
 80043c2:	3308      	adds	r3, #8
 80043c4:	9303      	str	r3, [sp, #12]
 80043c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043c8:	4433      	add	r3, r6
 80043ca:	9309      	str	r3, [sp, #36]	; 0x24
 80043cc:	e767      	b.n	800429e <_svfiprintf_r+0x4e>
 80043ce:	460c      	mov	r4, r1
 80043d0:	2001      	movs	r0, #1
 80043d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80043d6:	e7a5      	b.n	8004324 <_svfiprintf_r+0xd4>
 80043d8:	2300      	movs	r3, #0
 80043da:	f04f 0c0a 	mov.w	ip, #10
 80043de:	4619      	mov	r1, r3
 80043e0:	3401      	adds	r4, #1
 80043e2:	9305      	str	r3, [sp, #20]
 80043e4:	4620      	mov	r0, r4
 80043e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043ea:	3a30      	subs	r2, #48	; 0x30
 80043ec:	2a09      	cmp	r2, #9
 80043ee:	d903      	bls.n	80043f8 <_svfiprintf_r+0x1a8>
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0c5      	beq.n	8004380 <_svfiprintf_r+0x130>
 80043f4:	9105      	str	r1, [sp, #20]
 80043f6:	e7c3      	b.n	8004380 <_svfiprintf_r+0x130>
 80043f8:	4604      	mov	r4, r0
 80043fa:	2301      	movs	r3, #1
 80043fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004400:	e7f0      	b.n	80043e4 <_svfiprintf_r+0x194>
 8004402:	ab03      	add	r3, sp, #12
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	462a      	mov	r2, r5
 8004408:	4638      	mov	r0, r7
 800440a:	4b0f      	ldr	r3, [pc, #60]	; (8004448 <_svfiprintf_r+0x1f8>)
 800440c:	a904      	add	r1, sp, #16
 800440e:	f3af 8000 	nop.w
 8004412:	1c42      	adds	r2, r0, #1
 8004414:	4606      	mov	r6, r0
 8004416:	d1d6      	bne.n	80043c6 <_svfiprintf_r+0x176>
 8004418:	89ab      	ldrh	r3, [r5, #12]
 800441a:	065b      	lsls	r3, r3, #25
 800441c:	f53f af2c 	bmi.w	8004278 <_svfiprintf_r+0x28>
 8004420:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004422:	b01d      	add	sp, #116	; 0x74
 8004424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004428:	ab03      	add	r3, sp, #12
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	462a      	mov	r2, r5
 800442e:	4638      	mov	r0, r7
 8004430:	4b05      	ldr	r3, [pc, #20]	; (8004448 <_svfiprintf_r+0x1f8>)
 8004432:	a904      	add	r1, sp, #16
 8004434:	f000 f87c 	bl	8004530 <_printf_i>
 8004438:	e7eb      	b.n	8004412 <_svfiprintf_r+0x1c2>
 800443a:	bf00      	nop
 800443c:	080048b6 	.word	0x080048b6
 8004440:	080048c0 	.word	0x080048c0
 8004444:	00000000 	.word	0x00000000
 8004448:	08004199 	.word	0x08004199
 800444c:	080048bc 	.word	0x080048bc

08004450 <_printf_common>:
 8004450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004454:	4616      	mov	r6, r2
 8004456:	4699      	mov	r9, r3
 8004458:	688a      	ldr	r2, [r1, #8]
 800445a:	690b      	ldr	r3, [r1, #16]
 800445c:	4607      	mov	r7, r0
 800445e:	4293      	cmp	r3, r2
 8004460:	bfb8      	it	lt
 8004462:	4613      	movlt	r3, r2
 8004464:	6033      	str	r3, [r6, #0]
 8004466:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800446a:	460c      	mov	r4, r1
 800446c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004470:	b10a      	cbz	r2, 8004476 <_printf_common+0x26>
 8004472:	3301      	adds	r3, #1
 8004474:	6033      	str	r3, [r6, #0]
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	0699      	lsls	r1, r3, #26
 800447a:	bf42      	ittt	mi
 800447c:	6833      	ldrmi	r3, [r6, #0]
 800447e:	3302      	addmi	r3, #2
 8004480:	6033      	strmi	r3, [r6, #0]
 8004482:	6825      	ldr	r5, [r4, #0]
 8004484:	f015 0506 	ands.w	r5, r5, #6
 8004488:	d106      	bne.n	8004498 <_printf_common+0x48>
 800448a:	f104 0a19 	add.w	sl, r4, #25
 800448e:	68e3      	ldr	r3, [r4, #12]
 8004490:	6832      	ldr	r2, [r6, #0]
 8004492:	1a9b      	subs	r3, r3, r2
 8004494:	42ab      	cmp	r3, r5
 8004496:	dc28      	bgt.n	80044ea <_printf_common+0x9a>
 8004498:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800449c:	1e13      	subs	r3, r2, #0
 800449e:	6822      	ldr	r2, [r4, #0]
 80044a0:	bf18      	it	ne
 80044a2:	2301      	movne	r3, #1
 80044a4:	0692      	lsls	r2, r2, #26
 80044a6:	d42d      	bmi.n	8004504 <_printf_common+0xb4>
 80044a8:	4649      	mov	r1, r9
 80044aa:	4638      	mov	r0, r7
 80044ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044b0:	47c0      	blx	r8
 80044b2:	3001      	adds	r0, #1
 80044b4:	d020      	beq.n	80044f8 <_printf_common+0xa8>
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	68e5      	ldr	r5, [r4, #12]
 80044ba:	f003 0306 	and.w	r3, r3, #6
 80044be:	2b04      	cmp	r3, #4
 80044c0:	bf18      	it	ne
 80044c2:	2500      	movne	r5, #0
 80044c4:	6832      	ldr	r2, [r6, #0]
 80044c6:	f04f 0600 	mov.w	r6, #0
 80044ca:	68a3      	ldr	r3, [r4, #8]
 80044cc:	bf08      	it	eq
 80044ce:	1aad      	subeq	r5, r5, r2
 80044d0:	6922      	ldr	r2, [r4, #16]
 80044d2:	bf08      	it	eq
 80044d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044d8:	4293      	cmp	r3, r2
 80044da:	bfc4      	itt	gt
 80044dc:	1a9b      	subgt	r3, r3, r2
 80044de:	18ed      	addgt	r5, r5, r3
 80044e0:	341a      	adds	r4, #26
 80044e2:	42b5      	cmp	r5, r6
 80044e4:	d11a      	bne.n	800451c <_printf_common+0xcc>
 80044e6:	2000      	movs	r0, #0
 80044e8:	e008      	b.n	80044fc <_printf_common+0xac>
 80044ea:	2301      	movs	r3, #1
 80044ec:	4652      	mov	r2, sl
 80044ee:	4649      	mov	r1, r9
 80044f0:	4638      	mov	r0, r7
 80044f2:	47c0      	blx	r8
 80044f4:	3001      	adds	r0, #1
 80044f6:	d103      	bne.n	8004500 <_printf_common+0xb0>
 80044f8:	f04f 30ff 	mov.w	r0, #4294967295
 80044fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004500:	3501      	adds	r5, #1
 8004502:	e7c4      	b.n	800448e <_printf_common+0x3e>
 8004504:	2030      	movs	r0, #48	; 0x30
 8004506:	18e1      	adds	r1, r4, r3
 8004508:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004512:	4422      	add	r2, r4
 8004514:	3302      	adds	r3, #2
 8004516:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800451a:	e7c5      	b.n	80044a8 <_printf_common+0x58>
 800451c:	2301      	movs	r3, #1
 800451e:	4622      	mov	r2, r4
 8004520:	4649      	mov	r1, r9
 8004522:	4638      	mov	r0, r7
 8004524:	47c0      	blx	r8
 8004526:	3001      	adds	r0, #1
 8004528:	d0e6      	beq.n	80044f8 <_printf_common+0xa8>
 800452a:	3601      	adds	r6, #1
 800452c:	e7d9      	b.n	80044e2 <_printf_common+0x92>
	...

08004530 <_printf_i>:
 8004530:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004534:	460c      	mov	r4, r1
 8004536:	7e27      	ldrb	r7, [r4, #24]
 8004538:	4691      	mov	r9, r2
 800453a:	2f78      	cmp	r7, #120	; 0x78
 800453c:	4680      	mov	r8, r0
 800453e:	469a      	mov	sl, r3
 8004540:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004542:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004546:	d807      	bhi.n	8004558 <_printf_i+0x28>
 8004548:	2f62      	cmp	r7, #98	; 0x62
 800454a:	d80a      	bhi.n	8004562 <_printf_i+0x32>
 800454c:	2f00      	cmp	r7, #0
 800454e:	f000 80d9 	beq.w	8004704 <_printf_i+0x1d4>
 8004552:	2f58      	cmp	r7, #88	; 0x58
 8004554:	f000 80a4 	beq.w	80046a0 <_printf_i+0x170>
 8004558:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800455c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004560:	e03a      	b.n	80045d8 <_printf_i+0xa8>
 8004562:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004566:	2b15      	cmp	r3, #21
 8004568:	d8f6      	bhi.n	8004558 <_printf_i+0x28>
 800456a:	a001      	add	r0, pc, #4	; (adr r0, 8004570 <_printf_i+0x40>)
 800456c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004570:	080045c9 	.word	0x080045c9
 8004574:	080045dd 	.word	0x080045dd
 8004578:	08004559 	.word	0x08004559
 800457c:	08004559 	.word	0x08004559
 8004580:	08004559 	.word	0x08004559
 8004584:	08004559 	.word	0x08004559
 8004588:	080045dd 	.word	0x080045dd
 800458c:	08004559 	.word	0x08004559
 8004590:	08004559 	.word	0x08004559
 8004594:	08004559 	.word	0x08004559
 8004598:	08004559 	.word	0x08004559
 800459c:	080046eb 	.word	0x080046eb
 80045a0:	0800460d 	.word	0x0800460d
 80045a4:	080046cd 	.word	0x080046cd
 80045a8:	08004559 	.word	0x08004559
 80045ac:	08004559 	.word	0x08004559
 80045b0:	0800470d 	.word	0x0800470d
 80045b4:	08004559 	.word	0x08004559
 80045b8:	0800460d 	.word	0x0800460d
 80045bc:	08004559 	.word	0x08004559
 80045c0:	08004559 	.word	0x08004559
 80045c4:	080046d5 	.word	0x080046d5
 80045c8:	680b      	ldr	r3, [r1, #0]
 80045ca:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80045ce:	1d1a      	adds	r2, r3, #4
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	600a      	str	r2, [r1, #0]
 80045d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045d8:	2301      	movs	r3, #1
 80045da:	e0a4      	b.n	8004726 <_printf_i+0x1f6>
 80045dc:	6825      	ldr	r5, [r4, #0]
 80045de:	6808      	ldr	r0, [r1, #0]
 80045e0:	062e      	lsls	r6, r5, #24
 80045e2:	f100 0304 	add.w	r3, r0, #4
 80045e6:	d50a      	bpl.n	80045fe <_printf_i+0xce>
 80045e8:	6805      	ldr	r5, [r0, #0]
 80045ea:	600b      	str	r3, [r1, #0]
 80045ec:	2d00      	cmp	r5, #0
 80045ee:	da03      	bge.n	80045f8 <_printf_i+0xc8>
 80045f0:	232d      	movs	r3, #45	; 0x2d
 80045f2:	426d      	negs	r5, r5
 80045f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045f8:	230a      	movs	r3, #10
 80045fa:	485e      	ldr	r0, [pc, #376]	; (8004774 <_printf_i+0x244>)
 80045fc:	e019      	b.n	8004632 <_printf_i+0x102>
 80045fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004602:	6805      	ldr	r5, [r0, #0]
 8004604:	600b      	str	r3, [r1, #0]
 8004606:	bf18      	it	ne
 8004608:	b22d      	sxthne	r5, r5
 800460a:	e7ef      	b.n	80045ec <_printf_i+0xbc>
 800460c:	680b      	ldr	r3, [r1, #0]
 800460e:	6825      	ldr	r5, [r4, #0]
 8004610:	1d18      	adds	r0, r3, #4
 8004612:	6008      	str	r0, [r1, #0]
 8004614:	0628      	lsls	r0, r5, #24
 8004616:	d501      	bpl.n	800461c <_printf_i+0xec>
 8004618:	681d      	ldr	r5, [r3, #0]
 800461a:	e002      	b.n	8004622 <_printf_i+0xf2>
 800461c:	0669      	lsls	r1, r5, #25
 800461e:	d5fb      	bpl.n	8004618 <_printf_i+0xe8>
 8004620:	881d      	ldrh	r5, [r3, #0]
 8004622:	2f6f      	cmp	r7, #111	; 0x6f
 8004624:	bf0c      	ite	eq
 8004626:	2308      	moveq	r3, #8
 8004628:	230a      	movne	r3, #10
 800462a:	4852      	ldr	r0, [pc, #328]	; (8004774 <_printf_i+0x244>)
 800462c:	2100      	movs	r1, #0
 800462e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004632:	6866      	ldr	r6, [r4, #4]
 8004634:	2e00      	cmp	r6, #0
 8004636:	bfa8      	it	ge
 8004638:	6821      	ldrge	r1, [r4, #0]
 800463a:	60a6      	str	r6, [r4, #8]
 800463c:	bfa4      	itt	ge
 800463e:	f021 0104 	bicge.w	r1, r1, #4
 8004642:	6021      	strge	r1, [r4, #0]
 8004644:	b90d      	cbnz	r5, 800464a <_printf_i+0x11a>
 8004646:	2e00      	cmp	r6, #0
 8004648:	d04d      	beq.n	80046e6 <_printf_i+0x1b6>
 800464a:	4616      	mov	r6, r2
 800464c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004650:	fb03 5711 	mls	r7, r3, r1, r5
 8004654:	5dc7      	ldrb	r7, [r0, r7]
 8004656:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800465a:	462f      	mov	r7, r5
 800465c:	42bb      	cmp	r3, r7
 800465e:	460d      	mov	r5, r1
 8004660:	d9f4      	bls.n	800464c <_printf_i+0x11c>
 8004662:	2b08      	cmp	r3, #8
 8004664:	d10b      	bne.n	800467e <_printf_i+0x14e>
 8004666:	6823      	ldr	r3, [r4, #0]
 8004668:	07df      	lsls	r7, r3, #31
 800466a:	d508      	bpl.n	800467e <_printf_i+0x14e>
 800466c:	6923      	ldr	r3, [r4, #16]
 800466e:	6861      	ldr	r1, [r4, #4]
 8004670:	4299      	cmp	r1, r3
 8004672:	bfde      	ittt	le
 8004674:	2330      	movle	r3, #48	; 0x30
 8004676:	f806 3c01 	strble.w	r3, [r6, #-1]
 800467a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800467e:	1b92      	subs	r2, r2, r6
 8004680:	6122      	str	r2, [r4, #16]
 8004682:	464b      	mov	r3, r9
 8004684:	4621      	mov	r1, r4
 8004686:	4640      	mov	r0, r8
 8004688:	f8cd a000 	str.w	sl, [sp]
 800468c:	aa03      	add	r2, sp, #12
 800468e:	f7ff fedf 	bl	8004450 <_printf_common>
 8004692:	3001      	adds	r0, #1
 8004694:	d14c      	bne.n	8004730 <_printf_i+0x200>
 8004696:	f04f 30ff 	mov.w	r0, #4294967295
 800469a:	b004      	add	sp, #16
 800469c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046a0:	4834      	ldr	r0, [pc, #208]	; (8004774 <_printf_i+0x244>)
 80046a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80046a6:	680e      	ldr	r6, [r1, #0]
 80046a8:	6823      	ldr	r3, [r4, #0]
 80046aa:	f856 5b04 	ldr.w	r5, [r6], #4
 80046ae:	061f      	lsls	r7, r3, #24
 80046b0:	600e      	str	r6, [r1, #0]
 80046b2:	d514      	bpl.n	80046de <_printf_i+0x1ae>
 80046b4:	07d9      	lsls	r1, r3, #31
 80046b6:	bf44      	itt	mi
 80046b8:	f043 0320 	orrmi.w	r3, r3, #32
 80046bc:	6023      	strmi	r3, [r4, #0]
 80046be:	b91d      	cbnz	r5, 80046c8 <_printf_i+0x198>
 80046c0:	6823      	ldr	r3, [r4, #0]
 80046c2:	f023 0320 	bic.w	r3, r3, #32
 80046c6:	6023      	str	r3, [r4, #0]
 80046c8:	2310      	movs	r3, #16
 80046ca:	e7af      	b.n	800462c <_printf_i+0xfc>
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	f043 0320 	orr.w	r3, r3, #32
 80046d2:	6023      	str	r3, [r4, #0]
 80046d4:	2378      	movs	r3, #120	; 0x78
 80046d6:	4828      	ldr	r0, [pc, #160]	; (8004778 <_printf_i+0x248>)
 80046d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046dc:	e7e3      	b.n	80046a6 <_printf_i+0x176>
 80046de:	065e      	lsls	r6, r3, #25
 80046e0:	bf48      	it	mi
 80046e2:	b2ad      	uxthmi	r5, r5
 80046e4:	e7e6      	b.n	80046b4 <_printf_i+0x184>
 80046e6:	4616      	mov	r6, r2
 80046e8:	e7bb      	b.n	8004662 <_printf_i+0x132>
 80046ea:	680b      	ldr	r3, [r1, #0]
 80046ec:	6826      	ldr	r6, [r4, #0]
 80046ee:	1d1d      	adds	r5, r3, #4
 80046f0:	6960      	ldr	r0, [r4, #20]
 80046f2:	600d      	str	r5, [r1, #0]
 80046f4:	0635      	lsls	r5, r6, #24
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	d501      	bpl.n	80046fe <_printf_i+0x1ce>
 80046fa:	6018      	str	r0, [r3, #0]
 80046fc:	e002      	b.n	8004704 <_printf_i+0x1d4>
 80046fe:	0671      	lsls	r1, r6, #25
 8004700:	d5fb      	bpl.n	80046fa <_printf_i+0x1ca>
 8004702:	8018      	strh	r0, [r3, #0]
 8004704:	2300      	movs	r3, #0
 8004706:	4616      	mov	r6, r2
 8004708:	6123      	str	r3, [r4, #16]
 800470a:	e7ba      	b.n	8004682 <_printf_i+0x152>
 800470c:	680b      	ldr	r3, [r1, #0]
 800470e:	1d1a      	adds	r2, r3, #4
 8004710:	600a      	str	r2, [r1, #0]
 8004712:	681e      	ldr	r6, [r3, #0]
 8004714:	2100      	movs	r1, #0
 8004716:	4630      	mov	r0, r6
 8004718:	6862      	ldr	r2, [r4, #4]
 800471a:	f000 f831 	bl	8004780 <memchr>
 800471e:	b108      	cbz	r0, 8004724 <_printf_i+0x1f4>
 8004720:	1b80      	subs	r0, r0, r6
 8004722:	6060      	str	r0, [r4, #4]
 8004724:	6863      	ldr	r3, [r4, #4]
 8004726:	6123      	str	r3, [r4, #16]
 8004728:	2300      	movs	r3, #0
 800472a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800472e:	e7a8      	b.n	8004682 <_printf_i+0x152>
 8004730:	4632      	mov	r2, r6
 8004732:	4649      	mov	r1, r9
 8004734:	4640      	mov	r0, r8
 8004736:	6923      	ldr	r3, [r4, #16]
 8004738:	47d0      	blx	sl
 800473a:	3001      	adds	r0, #1
 800473c:	d0ab      	beq.n	8004696 <_printf_i+0x166>
 800473e:	6823      	ldr	r3, [r4, #0]
 8004740:	079b      	lsls	r3, r3, #30
 8004742:	d413      	bmi.n	800476c <_printf_i+0x23c>
 8004744:	68e0      	ldr	r0, [r4, #12]
 8004746:	9b03      	ldr	r3, [sp, #12]
 8004748:	4298      	cmp	r0, r3
 800474a:	bfb8      	it	lt
 800474c:	4618      	movlt	r0, r3
 800474e:	e7a4      	b.n	800469a <_printf_i+0x16a>
 8004750:	2301      	movs	r3, #1
 8004752:	4632      	mov	r2, r6
 8004754:	4649      	mov	r1, r9
 8004756:	4640      	mov	r0, r8
 8004758:	47d0      	blx	sl
 800475a:	3001      	adds	r0, #1
 800475c:	d09b      	beq.n	8004696 <_printf_i+0x166>
 800475e:	3501      	adds	r5, #1
 8004760:	68e3      	ldr	r3, [r4, #12]
 8004762:	9903      	ldr	r1, [sp, #12]
 8004764:	1a5b      	subs	r3, r3, r1
 8004766:	42ab      	cmp	r3, r5
 8004768:	dcf2      	bgt.n	8004750 <_printf_i+0x220>
 800476a:	e7eb      	b.n	8004744 <_printf_i+0x214>
 800476c:	2500      	movs	r5, #0
 800476e:	f104 0619 	add.w	r6, r4, #25
 8004772:	e7f5      	b.n	8004760 <_printf_i+0x230>
 8004774:	080048c7 	.word	0x080048c7
 8004778:	080048d8 	.word	0x080048d8

0800477c <__retarget_lock_acquire_recursive>:
 800477c:	4770      	bx	lr

0800477e <__retarget_lock_release_recursive>:
 800477e:	4770      	bx	lr

08004780 <memchr>:
 8004780:	4603      	mov	r3, r0
 8004782:	b510      	push	{r4, lr}
 8004784:	b2c9      	uxtb	r1, r1
 8004786:	4402      	add	r2, r0
 8004788:	4293      	cmp	r3, r2
 800478a:	4618      	mov	r0, r3
 800478c:	d101      	bne.n	8004792 <memchr+0x12>
 800478e:	2000      	movs	r0, #0
 8004790:	e003      	b.n	800479a <memchr+0x1a>
 8004792:	7804      	ldrb	r4, [r0, #0]
 8004794:	3301      	adds	r3, #1
 8004796:	428c      	cmp	r4, r1
 8004798:	d1f6      	bne.n	8004788 <memchr+0x8>
 800479a:	bd10      	pop	{r4, pc}

0800479c <memcpy>:
 800479c:	440a      	add	r2, r1
 800479e:	4291      	cmp	r1, r2
 80047a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80047a4:	d100      	bne.n	80047a8 <memcpy+0xc>
 80047a6:	4770      	bx	lr
 80047a8:	b510      	push	{r4, lr}
 80047aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047ae:	4291      	cmp	r1, r2
 80047b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047b4:	d1f9      	bne.n	80047aa <memcpy+0xe>
 80047b6:	bd10      	pop	{r4, pc}

080047b8 <memmove>:
 80047b8:	4288      	cmp	r0, r1
 80047ba:	b510      	push	{r4, lr}
 80047bc:	eb01 0402 	add.w	r4, r1, r2
 80047c0:	d902      	bls.n	80047c8 <memmove+0x10>
 80047c2:	4284      	cmp	r4, r0
 80047c4:	4623      	mov	r3, r4
 80047c6:	d807      	bhi.n	80047d8 <memmove+0x20>
 80047c8:	1e43      	subs	r3, r0, #1
 80047ca:	42a1      	cmp	r1, r4
 80047cc:	d008      	beq.n	80047e0 <memmove+0x28>
 80047ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80047d6:	e7f8      	b.n	80047ca <memmove+0x12>
 80047d8:	4601      	mov	r1, r0
 80047da:	4402      	add	r2, r0
 80047dc:	428a      	cmp	r2, r1
 80047de:	d100      	bne.n	80047e2 <memmove+0x2a>
 80047e0:	bd10      	pop	{r4, pc}
 80047e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047ea:	e7f7      	b.n	80047dc <memmove+0x24>

080047ec <_realloc_r>:
 80047ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ee:	4607      	mov	r7, r0
 80047f0:	4614      	mov	r4, r2
 80047f2:	460e      	mov	r6, r1
 80047f4:	b921      	cbnz	r1, 8004800 <_realloc_r+0x14>
 80047f6:	4611      	mov	r1, r2
 80047f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80047fc:	f7ff bc36 	b.w	800406c <_malloc_r>
 8004800:	b922      	cbnz	r2, 800480c <_realloc_r+0x20>
 8004802:	f7ff fbe7 	bl	8003fd4 <_free_r>
 8004806:	4625      	mov	r5, r4
 8004808:	4628      	mov	r0, r5
 800480a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800480c:	f000 f814 	bl	8004838 <_malloc_usable_size_r>
 8004810:	42a0      	cmp	r0, r4
 8004812:	d20f      	bcs.n	8004834 <_realloc_r+0x48>
 8004814:	4621      	mov	r1, r4
 8004816:	4638      	mov	r0, r7
 8004818:	f7ff fc28 	bl	800406c <_malloc_r>
 800481c:	4605      	mov	r5, r0
 800481e:	2800      	cmp	r0, #0
 8004820:	d0f2      	beq.n	8004808 <_realloc_r+0x1c>
 8004822:	4631      	mov	r1, r6
 8004824:	4622      	mov	r2, r4
 8004826:	f7ff ffb9 	bl	800479c <memcpy>
 800482a:	4631      	mov	r1, r6
 800482c:	4638      	mov	r0, r7
 800482e:	f7ff fbd1 	bl	8003fd4 <_free_r>
 8004832:	e7e9      	b.n	8004808 <_realloc_r+0x1c>
 8004834:	4635      	mov	r5, r6
 8004836:	e7e7      	b.n	8004808 <_realloc_r+0x1c>

08004838 <_malloc_usable_size_r>:
 8004838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800483c:	1f18      	subs	r0, r3, #4
 800483e:	2b00      	cmp	r3, #0
 8004840:	bfbc      	itt	lt
 8004842:	580b      	ldrlt	r3, [r1, r0]
 8004844:	18c0      	addlt	r0, r0, r3
 8004846:	4770      	bx	lr

08004848 <_init>:
 8004848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800484a:	bf00      	nop
 800484c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800484e:	bc08      	pop	{r3}
 8004850:	469e      	mov	lr, r3
 8004852:	4770      	bx	lr

08004854 <_fini>:
 8004854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004856:	bf00      	nop
 8004858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800485a:	bc08      	pop	{r3}
 800485c:	469e      	mov	lr, r3
 800485e:	4770      	bx	lr
