

================================================================
== Vitis HLS Report for 'au_merge'
================================================================
* Date:           Wed Sep  3 20:05:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        1|  1073741841|  4.000 ns|  4.295 sec|    1|  1073741841|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+------------+----------+-----------+-----+------------+---------+
        |                                                |                                     |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
        |                    Instance                    |                Module               |   min   |     max    |    min   |    max    | min |     max    |   Type  |
        +------------------------------------------------+-------------------------------------+---------+------------+----------+-----------+-----+------------+---------+
        |grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110  |au_merge_Pipeline_VITIS_LOOP_176_13  |        2|  1073741833|  8.000 ns|  4.295 sec|    2|  1073741833|       no|
        |grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124  |au_merge_Pipeline_VITIS_LOOP_157_12  |        2|  1073741840|  8.000 ns|  4.295 sec|    2|  1073741840|       no|
        |grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136  |au_merge_Pipeline_VITIS_LOOP_176_11  |        2|  1073741833|  8.000 ns|  4.295 sec|    2|  1073741833|       no|
        |grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150   |au_merge_Pipeline_VITIS_LOOP_176_1   |        2|  1073741833|  8.000 ns|  4.295 sec|    2|  1073741833|       no|
        |grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164   |au_merge_Pipeline_VITIS_LOOP_157_1   |        2|  1073741840|  8.000 ns|  4.295 sec|    2|  1073741840|       no|
        +------------------------------------------------+-------------------------------------+---------+------------+----------+-----------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      146|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    20|     5079|     2810|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      463|    -|
|Register             |        -|     -|      140|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    20|     5219|     3419|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+-----+-----+
    |grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164   |au_merge_Pipeline_VITIS_LOOP_157_1   |        0|   4|  1005|  562|    0|
    |grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124  |au_merge_Pipeline_VITIS_LOOP_157_12  |        0|   4|  1005|  562|    0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150   |au_merge_Pipeline_VITIS_LOOP_176_1   |        0|   4|  1023|  562|    0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136  |au_merge_Pipeline_VITIS_LOOP_176_11  |        0|   4|  1023|  562|    0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110  |au_merge_Pipeline_VITIS_LOOP_176_13  |        0|   4|  1023|  562|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+-----+-----+
    |Total                                           |                                     |        0|  20|  5079| 2810|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |and_ln193_fu_188_p2              |       and|   0|  0|  32|          32|          32|
    |and_ln196_fu_206_p2              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_call_state2    |       and|   0|  0|   2|           1|           1|
    |grp_fu_176_p2                    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln193_1_fu_194_p2           |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln193_fu_182_p2             |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln196_fu_200_p2             |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln197_fu_212_p2             |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 146|         199|         109|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |AU0_address0                          |  26|          5|   16|         80|
    |AU0_address1                          |  26|          5|   16|         80|
    |AU0_ce0                               |  26|          5|    1|          5|
    |AU0_ce1                               |  26|          5|    1|          5|
    |AU0_d0                                |  26|          5|   32|        160|
    |AU0_we0                               |  26|          5|    1|          5|
    |AU1_address0                          |  26|          5|   16|         80|
    |AU1_address1                          |  26|          5|   16|         80|
    |AU1_ce0                               |  26|          5|    1|          5|
    |AU1_ce1                               |  26|          5|    1|          5|
    |AU1_d0                                |  26|          5|   32|        160|
    |AU1_we0                               |  26|          5|    1|          5|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_phi_mux_phi_ln208_1_phi_fu_96_p12  |  20|          4|   32|        128|
    |ap_phi_mux_phi_ln208_phi_fu_79_p12    |  14|          3|   32|         96|
    |ap_return_0                           |   9|          2|   32|         64|
    |ap_return_1                           |   9|          2|   32|         64|
    |phi_ln208_1_reg_93                    |  14|          3|   32|         96|
    |phi_ln208_reg_76                      |   9|          2|   32|         64|
    |streamA38_read                        |  31|          6|    1|          6|
    |streamB39_read                        |  31|          6|    1|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 463|         91|  329|       1197|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |and_ln196_reg_271                                            |   1|   0|    1|          0|
    |ap_CS_fsm                                                    |   2|   0|    2|          0|
    |ap_return_0_preg                                             |  32|   0|   32|          0|
    |ap_return_1_preg                                             |  32|   0|   32|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg   |   1|   0|    1|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln193_1_reg_267                                         |   1|   0|    1|          0|
    |icmp_ln194_reg_283                                           |   1|   0|    1|          0|
    |icmp_ln197_reg_275                                           |   1|   0|    1|          0|
    |icmp_ln199_reg_279                                           |   1|   0|    1|          0|
    |phi_ln208_1_reg_93                                           |  32|   0|   32|          0|
    |phi_ln208_reg_76                                             |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 140|   0|  140|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_return_0        |  out|   32|  ap_ctrl_hs|      au_merge|  return value|
|ap_return_1        |  out|   32|  ap_ctrl_hs|      au_merge|  return value|
|streamA38_dout     |   in|   32|     ap_fifo|     streamA38|       pointer|
|streamA38_empty_n  |   in|    1|     ap_fifo|     streamA38|       pointer|
|streamA38_read     |  out|    1|     ap_fifo|     streamA38|       pointer|
|streamB39_dout     |   in|   32|     ap_fifo|     streamB39|       pointer|
|streamB39_empty_n  |   in|    1|     ap_fifo|     streamB39|       pointer|
|streamB39_read     |  out|    1|     ap_fifo|     streamB39|       pointer|
|rowA               |   in|   32|     ap_none|          rowA|        scalar|
|rowB               |   in|   32|     ap_none|          rowB|        scalar|
|AU0_address0       |  out|   16|   ap_memory|           AU0|         array|
|AU0_ce0            |  out|    1|   ap_memory|           AU0|         array|
|AU0_we0            |  out|    1|   ap_memory|           AU0|         array|
|AU0_d0             |  out|   32|   ap_memory|           AU0|         array|
|AU0_address1       |  out|   16|   ap_memory|           AU0|         array|
|AU0_ce1            |  out|    1|   ap_memory|           AU0|         array|
|AU0_q1             |   in|   32|   ap_memory|           AU0|         array|
|AU1_address0       |  out|   16|   ap_memory|           AU1|         array|
|AU1_ce0            |  out|    1|   ap_memory|           AU1|         array|
|AU1_we0            |  out|    1|   ap_memory|           AU1|         array|
|AU1_d0             |  out|   32|   ap_memory|           AU1|         array|
|AU1_address1       |  out|   16|   ap_memory|           AU1|         array|
|AU1_ce1            |  out|    1|   ap_memory|           AU1|         array|
|AU1_q1             |   in|   32|   ap_memory|           AU1|         array|
|p_read             |   in|   32|     ap_none|        p_read|        scalar|
|p_read1            |   in|   32|     ap_none|       p_read1|        scalar|
|K                  |   in|   30|     ap_none|             K|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 3 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 4 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read59 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 5 'read' 'p_read59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rowB_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowB"   --->   Operation 6 'read' 'rowB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rowA_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowA"   --->   Operation 7 'read' 'rowA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB39, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA38, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "%icmp_ln193 = icmp_eq  i32 %p_read_9, i32 4294967295" [src/spmm_device_fpga.cpp:193]   --->   Operation 10 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln193_1)   --->   "%and_ln193 = and i32 %p_read_9, i32 %p_read59" [src/spmm_device_fpga.cpp:193]   --->   Operation 11 'and' 'and_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln193_1 = icmp_eq  i32 %and_ln193, i32 4294967295" [src/spmm_device_fpga.cpp:193]   --->   Operation 12 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193_1, void %if.else4, void %if.then" [src/spmm_device_fpga.cpp:193]   --->   Operation 13 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln196 = icmp_ne  i32 %p_read59, i32 4294967295" [src/spmm_device_fpga.cpp:196]   --->   Operation 14 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln193_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.12ns)   --->   "%and_ln196 = and i1 %icmp_ln196, i1 %icmp_ln193" [src/spmm_device_fpga.cpp:196]   --->   Operation 15 'and' 'and_ln196' <Predicate = (!icmp_ln193_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.41ns)   --->   "%br_ln196 = br i1 %and_ln196, void %if.end19, void %if.then8" [src/spmm_device_fpga.cpp:196]   --->   Operation 16 'br' 'br_ln196' <Predicate = (!icmp_ln193_1)> <Delay = 0.41>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln197 = icmp_eq  i32 %p_read59, i32 %rowA_read" [src/spmm_device_fpga.cpp:197]   --->   Operation 17 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln193_1 & and_ln196)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %if.else11, void %if.then10" [src/spmm_device_fpga.cpp:197]   --->   Operation 18 'br' 'br_ln197' <Predicate = (!icmp_ln193_1 & and_ln196)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln199 = icmp_eq  i32 %rowA_read, i32 %rowB_read" [src/spmm_device_fpga.cpp:199]   --->   Operation 19 'icmp' 'icmp_ln199' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_58 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_58' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %for.inc.i55.preheader, void %for.inc.i40.preheader" [src/spmm_device_fpga.cpp:199]   --->   Operation 21 'br' 'br_ln199' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_13, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 22 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & !icmp_ln199)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_12, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU1"   --->   Operation 23 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & icmp_ln199)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_57' <Predicate = (!icmp_ln193_1 & and_ln196 & icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_11, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 25 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & icmp_ln197)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln194 = icmp_eq  i32 %rowA_read, i32 %rowB_read" [src/spmm_device_fpga.cpp:194]   --->   Operation 26 'icmp' 'icmp_ln194' <Predicate = (icmp_ln193_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.inc.i12.preheader, void %for.inc.i.preheader" [src/spmm_device_fpga.cpp:194]   --->   Operation 28 'br' 'br_ln194' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_1, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 29 'call' 'call_ln0' <Predicate = (icmp_ln193_1 & !icmp_ln194)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_1, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU0"   --->   Operation 30 'call' 'call_ln0' <Predicate = (icmp_ln193_1 & icmp_ln194)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.41>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_13, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 31 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & !icmp_ln199)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & !icmp_ln199)> <Delay = 0.41>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_12, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU1"   --->   Operation 33 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & icmp_ln199)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & icmp_ln199)> <Delay = 0.41>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_11, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 35 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & icmp_ln197)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & icmp_ln197)> <Delay = 0.41>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_1, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 37 'call' 'call_ln0' <Predicate = (icmp_ln193_1 & !icmp_ln194)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 38 'br' 'br_ln0' <Predicate = (icmp_ln193_1 & !icmp_ln194)> <Delay = 0.41>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_1, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU0"   --->   Operation 39 'call' 'call_ln0' <Predicate = (icmp_ln193_1 & icmp_ln194)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln193_1 & icmp_ln194)> <Delay = 0.41>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%phi_ln208 = phi i32 %rowB_read, void %for.inc.i55.preheader, i32 %rowB_read, void %for.inc.i40.preheader, i32 %rowB_read, void %if.then10, i32 %rowB_read, void %for.inc.i12.preheader, i32 %p_read_9, void %for.inc.i.preheader, i32 %p_read_9, void %if.else4" [src/spmm_device_fpga.cpp:208]   --->   Operation 41 'phi' 'phi_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%phi_ln208_1 = phi i32 %rowA_read, void %for.inc.i55.preheader, i32 %p_read59, void %for.inc.i40.preheader, i32 %p_read59, void %if.then10, i32 %rowA_read, void %for.inc.i12.preheader, i32 %rowB_read, void %for.inc.i.preheader, i32 %p_read59, void %if.else4" [src/spmm_device_fpga.cpp:208]   --->   Operation 42 'phi' 'phi_ln208_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %phi_ln208_1" [src/spmm_device_fpga.cpp:208]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %phi_ln208" [src/spmm_device_fpga.cpp:208]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln208 = ret i64 %mrv_1" [src/spmm_device_fpga.cpp:208]   --->   Operation 45 'ret' 'ret_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ streamA38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ streamB39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rowA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rowB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AU0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AU1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
K_read            (read         ) [ 001]
p_read_9          (read         ) [ 011]
p_read59          (read         ) [ 011]
rowB_read         (read         ) [ 011]
rowA_read         (read         ) [ 011]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
icmp_ln193        (icmp         ) [ 000]
and_ln193         (and          ) [ 000]
icmp_ln193_1      (icmp         ) [ 011]
br_ln193          (br           ) [ 000]
icmp_ln196        (icmp         ) [ 000]
and_ln196         (and          ) [ 011]
br_ln196          (br           ) [ 011]
icmp_ln197        (icmp         ) [ 011]
br_ln197          (br           ) [ 000]
icmp_ln199        (icmp         ) [ 011]
empty_58          (wait         ) [ 000]
br_ln199          (br           ) [ 000]
empty_57          (wait         ) [ 000]
icmp_ln194        (icmp         ) [ 011]
empty             (wait         ) [ 000]
br_ln194          (br           ) [ 000]
call_ln0          (call         ) [ 000]
br_ln0            (br           ) [ 000]
call_ln0          (call         ) [ 000]
br_ln0            (br           ) [ 000]
call_ln0          (call         ) [ 000]
br_ln0            (br           ) [ 000]
call_ln0          (call         ) [ 000]
br_ln0            (br           ) [ 000]
call_ln0          (call         ) [ 000]
br_ln0            (br           ) [ 000]
phi_ln208         (phi          ) [ 001]
phi_ln208_1       (phi          ) [ 001]
mrv               (insertvalue  ) [ 000]
mrv_1             (insertvalue  ) [ 000]
ret_ln208         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="streamA38">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamA38"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="streamB39">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamB39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rowA">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowA"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rowB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowB"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AU0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AU0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AU1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AU1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="K">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="au_merge_Pipeline_VITIS_LOOP_176_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="au_merge_Pipeline_VITIS_LOOP_157_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="au_merge_Pipeline_VITIS_LOOP_176_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="au_merge_Pipeline_VITIS_LOOP_176_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="au_merge_Pipeline_VITIS_LOOP_157_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="K_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="30" slack="0"/>
<pin id="48" dir="0" index="1" bw="30" slack="0"/>
<pin id="49" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_9_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read59_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read59/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="rowB_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowB_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rowA_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowA_read/1 "/>
</bind>
</comp>

<comp id="76" class="1005" name="phi_ln208_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln208 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="phi_ln208_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="32" slack="1"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="4" bw="32" slack="1"/>
<pin id="85" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="32" slack="1"/>
<pin id="87" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="8" bw="32" slack="1"/>
<pin id="89" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="10" bw="32" slack="1"/>
<pin id="91" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln208/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="phi_ln208_1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln208_1 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="phi_ln208_1_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="4" bw="32" slack="1"/>
<pin id="102" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="32" slack="1"/>
<pin id="104" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="8" bw="32" slack="1"/>
<pin id="106" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="10" bw="32" slack="1"/>
<pin id="108" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln208_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="30" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="0" index="3" bw="32" slack="0"/>
<pin id="115" dir="0" index="4" bw="32" slack="0"/>
<pin id="116" dir="0" index="5" bw="32" slack="0"/>
<pin id="117" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="30" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="30" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="0"/>
<pin id="141" dir="0" index="4" bw="32" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="0"/>
<pin id="143" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="30" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="32" slack="0"/>
<pin id="155" dir="0" index="4" bw="32" slack="0"/>
<pin id="156" dir="0" index="5" bw="32" slack="0"/>
<pin id="157" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="30" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="32" slack="0"/>
<pin id="169" dir="0" index="4" bw="32" slack="0"/>
<pin id="170" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/1 icmp_ln194/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln193_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="and_ln193_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln193_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln196_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln196_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln197_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mrv_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mrv_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="K_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="30" slack="1"/>
<pin id="232" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="p_read_9_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="245" class="1005" name="p_read59_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read59 "/>
</bind>
</comp>

<comp id="252" class="1005" name="rowB_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rowB_read "/>
</bind>
</comp>

<comp id="261" class="1005" name="rowA_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rowA_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="icmp_ln193_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln193_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="and_ln196_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln196 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln197_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln199_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="283" class="1005" name="icmp_ln194_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln194 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="46" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="46" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="46" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="46" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="46" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="180"><net_src comp="70" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="64" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="52" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="52" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="58" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="58" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="182" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="58" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="70" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="96" pin="12"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="79" pin="12"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="46" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="242"><net_src comp="52" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="79" pin=8"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="79" pin=10"/></net>

<net id="248"><net_src comp="58" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="96" pin=10"/></net>

<net id="255"><net_src comp="64" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="79" pin=6"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="96" pin=8"/></net>

<net id="264"><net_src comp="70" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="270"><net_src comp="194" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="206" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="212" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="176" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="176" pin="2"/><net_sink comp="283" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AU0 | {1 2 }
	Port: AU1 | {1 2 }
 - Input state : 
	Port: au_merge : streamA38 | {1 2 }
	Port: au_merge : streamB39 | {1 2 }
	Port: au_merge : rowA | {1 }
	Port: au_merge : rowB | {1 }
	Port: au_merge : AU0 | {1 2 }
	Port: au_merge : AU1 | {1 2 }
	Port: au_merge : p_read | {1 }
	Port: au_merge : p_read1 | {1 }
	Port: au_merge : K | {1 }
  - Chain level:
	State 1
		br_ln193 : 1
		and_ln196 : 1
		br_ln196 : 1
		br_ln197 : 1
		br_ln199 : 1
		br_ln194 : 1
	State 2
		phi_ln208 : 1
		phi_ln208_1 : 1
		mrv : 2
		mrv_1 : 3
		ret_ln208 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          | grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 |    4    |  1.548  |   941   |   474   |
|          | grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 |    4    |  1.161  |   909   |   465   |
|   call   | grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 |    4    |  1.548  |   941   |   474   |
|          |  grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 |    4    |  1.548  |   941   |   474   |
|          |  grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164 |    4    |  1.161  |   909   |   465   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_176                   |    0    |    0    |    0    |    20   |
|          |                icmp_ln193_fu_182               |    0    |    0    |    0    |    20   |
|   icmp   |               icmp_ln193_1_fu_194              |    0    |    0    |    0    |    20   |
|          |                icmp_ln196_fu_200               |    0    |    0    |    0    |    20   |
|          |                icmp_ln197_fu_212               |    0    |    0    |    0    |    20   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln193_fu_188                |    0    |    0    |    0    |    32   |
|          |                and_ln196_fu_206                |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                K_read_read_fu_46               |    0    |    0    |    0    |    0    |
|          |               p_read_9_read_fu_52              |    0    |    0    |    0    |    0    |
|   read   |               p_read59_read_fu_58              |    0    |    0    |    0    |    0    |
|          |              rowB_read_read_fu_64              |    0    |    0    |    0    |    0    |
|          |              rowA_read_read_fu_70              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|insertvalue|                   mrv_fu_218                   |    0    |    0    |    0    |    0    |
|          |                  mrv_1_fu_224                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    20   |  6.966  |   4641  |   2486  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   K_read_reg_230   |   30   |
|  and_ln196_reg_271 |    1   |
|icmp_ln193_1_reg_267|    1   |
| icmp_ln194_reg_283 |    1   |
| icmp_ln197_reg_275 |    1   |
| icmp_ln199_reg_279 |    1   |
|  p_read59_reg_245  |   32   |
|  p_read_9_reg_239  |   32   |
| phi_ln208_1_reg_93 |   32   |
|  phi_ln208_reg_76  |   32   |
|  rowA_read_reg_261 |   32   |
|  rowB_read_reg_252 |   32   |
+--------------------+--------+
|        Total       |   227  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 |  p1  |   2  |  30  |   60   ||    9    |
| grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 |  p1  |   2  |  30  |   60   ||    9    |
| grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 |  p1  |   2  |  30  |   60   ||    9    |
|  grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 |  p1  |   2  |  30  |   60   ||    9    |
|  grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164 |  p1  |   2  |  30  |   60   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   300  ||  1.935  ||    45   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    6   |  4641  |  2486  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   227  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    8   |  4868  |  2531  |
+-----------+--------+--------+--------+--------+
