#defaultlanguage:vhdl
#OPTIONS:"|-top|OSP_Carrier_Basic|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-encrypt|-pro|-lite|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-ignore_undefined_lib|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-fileorder|/data/School/Research/THE_Lab/FPGA/OWF_test/impl1/syntmp/hdlorder.tcl"
#CUR:"/usr/local/diamond/3.10_x64/synpbase/linux_a_64/c_vhdl":1501863388
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/location.map":1527877804
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/std.vhd":1527877804
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/snps_haps_pkg.vhd":1527877804
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/std1164.vhd":1527877804
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/numeric.vhd":1527877804
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/umr_capim.vhd":1527877804
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/arith.vhd":1527877804
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/unsigned.vhd":1527877804
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/hyperents.vhd":1527877804
#CUR:"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1527877889
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/osp_djb_basic.vhd":1528998580
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/osp_carrier_basic.vhd":1529102379
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/primary_pll.vhd":1527962689
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/djb_core.vhd":1528760435
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/car_core.vhd":1528996878
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/djb_clock_sync.vhd":1528757154
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/car_clock_gen.vhd":1528767861
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/djb_sequencer.vhd":1528760310
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/car_sequencer.vhd":1528928569
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/sr8_rising.vhd":1527985652
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/sr8_falling.vhd":1527985672
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/r8_rising.vhd":1528419779
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/r8_falling.vhd":1528419869
#CUR:"/data/School/Research/THE_Lab/FPGA/OWF_test/src/i2s_dio.vhd":1528756121
0 "/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd" vhdl
1 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/osp_djb_basic.vhd" vhdl
2 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/osp_carrier_basic.vhd" vhdl
3 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/primary_pll.vhd" vhdl
4 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/djb_core.vhd" vhdl
5 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/car_core.vhd" vhdl
6 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/djb_clock_sync.vhd" vhdl
7 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/car_clock_gen.vhd" vhdl
8 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/djb_sequencer.vhd" vhdl
9 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/car_sequencer.vhd" vhdl
10 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/sr8_rising.vhd" vhdl
11 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/sr8_falling.vhd" vhdl
12 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/r8_rising.vhd" vhdl
13 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/r8_falling.vhd" vhdl
14 "/data/School/Research/THE_Lab/FPGA/OWF_test/src/i2s_dio.vhd" vhdl

# Dependency Lists (Uses list)
0 -1
1 3 4 
2 3 7 5 
3 0 
4 6 8 14 
5 9 14 
6 -1
7 -1
8 -1
9 -1
10 -1
11 -1
12 -1
13 -1
14 10 12 11 

# Dependency Lists (Users Of)
0 3 
1 -1
2 -1
3 2 1 
4 1 
5 2 
6 4 
7 2 
8 4 
9 5 
10 14 
11 14 
12 14 
13 -1
14 5 4 

# Design Unit to File Association
arch work osp_djb_basic a 1
module work osp_djb_basic 1
arch work osp_carrier_basic a 2
module work osp_carrier_basic 2
config work structure_con 3
arch work primary_pll structure 3
module work primary_pll 3
arch work djb_core a 4
module work djb_core 4
arch work car_core a 5
module work car_core 5
arch work djb_clock_sync a 6
module work djb_clock_sync 6
arch work car_clock_gen a 7
module work car_clock_gen 7
arch work djb_sequencer a 8
module work djb_sequencer 8
arch work car_sequencer a 9
module work car_sequencer 9
arch work sr8_rising a 10
module work sr8_rising 10
arch work sr8_falling a 11
module work sr8_falling 11
arch work r8_rising a 12
module work r8_rising 12
arch work r8_falling a 13
module work r8_falling 13
arch work i2s_dio a 14
module work i2s_dio 14
