Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 23 17:08:21 2020
| Host         : bs0309 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file interfaz_ps2_control_sets_placed.rpt
| Design       : interfaz_ps2
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      7 |            1 |
|      8 |            1 |
|      9 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+
|                          Clock Signal                          |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                                                 |                                                  |                  |                1 |              2 |
|  inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg_0 |                                                  | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG                                                 |                                                  | reset_IBUF       |                3 |              7 |
|  clk_IBUF_BUFG                                                 | inst_maquina_estados/E[0]                        | reset_IBUF       |                2 |              8 |
|  inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg_0 | inst_unidad_operativa/inst_detector_flancos/E[0] | reset_IBUF       |                2 |              9 |
+----------------------------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+


