{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_code", "type": "input port"}, {"id": 2, "content": "func3", "type": "input port"}, {"id": 3, "content": "func7", "type": "input port"}, {"id": 4, "content": "alu_op", "type": "output port"}, {"id": 5, "content": "logic_unit", "type": "submodule"}], "connectivity": [[1, 2, 3, 5], [5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "opcode_extractor", "type": "submodule"}, {"id": 10, "content": "rd_extractor", "type": "submodule"}, {"id": 11, "content": "funct3_extractor", "type": "submodule"}, {"id": 12, "content": "rs1_extractor", "type": "submodule"}, {"id": 13, "content": "rs2_extractor", "type": "submodule"}, {"id": 14, "content": "funct7_extractor", "type": "submodule"}], "connectivity": [[2, 1, 0, 2, 1, 0, 2, 1, 0, 2, 1, 0, 2, 1, 0, 2, 1, 0, 9, 10, 11, 12, 13, 14], [9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "op_dec", "type": "submodule"}, {"id": 10, "content": "reg_dec", "type": "submodule"}, {"id": 11, "content": "imm_dec", "type": "submodule"}], "connectivity": [[2, 2, 2, 9, 10, 2, 10, 10, 11], [9, 10, 11, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opcode", "type": "input port"}, {"id": 1, "content": "RegWrite", "type": "output port"}, {"id": 2, "content": "ALUSrc", "type": "output port"}, {"id": 3, "content": "MemToReg", "type": "output port"}, {"id": 4, "content": "MemWrite", "type": "output port"}, {"id": 5, "content": "Branch", "type": "output port"}, {"id": 6, "content": "rtc", "type": "submodule"}, {"id": 7, "content": "itc", "type": "submodule"}, {"id": 8, "content": "stc", "type": "submodule"}, {"id": 9, "content": "btc", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 7, 6, 7, 6, 7, 8, 9], [6, 7, 8, 9, 1, 1, 2, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "csr_cmd", "type": "input port"}, {"id": 3, "content": "csr_addr", "type": "input port"}, {"id": 4, "content": "write_data", "type": "input port"}, {"id": 5, "content": "read_data", "type": "output port"}, {"id": 6, "content": "csr_busy", "type": "output port"}, {"id": 7, "content": "read_unit", "type": "submodule"}, {"id": 8, "content": "write_unit", "type": "submodule"}], "connectivity": [[2, 3, 1, 0, 3, 0, 4, 2, 1, 7, 2], [7, 7, 7, 7, 8, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "instruction", "type": "input port"}, {"id": 4, "content": "new_pc", "type": "output port"}, {"id": 5, "content": "link_address", "type": "output port"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "update", "type": "submodule"}], "connectivity": [[3, 1, 6, 2, 0, 7, 7], [6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "input port"}, {"id": 2, "content": "immediate", "type": "output port"}, {"id": 3, "content": "i_type_extract", "type": "submodule"}, {"id": 4, "content": "s_type_extract", "type": "submodule"}, {"id": 5, "content": "b_type_extract", "type": "submodule"}], "connectivity": [[0, 0, 0, 5, 1, 3, 4], [3, 4, 5, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "inst_type", "type": "input port"}, {"id": 2, "content": "immediate", "type": "output port"}], "connectivity": [[0], [2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "funct7", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "rs1", "type": "output port"}, {"id": 8, "content": "rs2", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}, {"id": 10, "content": "control_signals", "type": "output port"}, {"id": 11, "content": "td", "type": "submodule"}, {"id": 12, "content": "csg", "type": "submodule"}], "connectivity": [[2, 11, 11, 11, 11, 11, 11, 11, 11, 12], [11, 12, 3, 4, 5, 6, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "inst", "type": "input port"}, {"id": 3, "content": "shift_type", "type": "output port"}, {"id": 4, "content": "shift_dist", "type": "output port"}, {"id": 5, "content": "left_shift_decoder", "type": "submodule"}, {"id": 6, "content": "right_shift_decoder", "type": "submodule"}], "connectivity": [[2, 1, 0, 2, 1, 0, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instr", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2", "type": "output port"}, {"id": 5, "content": "rd", "type": "output port"}, {"id": 6, "content": "funct3", "type": "output port"}, {"id": 7, "content": "funct7", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}], "connectivity": [[1, 1, 1, 1, 1, 1, 1], [2, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "branch_op", "type": "input port"}, {"id": 3, "content": "cond_flag", "type": "input port"}, {"id": 4, "content": "current_pc", "type": "input port"}, {"id": 5, "content": "next_pc", "type": "output port"}, {"id": 6, "content": "logic_unit", "type": "submodule"}], "connectivity": [[3, 2, 4], [6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "func7", "type": "input port"}, {"id": 1, "content": "func3", "type": "input port"}, {"id": 2, "content": "alu_op", "type": "output port"}, {"id": 3, "content": "shift_type", "type": "output port"}, {"id": 4, "content": "arith_dec", "type": "submodule"}, {"id": 5, "content": "logic_dec", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 5, 0, 1, 5], [4, 4, 5, 2, 2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "opcode", "type": "input port"}, {"id": 2, "content": "compare_result", "type": "input port"}, {"id": 3, "content": "branch_taken", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "is_R_type", "type": "output port"}, {"id": 4, "content": "is_I_type", "type": "output port"}, {"id": 5, "content": "is_S_type", "type": "output port"}, {"id": 6, "content": "is_B_type", "type": "output port"}, {"id": 7, "content": "is_U_type", "type": "output port"}, {"id": 8, "content": "is_J_type", "type": "output port"}, {"id": 9, "content": "r_type_decoder", "type": "submodule"}, {"id": 10, "content": "i_type_decoder", "type": "submodule"}, {"id": 11, "content": "s_type_decoder", "type": "submodule"}, {"id": 12, "content": "b_type_decoder", "type": "submodule"}, {"id": 13, "content": "u_type_decoder", "type": "submodule"}, {"id": 14, "content": "j_type_decoder", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 9, 10, 11, 12, 13, 14], [9, 10, 11, 12, 13, 14, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "inst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2", "type": "output port"}, {"id": 5, "content": "rd", "type": "output port"}, {"id": 6, "content": "imm", "type": "output port"}, {"id": 7, "content": "op_dec", "type": "submodule"}, {"id": 8, "content": "reg_dec", "type": "submodule"}, {"id": 9, "content": "imm_dec", "type": "submodule"}], "connectivity": [[1, 1, 1, 7, 8, 8, 8, 9], [7, 8, 9, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "inst", "type": "input port"}, {"id": 3, "content": "shifted_imm", "type": "output port"}, {"id": 4, "content": "extract", "type": "submodule"}, {"id": 5, "content": "shift", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}], "connectivity": [[2, 1, 6, 4, 0, 2, 5], [4, 5, 5, 5, 5, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "branch_type", "type": "input port"}, {"id": 3, "content": "reg1", "type": "input port"}, {"id": 4, "content": "reg2", "type": "input port"}, {"id": 5, "content": "take_branch", "type": "output port"}, {"id": 6, "content": "comp", "type": "submodule"}], "connectivity": [[2, 3, 4, 6], [6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "branch", "type": "input port"}, {"id": 3, "content": "jump", "type": "input port"}, {"id": 4, "content": "offset", "type": "input port"}, {"id": 5, "content": "pc", "type": "output port"}, {"id": 6, "content": "calc", "type": "submodule"}], "connectivity": [[3, 4, 2, 6, 6], [6, 6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "operation_executed", "type": "output port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "memory_address", "type": "output port"}, {"id": 7, "content": "decoder", "type": "submodule"}, {"id": 8, "content": "arith", "type": "submodule"}, {"id": 9, "content": "mem_access", "type": "submodule"}], "connectivity": [[2, 3, 7, 1, 0, 3, 7, 1, 0, 8, 9, 7, 8, 7, 9], [7, 8, 8, 8, 8, 9, 9, 9, 9, 4, 4, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "instr_code", "type": "input port"}, {"id": 3, "content": "is_arith", "type": "output port"}, {"id": 4, "content": "is_control", "type": "output port"}, {"id": 5, "content": "operation", "type": "output port"}, {"id": 6, "content": "arith_dec", "type": "submodule"}, {"id": 7, "content": "control_dec", "type": "submodule"}], "connectivity": [[2, 1, 0, 2, 1, 0, 6, 7, 6, 7], [6, 6, 6, 7, 7, 7, 3, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "branch_type", "type": "input port"}, {"id": 3, "content": "flags", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "branch_taken", "type": "output port"}, {"id": 6, "content": "beq_unit", "type": "submodule"}, {"id": 7, "content": "bne_unit", "type": "submodule"}, {"id": 8, "content": "blt_unit", "type": "submodule"}], "connectivity": [[3, 1, 0, 3, 1, 0, 3, 1, 0, 8, 7, 6], [6, 6, 6, 7, 7, 7, 8, 8, 8, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "inst", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}, {"id": 10, "content": "i_decoder", "type": "submodule"}, {"id": 11, "content": "s_decoder", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 2, 2, 11, 2, 10], [10, 11, 3, 4, 5, 6, 7, 8, 9, 9, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "operand", "type": "output port"}, {"id": 3, "content": "valid", "type": "output port"}, {"id": 4, "content": "val_op", "type": "submodule"}], "connectivity": [[0, 0, 0, 4], [4, 1, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "imm", "type": "output port"}, {"id": 7, "content": "decode_opcode", "type": "submodule"}, {"id": 8, "content": "decode_register", "type": "submodule"}, {"id": 9, "content": "extract_imm", "type": "submodule"}], "connectivity": [[2, 2, 2, 7, 8, 8, 9], [7, 8, 9, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "funct", "type": "output port"}, {"id": 5, "content": "imm_value", "type": "output port"}, {"id": 6, "content": "opcode_module", "type": "submodule"}, {"id": 7, "content": "funct_module", "type": "submodule"}, {"id": 8, "content": "imm_module", "type": "submodule"}], "connectivity": [[2, 2, 2, 6, 7, 8], [6, 7, 8, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "is_load", "type": "output port"}, {"id": 2, "content": "is_store", "type": "output port"}, {"id": 3, "content": "is_branch", "type": "output port"}, {"id": 4, "content": "is_alu", "type": "output port"}], "connectivity": [[0, 0, 0, 0], [1, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "imm", "type": "output port"}, {"id": 4, "content": "op_type", "type": "output port"}, {"id": 5, "content": "rs1", "type": "output port"}, {"id": 6, "content": "rs2", "type": "output port"}, {"id": 7, "content": "decodeI", "type": "submodule"}, {"id": 8, "content": "decodeS", "type": "submodule"}, {"id": 9, "content": "decodeB", "type": "submodule"}], "connectivity": [[2, 2, 2, 8, 2, 9, 7, 7, 2, 9, 8, 7, 9, 8, 8, 9], [7, 8, 9, 3, 3, 3, 3, 4, 4, 4, 4, 5, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "branch_type", "type": "input port"}, {"id": 3, "content": "zero_flag", "type": "input port"}, {"id": 4, "content": "neg_flag", "type": "input port"}, {"id": 5, "content": "take_branch", "type": "output port"}], "connectivity": [[3, 4], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "decode_op", "type": "submodule"}, {"id": 10, "content": "decode_rdst", "type": "submodule"}, {"id": 11, "content": "decode_f3", "type": "submodule"}, {"id": 12, "content": "decode_src1", "type": "submodule"}, {"id": 13, "content": "decode_src2", "type": "submodule"}, {"id": 14, "content": "decode_f7", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 9, 10, 11, 12, 13, 14], [9, 10, 11, 12, 13, 14, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "funct3", "type": "output port"}, {"id": 3, "content": "funct7", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "opcode_unit", "type": "submodule"}, {"id": 8, "content": "funct_unit", "type": "submodule"}, {"id": 9, "content": "operand_unit", "type": "submodule"}], "connectivity": [[0, 0, 0, 7, 8, 8, 9, 9, 9], [7, 8, 9, 1, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "immediate_in", "type": "input port"}, {"id": 3, "content": "immediate_out", "type": "output port"}, {"id": 4, "content": "sign_extender", "type": "submodule"}], "connectivity": [[2, 4], [4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opcode", "type": "input port"}, {"id": 1, "content": "alu_op", "type": "output port"}, {"id": 2, "content": "mem_read", "type": "output port"}, {"id": 3, "content": "mem_write", "type": "output port"}, {"id": 4, "content": "reg_write", "type": "output port"}, {"id": 5, "content": "dec1", "type": "submodule"}], "connectivity": [[0, 5, 5, 5, 5], [5, 1, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "func3", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "fetch", "type": "submodule"}, {"id": 10, "content": "decode", "type": "submodule"}], "connectivity": [[2, 9, 1, 0, 10, 10, 10, 10, 10, 10], [9, 10, 10, 10, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "inst", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "func3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "R_decoder", "type": "submodule"}, {"id": 10, "content": "I_decoder", "type": "submodule"}, {"id": 11, "content": "J_decoder", "type": "submodule"}], "connectivity": [[2, 2, 2, 10, 11, 9, 10, 11, 9, 10, 9, 10, 9, 9, 10, 11, 9], [9, 10, 11, 3, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7, 8, 8, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "operand1", "type": "input port"}, {"id": 4, "content": "operand2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "status_flags", "type": "output port"}, {"id": 7, "content": "arithmetic_unit", "type": "submodule"}, {"id": 8, "content": "logical_unit", "type": "submodule"}], "connectivity": [[3, 0, 2, 4, 1, 3, 0, 2, 4, 1, 7, 2, 8, 7, 2, 8], [7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "funct3", "type": "output port"}, {"id": 3, "content": "funct7", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "instr_type", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0, 0, 0], [1, 2, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "pc", "type": "input port"}, {"id": 3, "content": "branch", "type": "input port"}, {"id": 4, "content": "target", "type": "input port"}, {"id": 5, "content": "next_pc", "type": "output port"}, {"id": 6, "content": "predictor", "type": "submodule"}], "connectivity": [[0, 2, 4, 3, 1, 6], [6, 6, 6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "instruction", "type": "input port"}, {"id": 4, "content": "opcode", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "shifted_imm", "type": "output port"}, {"id": 7, "content": "decoder1", "type": "submodule"}, {"id": 8, "content": "decoder2", "type": "submodule"}, {"id": 9, "content": "shifter", "type": "submodule"}], "connectivity": [[3, 3, 7, 3, 7, 8, 9], [7, 8, 9, 9, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "flags", "type": "input port"}, {"id": 2, "content": "branch_taken", "type": "output port"}, {"id": 3, "content": "branch_type", "type": "output port"}, {"id": 4, "content": "decoder", "type": "submodule"}], "connectivity": [[0, 1, 4], [4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instruction", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rd", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "funct3", "type": "output port"}, {"id": 7, "content": "funct7", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "imm_dec", "type": "submodule"}], "connectivity": [[1, 1, 1, 1, 1, 1, 1, 9], [9, 2, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "current_pc", "type": "input port"}, {"id": 4, "content": "offset", "type": "input port"}, {"id": 5, "content": "base", "type": "input port"}, {"id": 6, "content": "next_pc", "type": "output port"}, {"id": 7, "content": "link_addr", "type": "output port"}], "connectivity": [[4, 5, 3], [6, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instr", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rd", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "immediate", "type": "output port"}], "connectivity": [[1, 1, 1, 1], [2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "funct7", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "ofe", "type": "submodule"}, {"id": 9, "content": "ie", "type": "submodule"}], "connectivity": [[0, 8, 0, 8, 8, 8, 8, 8, 8, 9], [8, 9, 9, 1, 2, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_sel", "type": "input port"}, {"id": 1, "content": "operand_a", "type": "input port"}, {"id": 2, "content": "operand_b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}], "connectivity": [[1, 2], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "rtype", "type": "submodule"}, {"id": 10, "content": "itype", "type": "submodule"}], "connectivity": [[2, 2, 2, 10, 2, 9, 10, 2, 9, 10, 2, 9, 9, 2, 10, 2], [9, 10, 3, 4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "funct3", "type": "output port"}, {"id": 3, "content": "funct7", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "imm_calc", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 0, 0, 0, 8], [8, 1, 2, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2", "type": "output port"}, {"id": 5, "content": "imm", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0], [1, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "val1", "type": "input port"}, {"id": 3, "content": "val2", "type": "input port"}, {"id": 4, "content": "branch", "type": "output port"}, {"id": 5, "content": "comp", "type": "submodule"}], "connectivity": [[3, 2, 5], [5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "immediate", "type": "output port"}, {"id": 9, "content": "funct7", "type": "output port"}], "connectivity": [[2, 2, 2, 2, 2, 2, 2], [3, 4, 5, 6, 7, 8, 9]]}
