Release 10.1.03 - platgen EDK_K_SP3.6 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 225 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x2000
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 223 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x089
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ac
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ad
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0c1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0c2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0d0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0d1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0e9
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0ea
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0eb
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 718 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to
   0x000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 719 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to
   0x0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 720 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 721 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000003C0000003C000000300000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000003C0000003C000040280000003C000004350000243C000004340000243C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000004340000243C000004340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0001003C000100240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0001913C0001813C000180380000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000004350000243C000004340000243C000004340000243C000004340000943C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000803C000080380001003C0001003C0001003C0001003C000140280001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C0001003C0001003C000100240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001213C000101240001213C000101240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000003C0000003C000040280000003C0000003D000004340000243C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001213C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001913C0001813C000180380000003C0000003C0000003C00004028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000003C0000003D0000003C0000003C000004340000943C0000803C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000100240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003D0000003C0000003C00000034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0001813C000180380000003C0000003C0000003C000040280000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000003C0000003C000000340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C000100240001913C0001813C000180380000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x000040280000003C0000003D0000003C0000003C000000340000943C0000803C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x000080380001003C0001003C0001003C0001003C000140280001003D0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003C0001003C0001003C000100240001913C0001813C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000002000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000011111000020000000000000020000000000011111000020000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000111110000000000000000000000001111100000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0011111100000000000000000000011111100000000000000000000011111100
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - G:\work\dcc_v5\system.mhs line 57 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - G:\work\dcc_v5\system.mhs line 64 - 1 master(s) :
1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - G:\work\dcc_v5\system.mhs line 71 - 1 master(s) :
1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs
line 210 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 - G:\work\dcc_v5\system.mhs
line 226 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs
line 234 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 - G:\work\dcc_v5\system.mhs
line 250 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:FSL0_S_CLK CONNECTOR:aes_accel_0_to_microblaze_0_FSL_S_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 335 - floating connection!
WARNING:MDT - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_aes_accel_0_FSL_M_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 340 - floating connection!
WARNING:MDT - PORT:FSL1_S_CLK CONNECTOR:tlb_bram_0_to_microblaze_0_FSL_S_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 345 - floating connection!
WARNING:MDT - PORT:FSL1_M_CLK CONNECTOR:microblaze_0_to_tlb_bram_0_FSL_M_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 350 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 196 - floating connection!
WARNING:MDT - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_aes_accel_0_FSL_S_Clk -
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 22 -
   floating connection!
WARNING:MDT - PORT:FSL_M_Clk CONNECTOR:aes_accel_0_to_microblaze_0_FSL_M_Clk -
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 27 -
   floating connection!
WARNING:MDT - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_tlb_bram_0_FSL_S_Clk -
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 22 -
   floating connection!
WARNING:MDT - PORT:FSL_M_Clk CONNECTOR:tlb_bram_0_to_microblaze_0_FSL_M_Clk -
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 27 -
   floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The aes_accel_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/aes_accel_0_to_microblaze_0_wrapper/aes_accel_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_aes_accel_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_aes_accel_0_wrapper/microblaze_0_to_aes_accel_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The tlb_bram_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/tlb_bram_0_to_microblaze_0_wrapper/tlb_bram_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_tlb_bram_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_tlb_bram_0_wrapper/microblaze_0_to_tlb_bram_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:aes_accel INSTANCE:aes_accel_0 - G:\work\dcc_v5\system.mhs line 218 -
Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - G:\work\dcc_v5\system.mhs line 242 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - G:\work\dcc_v5\system.mhs line 96 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:microblaze_0 - G:\work\dcc_v5\system.mhs line 39 - Running XST
synthesis
INSTANCE:mb_plb - G:\work\dcc_v5\system.mhs line 57 - Running XST synthesis
INSTANCE:ilmb - G:\work\dcc_v5\system.mhs line 64 - Running XST synthesis
INSTANCE:dlmb - G:\work\dcc_v5\system.mhs line 71 - Running XST synthesis
INSTANCE:dlmb_cntlr - G:\work\dcc_v5\system.mhs line 78 - Running XST synthesis
INSTANCE:ilmb_cntlr - G:\work\dcc_v5\system.mhs line 87 - Running XST synthesis
INSTANCE:lmb_bram - G:\work\dcc_v5\system.mhs line 96 - Running XST synthesis
INSTANCE:rs232_uart_1 - G:\work\dcc_v5\system.mhs line 103 - Running XST
synthesis
INSTANCE:ddr2_sdram - G:\work\dcc_v5\system.mhs line 118 - Running XST synthesis
INSTANCE:clock_generator_0 - G:\work\dcc_v5\system.mhs line 159 - Running XST
synthesis
INSTANCE:debug_module - G:\work\dcc_v5\system.mhs line 184 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 - G:\work\dcc_v5\system.mhs line 197 - Running XST
synthesis
INSTANCE:aes_accel_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs line 210 -
Running XST synthesis
INSTANCE:microblaze_0_to_aes_accel_0 - G:\work\dcc_v5\system.mhs line 226 -
Running XST synthesis
INSTANCE:tlb_bram_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs line 234 -
Running XST synthesis
INSTANCE:microblaze_0_to_tlb_bram_0 - G:\work\dcc_v5\system.mhs line 250 -
Running XST synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 - G:\work\dcc_v5\system.mhs
line 103 - Running NGCBUILD
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram - G:\work\dcc_v5\system.mhs line
118 - Running NGCBUILD
IPNAME:aes_accel_0_to_microblaze_0_wrapper INSTANCE:aes_accel_0_to_microblaze_0
- G:\work\dcc_v5\system.mhs line 210 - Running NGCBUILD
IPNAME:microblaze_0_to_aes_accel_0_wrapper INSTANCE:microblaze_0_to_aes_accel_0
- G:\work\dcc_v5\system.mhs line 226 - Running NGCBUILD
IPNAME:tlb_bram_0_to_microblaze_0_wrapper INSTANCE:tlb_bram_0_to_microblaze_0 -
G:\work\dcc_v5\system.mhs line 234 - Running NGCBUILD
IPNAME:microblaze_0_to_tlb_bram_0_wrapper INSTANCE:microblaze_0_to_tlb_bram_0 -
G:\work\dcc_v5\system.mhs line 250 - Running NGCBUILD

Rebuilding cache ...

Total run time: 1336.00 seconds
