Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 29 01:31:26 2024
| Host         : Ingusto running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file safe_box_top_timing_summary_routed.rpt -pb safe_box_top_timing_summary_routed.pb -rpx safe_box_top_timing_summary_routed.rpx -warn_on_violation
| Design       : safe_box_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.759        0.000                      0                  511        0.092        0.000                      0                  511        4.500        0.000                       0                   343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.759        0.000                      0                  511        0.092        0.000                      0                  511        4.500        0.000                       0                   343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.751ns  (logic 0.824ns (21.969%)  route 2.927ns (78.031%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 10.132 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.611    10.132    lcd/lcd/CLK
    SLICE_X58Y71         FDCE                                         r  lcd/lcd/count_usec_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.459    10.591 f  lcd/lcd/count_usec_reg[0]/Q
                         net (fo=2, routed)           1.001    11.592    lcd/lcd/count_usec_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.716 r  lcd/lcd/next_state[5]_i_5/O
                         net (fo=1, routed)           0.826    12.542    lcd/lcd/next_state[5]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.547    13.212    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.117    13.329 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.553    13.883    lcd/lcd/data
    SLICE_X59Y75         FDCE                                         r  lcd/lcd/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.491    14.832    lcd/lcd/CLK
    SLICE_X59Y75         FDCE                                         r  lcd/lcd/data_reg[4]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X59Y75         FDCE (Setup_fdce_C_CE)      -0.413    14.642    lcd/lcd/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.726ns  (logic 0.824ns (22.115%)  route 2.902ns (77.885%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 10.132 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.611    10.132    lcd/lcd/CLK
    SLICE_X58Y71         FDCE                                         r  lcd/lcd/count_usec_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.459    10.591 f  lcd/lcd/count_usec_reg[0]/Q
                         net (fo=2, routed)           1.001    11.592    lcd/lcd/count_usec_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.716 r  lcd/lcd/next_state[5]_i_5/O
                         net (fo=1, routed)           0.826    12.542    lcd/lcd/next_state[5]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.547    13.212    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.117    13.329 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.528    13.858    lcd/lcd/data
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492    14.833    lcd/lcd/CLK
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[2]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X63Y74         FDCE (Setup_fdce_C_CE)      -0.413    14.643    lcd/lcd/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.726ns  (logic 0.824ns (22.115%)  route 2.902ns (77.885%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 10.132 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.611    10.132    lcd/lcd/CLK
    SLICE_X58Y71         FDCE                                         r  lcd/lcd/count_usec_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.459    10.591 f  lcd/lcd/count_usec_reg[0]/Q
                         net (fo=2, routed)           1.001    11.592    lcd/lcd/count_usec_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.716 r  lcd/lcd/next_state[5]_i_5/O
                         net (fo=1, routed)           0.826    12.542    lcd/lcd/next_state[5]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.547    13.212    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.117    13.329 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.528    13.858    lcd/lcd/data
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492    14.833    lcd/lcd/CLK
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[3]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X63Y74         FDCE (Setup_fdce_C_CE)      -0.413    14.643    lcd/lcd/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.726ns  (logic 0.824ns (22.115%)  route 2.902ns (77.885%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 10.132 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.611    10.132    lcd/lcd/CLK
    SLICE_X58Y71         FDCE                                         r  lcd/lcd/count_usec_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.459    10.591 f  lcd/lcd/count_usec_reg[0]/Q
                         net (fo=2, routed)           1.001    11.592    lcd/lcd/count_usec_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.716 r  lcd/lcd/next_state[5]_i_5/O
                         net (fo=1, routed)           0.826    12.542    lcd/lcd/next_state[5]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.547    13.212    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.117    13.329 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.528    13.858    lcd/lcd/data
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492    14.833    lcd/lcd/CLK
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[5]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X63Y74         FDCE (Setup_fdce_C_CE)      -0.413    14.643    lcd/lcd/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.726ns  (logic 0.824ns (22.115%)  route 2.902ns (77.885%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 10.132 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.611    10.132    lcd/lcd/CLK
    SLICE_X58Y71         FDCE                                         r  lcd/lcd/count_usec_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.459    10.591 f  lcd/lcd/count_usec_reg[0]/Q
                         net (fo=2, routed)           1.001    11.592    lcd/lcd/count_usec_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.716 r  lcd/lcd/next_state[5]_i_5/O
                         net (fo=1, routed)           0.826    12.542    lcd/lcd/next_state[5]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.547    13.212    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.117    13.329 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.528    13.858    lcd/lcd/data
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492    14.833    lcd/lcd/CLK
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[6]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X63Y74         FDCE (Setup_fdce_C_CE)      -0.413    14.643    lcd/lcd/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.726ns  (logic 0.824ns (22.115%)  route 2.902ns (77.885%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 10.132 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.611    10.132    lcd/lcd/CLK
    SLICE_X58Y71         FDCE                                         r  lcd/lcd/count_usec_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.459    10.591 f  lcd/lcd/count_usec_reg[0]/Q
                         net (fo=2, routed)           1.001    11.592    lcd/lcd/count_usec_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.716 r  lcd/lcd/next_state[5]_i_5/O
                         net (fo=1, routed)           0.826    12.542    lcd/lcd/next_state[5]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.547    13.212    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.117    13.329 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.528    13.858    lcd/lcd/data
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492    14.833    lcd/lcd/CLK
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[7]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X63Y74         FDCE (Setup_fdce_C_CE)      -0.413    14.643    lcd/lcd/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_state_7_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.176ns  (logic 1.615ns (38.669%)  route 2.561ns (61.331%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.626    10.147    clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.484    10.631 f  count_reg[1]/Q
                         net (fo=9, routed)           0.869    11.500    count[1]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.321    11.821 r  FSM_sequential_state[2]_i_6/O
                         net (fo=8, routed)           0.655    12.476    keypad/FSM_sequential_state_reg[1]_4
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.328    12.804 r  keypad/led_pw_push_i_4/O
                         net (fo=6, routed)           0.611    13.416    keypad/key_value_reg[3]_1
    SLICE_X62Y58         LUT5 (Prop_lut5_I0_O)        0.150    13.566 r  keypad/go_state_7_i_2/O
                         net (fo=1, routed)           0.426    13.991    ed/go_state_7_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.332    14.323 r  ed/go_state_7_i_1/O
                         net (fo=1, routed)           0.000    14.323    ed_n_9
    SLICE_X62Y57         FDCE                                         r  go_state_7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  go_state_7_reg/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y57         FDCE (Setup_fdce_C_D)        0.029    15.115    go_state_7_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.592ns  (logic 0.824ns (22.943%)  route 2.768ns (77.057%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 10.132 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.611    10.132    lcd/lcd/CLK
    SLICE_X58Y71         FDCE                                         r  lcd/lcd/count_usec_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.459    10.591 f  lcd/lcd/count_usec_reg[0]/Q
                         net (fo=2, routed)           1.001    11.592    lcd/lcd/count_usec_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.716 r  lcd/lcd/next_state[5]_i_5/O
                         net (fo=1, routed)           0.826    12.542    lcd/lcd/next_state[5]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.547    13.212    lcd/lcd/next_state[5]_i_2_n_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.117    13.329 r  lcd/lcd/data[7]_i_1/O
                         net (fo=7, routed)           0.394    13.723    lcd/lcd/data
    SLICE_X61Y75         FDCE                                         r  lcd/lcd/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.491    14.832    lcd/lcd/CLK
    SLICE_X61Y75         FDCE                                         r  lcd/lcd/data_reg[0]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y75         FDCE (Setup_fdce_C_CE)      -0.413    14.642    lcd/lcd/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.007ns  (logic 1.381ns (34.466%)  route 2.626ns (65.534%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.626    10.147    clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.484    10.631 f  count_reg[1]/Q
                         net (fo=9, routed)           0.869    11.500    count[1]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.321    11.821 r  FSM_sequential_state[2]_i_6/O
                         net (fo=8, routed)           0.655    12.476    keypad/FSM_sequential_state_reg[1]_4
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.328    12.804 r  keypad/led_pw_push_i_4/O
                         net (fo=6, routed)           0.611    13.416    keypad/key_value_reg[3]_1
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.124    13.540 r  keypad/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.490    14.030    keypad/FSM_sequential_state[0]_i_3_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I1_O)        0.124    14.154 r  keypad/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.154    keypad_n_4
    SLICE_X62Y60         FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X62Y60         FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y60         FDCE (Setup_fdce_C_D)        0.031    15.116    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 lcd/lcd/count_usec_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.785ns  (logic 0.831ns (21.956%)  route 2.954ns (78.044%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 10.132 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.611    10.132    lcd/lcd/CLK
    SLICE_X58Y71         FDCE                                         r  lcd/lcd/count_usec_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.459    10.591 r  lcd/lcd/count_usec_reg[0]/Q
                         net (fo=2, routed)           1.001    11.592    lcd/lcd/count_usec_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    11.716 f  lcd/lcd/next_state[5]_i_5/O
                         net (fo=1, routed)           0.826    12.542    lcd/lcd/next_state[5]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.666 f  lcd/lcd/next_state[5]_i_2/O
                         net (fo=4, routed)           0.547    13.212    lcd/lcd/SCL_P_N/busy_reg
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124    13.336 r  lcd/lcd/SCL_P_N/next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.580    13.917    lcd/lcd/next_state_0
    SLICE_X60Y74         FDPE                                         r  lcd/lcd/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.491    14.832    lcd/lcd/CLK
    SLICE_X60Y74         FDPE                                         r  lcd/lcd/next_state_reg[0]/C
                         clock pessimism              0.272    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y74         FDPE (Setup_fdpe_C_CE)      -0.169    14.900    lcd/lcd/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fnd/rc/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.192ns (41.113%)  route 0.275ns (58.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.596     1.479    fnd/rc/CLK
    SLICE_X65Y49         FDCE                                         r  fnd/rc/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 f  fnd/rc/com_reg[0]/Q
                         net (fo=8, routed)           0.275     1.895    fnd/rc/Q[0]
    SLICE_X65Y55         LUT4 (Prop_lut4_I2_O)        0.051     1.946 r  fnd/rc/hex_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.946    fnd/hex_value[3]
    SLICE_X65Y55         FDRE                                         r  fnd/hex_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.863     1.991    fnd/CLK
    SLICE_X65Y55         FDRE                                         r  fnd/hex_value_reg[3]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.107     1.854    fnd/hex_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fnd/rc/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.347%)  route 0.275ns (59.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.596     1.479    fnd/rc/CLK
    SLICE_X65Y49         FDCE                                         r  fnd/rc/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 f  fnd/rc/com_reg[0]/Q
                         net (fo=8, routed)           0.275     1.895    fnd/rc/Q[0]
    SLICE_X65Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.940 r  fnd/rc/hex_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    fnd/hex_value[1]
    SLICE_X65Y55         FDRE                                         r  fnd/hex_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.863     1.991    fnd/CLK
    SLICE_X65Y55         FDRE                                         r  fnd/hex_value_reg[1]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.092     1.839    fnd/hex_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ed_clk/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ed_clk/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.068%)  route 0.124ns (45.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.591     6.474    ed_clk/CLK
    SLICE_X61Y57         FDCE                                         r  ed_clk/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  ed_clk/ff_cur_reg/Q
                         net (fo=5, routed)           0.124     6.744    ed_clk/p_0_in[1]
    SLICE_X63Y56         FDCE                                         r  ed_clk/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.863     6.991    ed_clk/CLK
    SLICE_X63Y56         FDCE                                         r  ed_clk/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.513    
    SLICE_X63Y56         FDCE (Hold_fdce_C_D)         0.077     6.590    ed_clk/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 lcd/send_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.761%)  route 0.110ns (37.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.580     1.463    lcd/CLK
    SLICE_X61Y73         FDRE                                         r  lcd/send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  lcd/send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.110     1.715    lcd/lcd/data_reg[7]_0[1]
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.760 r  lcd/lcd/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.760    lcd/lcd/data0_in[5]
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.847     1.975    lcd/lcd/CLK
    SLICE_X63Y74         FDCE                                         r  lcd/lcd/data_reg[5]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.092     1.589    lcd/lcd/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_ms/ed2/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_ms/ed2/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.783%)  route 0.125ns (46.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.591     6.474    clk_ms/ed2/CLK
    SLICE_X59Y57         FDCE                                         r  clk_ms/ed2/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  clk_ms/ed2/ff_cur_reg/Q
                         net (fo=2, routed)           0.125     6.746    clk_ms/ed2/clk_s/ed1/p_0_in[1]
    SLICE_X59Y59         FDCE                                         r  clk_ms/ed2/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.860     6.988    clk_ms/ed2/CLK
    SLICE_X59Y59         FDCE                                         r  clk_ms/ed2/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.490    
    SLICE_X59Y59         FDCE (Hold_fdce_C_D)         0.082     6.572    clk_ms/ed2/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.746    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lcd/lcd/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/usec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.191ns (66.703%)  route 0.095ns (33.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 6.976 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.582     6.465    lcd/lcd/usec_clk/CLK
    SLICE_X58Y77         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDCE (Prop_fdce_C_Q)         0.146     6.611 r  lcd/lcd/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.095     6.707    lcd/lcd/usec_clk/ed1/Q[3]
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.045     6.752 r  lcd/lcd/usec_clk/ed1/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.752    lcd/lcd/usec_clk/ed1/ff_cur_i_1__1_n_0
    SLICE_X59Y77         FDCE                                         r  lcd/lcd/usec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.849     6.976    lcd/lcd/usec_clk/ed1/CLK
    SLICE_X59Y77         FDCE                                         r  lcd/lcd/usec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.478    
    SLICE_X59Y77         FDCE (Hold_fdce_C_D)         0.099     6.577    lcd/lcd/usec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.752    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 lcd/lcd/nolabel_line526/SCL_P_N/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/SCL_P_N/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.046%)  route 0.124ns (45.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 6.976 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.583     6.466    lcd/lcd/nolabel_line526/SCL_P_N/CLK
    SLICE_X63Y77         FDCE                                         r  lcd/lcd/nolabel_line526/SCL_P_N/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.146     6.612 r  lcd/lcd/nolabel_line526/SCL_P_N/ff_cur_reg/Q
                         net (fo=6, routed)           0.124     6.736    lcd/lcd/nolabel_line526/SCL_P_N/p_0_in[1]
    SLICE_X63Y76         FDCE                                         r  lcd/lcd/nolabel_line526/SCL_P_N/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.848     6.976    lcd/lcd/nolabel_line526/SCL_P_N/CLK
    SLICE_X63Y76         FDCE                                         r  lcd/lcd/nolabel_line526/SCL_P_N/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.477    
    SLICE_X63Y76         FDCE (Hold_fdce_C_D)         0.077     6.554    lcd/lcd/nolabel_line526/SCL_P_N/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.554    
                         arrival time                           6.736    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 close_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smmt/duty_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.760%)  route 0.136ns (42.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X62Y58         FDPE                                         r  close_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  close_reg/Q
                         net (fo=6, routed)           0.136     1.752    smmt/close_OBUF
    SLICE_X64Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  smmt/duty[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    smmt/duty[4]_i_1_n_0
    SLICE_X64Y58         FDCE                                         r  smmt/duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.862     1.990    smmt/CLK
    SLICE_X64Y58         FDCE                                         r  smmt/duty_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y58         FDCE (Hold_fdce_C_D)         0.121     1.612    smmt/duty_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk_s/ed2/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ed_clk/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.591     6.474    clk_s/ed2/CLK
    SLICE_X61Y57         FDCE                                         r  clk_s/ed2/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDCE (Prop_fdce_C_Q)         0.133     6.607 r  clk_s/ed2/ff_old_reg/Q
                         net (fo=1, routed)           0.054     6.662    clk_s/ed2/p_0_in[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.099     6.761 r  clk_s/ed2/ff_cur_i_1__5/O
                         net (fo=1, routed)           0.000     6.761    ed_clk/ff_cur_reg_0
    SLICE_X61Y57         FDCE                                         r  ed_clk/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.860     6.988    ed_clk/CLK
    SLICE_X61Y57         FDCE                                         r  ed_clk/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.474    
    SLICE_X61Y57         FDCE (Hold_fdce_C_D)         0.098     6.572    ed_clk/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.761    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 lcd/microsec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/microsec_clk/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.194ns (59.844%)  route 0.130ns (40.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.589     6.472    lcd/microsec_clk/CLK
    SLICE_X63Y65         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.146     6.618 r  lcd/microsec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.130     6.748    lcd/microsec_clk/cnt_sysclk_reg[0]
    SLICE_X62Y65         LUT5 (Prop_lut5_I1_O)        0.048     6.796 r  lcd/microsec_clk/cnt_sysclk[3]_i_1/O
                         net (fo=1, routed)           0.000     6.796    lcd/microsec_clk/p_0_in__0[3]
    SLICE_X62Y65         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.857     6.985    lcd/microsec_clk/CLK
    SLICE_X62Y65         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.485    
    SLICE_X62Y65         FDCE (Hold_fdce_C_D)         0.114     6.599    lcd/microsec_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           6.796    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y59   ERROR_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y59   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y45   clk_us/cnt_sysclk_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y45   clk_us/cnt_sysclk_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y45   clk_us/ed1/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y55   clk_us/ed1/ff_old_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y58   close_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y59   ERROR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   keypad/clk_div_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   keypad/clk_div_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   keypad/clk_div_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y59   keypad/clk_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y59   keypad/clk_div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y59   keypad/clk_div_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   led_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y59   keypad/clk_div_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60   keypad/clk_div_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   smmt/pwm_b/count_duty_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   smmt/pwm_b/count_duty_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   smmt/pwm_b/count_duty_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   smmt/pwm_b/count_duty_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   smmt/pwm_b/count_duty_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   smmt/pwm_b/count_duty_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   smmt/pwm_b/count_duty_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   smmt/pwm_b/count_duty_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   smmt/pwm_b/count_duty_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   smmt/pwm_b/count_duty_reg[26]/C



