// Seed: 4230765727
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output tri1 id_2;
  output wire id_1;
  wire id_4;
  ;
  wire [-1 : 1 'd0] id_5;
  assign id_4 = id_5;
  logic [7:0] id_6;
  assign id_2 = -1 ? 1 : 'b0;
  wire id_7;
  assign id_2 = id_4 ? 1 : -1'h0;
  wire id_8;
  always @(id_7 or -1) begin : LABEL_0
    id_6[-1] = -1;
  end
  always @(*) #1;
  assign id_6 = id_3;
  wire id_9;
  assign id_8 = id_3;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3
    , id_6,
    output uwire id_4
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
