<profile>

<section name = "Vivado HLS Report for 'StreamingDataWidthCo_1'" level="0">
<item name = "Date">Thu May  7 18:41:04 2020
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">lfcW1A1-pynqZ1-Z2</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.96, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 88</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 117</column>
<column name="Register">-, -, 150, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_131_p2">+, 0, 0, 32, 32, 1</column>
<column name="t_fu_122_p2">+, 0, 0, 32, 32, 1</column>
<column name="exitcond_i_fu_117_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_i_fu_137_p2">icmp, 0, 0, 11, 32, 3</column>
<column name="ap_condition_79">or, 0, 0, 1, 1, 1</column>
<column name="ap_condition_90">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="i_1_fu_52">32, 2, 32, 64</column>
<column name="in_V_V_blk_n">1, 2, 1, 2</column>
<column name="numReps_blk_n">1, 2, 1, 2</column>
<column name="numReps_out_blk_n">1, 2, 1, 2</column>
<column name="out_V_V_blk_n">1, 2, 1, 2</column>
<column name="r_V_reg_83">48, 2, 48, 96</column>
<column name="t_i_reg_95">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_i_reg_187">1, 0, 1, 0</column>
<column name="i_1_fu_52">32, 0, 32, 0</column>
<column name="r_V_reg_83">48, 0, 48, 0</column>
<column name="t_i_reg_95">32, 0, 32, 0</column>
<column name="tmp_i_reg_196">1, 0, 1, 0</column>
<column name="tmp_reg_182">30, 0, 32, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="in_V_V_dout">in, 16, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 64, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="numReps_dout">in, 32, ap_fifo, numReps, pointer</column>
<column name="numReps_empty_n">in, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_read">out, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_out_din">out, 32, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_full_n">in, 1, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_write">out, 1, ap_fifo, numReps_out, pointer</column>
</table>
</item>
</section>
</profile>
