   1               		.file	"tc_megarf.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.text
   9               	.Ltext0:
  10               		.cfi_sections	.debug_frame
  12               	cpu_irq_save:
  13               	.LFB5:
  14               		.file 1 "../../../platform/common/utils/interrupt/interrupt_avr8.h"
   1:../../../platform/common/utils/interrupt/interrupt_avr8.h **** /**
   2:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \file
   3:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
   4:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \brief Global interrupt management for 8-bit AVR
   5:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
   6:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * Copyright (C) 2010-2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
   8:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \asf_license_start
   9:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  10:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \page License
  11:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  12:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  15:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  18:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  22:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  25:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  28:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  40:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \asf_license_stop
  41:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  42:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  */
  43:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #ifndef UTILS_INTERRUPT_INTERRUPT_H
  44:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #define UTILS_INTERRUPT_INTERRUPT_H
  45:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  46:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #include <compiler.h>
  47:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #include <parts.h>
  48:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  49:../../../platform/common/utils/interrupt/interrupt_avr8.h **** /**
  50:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \weakgroup interrupt_group
  51:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  52:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * @{
  53:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  */
  54:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  55:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #ifdef ISR_CUSTOM_H
  56:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  include ISR_CUSTOM_H
  57:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #else
  58:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  59:../../../platform/common/utils/interrupt/interrupt_avr8.h **** /**
  60:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \def ISR
  61:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \brief Define service routine for specified interrupt vector
  62:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  63:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * Usage:
  64:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \code
  65:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * ISR(FOO_vect)
  66:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * {
  67:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *     ...
  68:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * }
  69:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \endcode
  70:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  71:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \param vect Interrupt vector name as found in the device header files.
  72:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  */
  73:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #if defined(__DOXYGEN__)
  74:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define ISR(vect)
  75:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #elif defined(__GNUC__)
  76:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  include <avr/interrupt.h>
  77:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #elif defined(__ICCAVR__)
  78:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define __ISR(x) _Pragma(#x)
  79:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define ISR(vect) __ISR(vector=vect) __interrupt void handler_##vect(void)
  80:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #endif
  81:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #endif // ISR_CUSTOM_H
  82:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  83:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #if XMEGA
  84:../../../platform/common/utils/interrupt/interrupt_avr8.h **** /**
  85:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \brief Initialize interrupt vectors
  86:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * Enables all interrupt levels, with vectors located in the application section
  87:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * and fixed priority scheduling.
  88:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  */
  89:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #define irq_initialize_vectors() \
  90:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	PMIC.CTRL = PMIC_LOLVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_HILVLEN_bm;
  91:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #endif
  92:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  93:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #ifdef __GNUC__
  94:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define cpu_irq_enable()     sei()
  95:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define cpu_irq_disable()    cli()
  96:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #else
  97:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define cpu_irq_enable()     __enable_interrupt()
  98:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define cpu_irq_disable()    __disable_interrupt()
  99:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #endif
 100:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
 101:../../../platform/common/utils/interrupt/interrupt_avr8.h **** typedef uint8_t irqflags_t;
 102:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
 103:../../../platform/common/utils/interrupt/interrupt_avr8.h **** static inline irqflags_t cpu_irq_save(void)
 104:../../../platform/common/utils/interrupt/interrupt_avr8.h **** {
  15               		.loc 1 104 0
  16               		.cfi_startproc
  17 0000 CF93      		push r28
  18               	.LCFI0:
  19               		.cfi_def_cfa_offset 3
  20               		.cfi_offset 28, -2
  21 0002 DF93      		push r29
  22               	.LCFI1:
  23               		.cfi_def_cfa_offset 4
  24               		.cfi_offset 29, -3
  25 0004 1F92      		push __zero_reg__
  26               	.LCFI2:
  27               		.cfi_def_cfa_offset 5
  28 0006 CDB7      		in r28,__SP_L__
  29 0008 DEB7      		in r29,__SP_H__
  30               	.LCFI3:
  31               		.cfi_def_cfa_register 28
  32               	/* prologue: function */
  33               	/* frame size = 1 */
  34               	/* stack size = 3 */
  35               	.L__stack_usage = 3
 105:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	irqflags_t flags = SREG;
  36               		.loc 1 105 0
  37 000a 8FE5      		ldi r24,lo8(95)
  38 000c 90E0      		ldi r25,0
  39 000e FC01      		movw r30,r24
  40 0010 8081      		ld r24,Z
  41 0012 8983      		std Y+1,r24
 106:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	cpu_irq_disable();
  42               		.loc 1 106 0
  43               	/* #APP */
  44               	 ;  106 "../../../platform/common/utils/interrupt/interrupt_avr8.h" 1
  45 0014 F894      		cli
  46               	 ;  0 "" 2
 107:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	return flags;
  47               		.loc 1 107 0
  48               	/* #NOAPP */
  49 0016 8981      		ldd r24,Y+1
  50               	/* epilogue start */
 108:../../../platform/common/utils/interrupt/interrupt_avr8.h **** }
  51               		.loc 1 108 0
  52 0018 0F90      		pop __tmp_reg__
  53 001a DF91      		pop r29
  54 001c CF91      		pop r28
  55 001e 0895      		ret
  56               		.cfi_endproc
  57               	.LFE5:
  60               	cpu_irq_restore:
  61               	.LFB6:
 109:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
 110:../../../platform/common/utils/interrupt/interrupt_avr8.h **** static inline void cpu_irq_restore(irqflags_t flags)
 111:../../../platform/common/utils/interrupt/interrupt_avr8.h **** {
  62               		.loc 1 111 0
  63               		.cfi_startproc
  64 0020 CF93      		push r28
  65               	.LCFI4:
  66               		.cfi_def_cfa_offset 3
  67               		.cfi_offset 28, -2
  68 0022 DF93      		push r29
  69               	.LCFI5:
  70               		.cfi_def_cfa_offset 4
  71               		.cfi_offset 29, -3
  72 0024 1F92      		push __zero_reg__
  73               	.LCFI6:
  74               		.cfi_def_cfa_offset 5
  75 0026 CDB7      		in r28,__SP_L__
  76 0028 DEB7      		in r29,__SP_H__
  77               	.LCFI7:
  78               		.cfi_def_cfa_register 28
  79               	/* prologue: function */
  80               	/* frame size = 1 */
  81               	/* stack size = 3 */
  82               	.L__stack_usage = 3
  83 002a 8983      		std Y+1,r24
 112:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	barrier();
  84               		.loc 1 112 0
 113:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	SREG = flags;
  85               		.loc 1 113 0
  86 002c 8FE5      		ldi r24,lo8(95)
  87 002e 90E0      		ldi r25,0
  88 0030 2981      		ldd r18,Y+1
  89 0032 FC01      		movw r30,r24
  90 0034 2083      		st Z,r18
 114:../../../platform/common/utils/interrupt/interrupt_avr8.h **** }
  91               		.loc 1 114 0
  92 0036 0000      		nop
  93               	/* epilogue start */
  94 0038 0F90      		pop __tmp_reg__
  95 003a DF91      		pop r29
  96 003c CF91      		pop r28
  97 003e 0895      		ret
  98               		.cfi_endproc
  99               	.LFE6:
 102               	sysclk_enable_peripheral_clock:
 103               	.LFB90:
 104               		.file 2 "../../../platform/common/services/clock/mega/sysclk.h"
   1:../../../platform/common/services/clock/mega/sysclk.h **** /**
   2:../../../platform/common/services/clock/mega/sysclk.h ****  * \file
   3:../../../platform/common/services/clock/mega/sysclk.h ****  *
   4:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Chip-specific system clock management functions
   5:../../../platform/common/services/clock/mega/sysclk.h ****  *
   6:../../../platform/common/services/clock/mega/sysclk.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/mega/sysclk.h ****  *
   8:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/mega/sysclk.h ****  *
  10:../../../platform/common/services/clock/mega/sysclk.h ****  * \page License
  11:../../../platform/common/services/clock/mega/sysclk.h ****  *
  12:../../../platform/common/services/clock/mega/sysclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/mega/sysclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/mega/sysclk.h ****  *
  15:../../../platform/common/services/clock/mega/sysclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/mega/sysclk.h ****  *
  18:../../../platform/common/services/clock/mega/sysclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/mega/sysclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/mega/sysclk.h ****  *
  22:../../../platform/common/services/clock/mega/sysclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/mega/sysclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/mega/sysclk.h ****  *
  25:../../../platform/common/services/clock/mega/sysclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/mega/sysclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/mega/sysclk.h ****  *
  28:../../../platform/common/services/clock/mega/sysclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/mega/sysclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/mega/sysclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/mega/sysclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/mega/sysclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/mega/sysclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/mega/sysclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/mega/sysclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/mega/sysclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/mega/sysclk.h ****  *
  40:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/mega/sysclk.h ****  *
  42:../../../platform/common/services/clock/mega/sysclk.h ****  */
  43:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef MEGA_SYSCLK_H_INCLUDED
  44:../../../platform/common/services/clock/mega/sysclk.h **** #define MEGA_SYSCLK_H_INCLUDED
  45:../../../platform/common/services/clock/mega/sysclk.h **** 
  46:../../../platform/common/services/clock/mega/sysclk.h **** #include <board.h>
  47:../../../platform/common/services/clock/mega/sysclk.h **** #include <compiler.h>
  48:../../../platform/common/services/clock/mega/sysclk.h **** #include <parts.h>
  49:../../../platform/common/services/clock/mega/sysclk.h **** 
  50:../../../platform/common/services/clock/mega/sysclk.h **** /* Include clock configuration for the project. */
  51:../../../platform/common/services/clock/mega/sysclk.h **** #include <conf_clock.h>
  52:../../../platform/common/services/clock/mega/sysclk.h **** 
  53:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef __cplusplus
  54:../../../platform/common/services/clock/mega/sysclk.h **** extern "C" {
  55:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  56:../../../platform/common/services/clock/mega/sysclk.h **** #define ASM __asm__
  57:../../../platform/common/services/clock/mega/sysclk.h **** 
  58:../../../platform/common/services/clock/mega/sysclk.h **** /* CONFIG_SYSCLK_PSDIV  to use default if not defined*/
  59:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef CONFIG_SYSCLK_PSDIV
  60:../../../platform/common/services/clock/mega/sysclk.h **** # define CONFIG_SYSCLK_PSDIV    SYSCLK_PSDIV_8
  61:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  62:../../../platform/common/services/clock/mega/sysclk.h **** 
  63:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Prescaler Setting (relative to CLKsys) */
  64:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
  65:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_1      0   /* !< Do not prescale */
  66:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_2      1   /* !< Prescale CLKper4 by 2 */
  67:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_4      2   /* !< Prescale CLKper4 by 4 */
  68:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_8      3   /* !< Prescale CLKper4 by 8 */
  69:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_16     4   /* !< Prescale CLKper4 by 16 */
  70:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_32     5   /* !< Prescale CLKper4 by 32 */
  71:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_64     6   /* !< Prescale CLKper4 by 64 */
  72:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_128    7   /* !< Prescale CLKper4 by 128 */
  73:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_256    8   /* !< Prescale CLKper4 by 256 */
  74:../../../platform/common/services/clock/mega/sysclk.h **** 
  75:../../../platform/common/services/clock/mega/sysclk.h **** /* @} */
  76:../../../platform/common/services/clock/mega/sysclk.h **** 
  77:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX0_1 || MEGA_XX4 || MEGA_XX4_A
  78:../../../platform/common/services/clock/mega/sysclk.h **** 
  79:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       2
  80:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  81:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR0
  82:../../../platform/common/services/clock/mega/sysclk.h **** 
  83:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
  84:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
  85:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR0 */
  86:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX4 || !MEGA_XX4_A || MEGA_XX0_1
  87:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG1,     /* !< Devices on PRR1 */
  88:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  89:../../../platform/common/services/clock/mega/sysclk.h **** };
  90:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  91:../../../platform/common/services/clock/mega/sysclk.h **** 
  92:../../../platform/common/services/clock/mega/sysclk.h **** /****************************************************
  93:../../../platform/common/services/clock/mega/sysclk.h ****  * Given a dummy type but not used for these groups
  94:../../../platform/common/services/clock/mega/sysclk.h ****  * to support for otherthen megaRF device.
  95:../../../platform/common/services/clock/mega/sysclk.h ****  **************************************************/
  96:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX8 || MEGA_XX8_A || MEGA_UNSPECIFIED
  97:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       1
  98:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  99:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR
 100:../../../platform/common/services/clock/mega/sysclk.h **** 
 101:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
 102:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
 103:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR */
 104:../../../platform/common/services/clock/mega/sysclk.h **** };
 105:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 106:../../../platform/common/services/clock/mega/sysclk.h **** 
 107:../../../platform/common/services/clock/mega/sysclk.h **** /* Bit mask for the power reduction register based on */
 108:../../../platform/common/services/clock/mega/sysclk.h **** /*   MCU ARCH.                                        */
 109:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 110:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for PRR2 */
 111:../../../platform/common/services/clock/mega/sysclk.h **** 
 112:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM0_bm                       1 << PRRAM0
 113:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM1_bm                       1 << PRRAM1
 114:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM2_bm                       1 << PRRAM2
 115:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM3_bm                       1 << PRRAM3
 116:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 117:../../../platform/common/services/clock/mega/sysclk.h **** 
 118:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for the power reduction 0 or PRR*/
 119:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN0
 120:../../../platform/common/services/clock/mega/sysclk.h **** #define PRADC_bm                        1 << PRADC
 121:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART0_bm                     1 << PRUSART0
 122:../../../platform/common/services/clock/mega/sysclk.h **** #define PRSPI_bm                        1 << PRSPI
 123:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM1_bm                       1 << PRTIM1
 124:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 125:../../../platform/common/services/clock/mega/sysclk.h **** 
 126:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 127:../../../platform/common/services/clock/mega/sysclk.h **** #define PRPGA_bm                        1 << PRPGA
 128:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 129:../../../platform/common/services/clock/mega/sysclk.h **** 
 130:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 131:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM0_bm                       1 << PRTIM0
 132:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM2_bm                       1 << PRTIM2
 133:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTWI_bm                        1 << PRTWI
 134:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 135:../../../platform/common/services/clock/mega/sysclk.h **** 
 136:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 137:../../../platform/common/services/clock/mega/sysclk.h **** #define PRLCD_bm                        1 << PRLCD
 138:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 139:../../../platform/common/services/clock/mega/sysclk.h **** 
 140:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for  PRR1  */
 141:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef PRR1
 142:../../../platform/common/services/clock/mega/sysclk.h **** #if (MEGA_XX4 || MEGA_XX4_A)
 143:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 144:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 145:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 146:../../../platform/common/services/clock/mega/sysclk.h **** 
 147:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX4 || MEGA_XX4_A
 148:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART1_bm                     1 << PRUSART1
 149:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART2_bm                     1 << PRUSART2
 150:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART3_bm                     1 << PRUSART3
 151:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 152:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM4_bm                       1 << PRTIM4
 153:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM5_bm                       1 << PRTIM5
 154:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 155:../../../platform/common/services/clock/mega/sysclk.h **** 
 156:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 157:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTRX24_bm                      1 << PRTRX24
 158:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 159:../../../platform/common/services/clock/mega/sysclk.h **** 
 160:../../../platform/common/services/clock/mega/sysclk.h **** /**
 161:../../../platform/common/services/clock/mega/sysclk.h ****  * \name Querying the system clock and its derived clocks
 162:../../../platform/common/services/clock/mega/sysclk.h ****  */
 163:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
 164:../../../platform/common/services/clock/mega/sysclk.h **** 
 165:../../../platform/common/services/clock/mega/sysclk.h **** /**
 166:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the main system clock
 167:../../../platform/common/services/clock/mega/sysclk.h ****  * To know the clock value at what frequency the main clock is running
 168:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the main system clock, in Hz.
 169:../../../platform/common/services/clock/mega/sysclk.h ****  * \todo : please initialize the SYSCLK_SOURCE in conf_clock.h file for
 170:../../../platform/common/services/clock/mega/sysclk.h ****  * configured source clock using fuses.
 171:../../../platform/common/services/clock/mega/sysclk.h ****  * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 172:../../../platform/common/services/clock/mega/sysclk.h ****  * oscillator for clock source.
 173:../../../platform/common/services/clock/mega/sysclk.h ****  */
 174:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_main_hz(void)
 175:../../../platform/common/services/clock/mega/sysclk.h **** {
 176:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (SYSCLK_SOURCE) {
 177:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC16MHZ:
 178:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
 179:../../../platform/common/services/clock/mega/sysclk.h **** 
 180:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC128KHZ:
 181:../../../platform/common/services/clock/mega/sysclk.h **** 		return 128000UL;
 182:../../../platform/common/services/clock/mega/sysclk.h **** 
 183:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 184:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_TRS16MHZ:
 185:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
 186:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 187:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef BOARD_EXTERNAL_CLK
 188:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_EXTERNAL:
 189:../../../platform/common/services/clock/mega/sysclk.h **** 		return BOARD_EXTERNAL_CLK;
 190:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 191:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 192:../../../platform/common/services/clock/mega/sysclk.h **** 
 193:../../../platform/common/services/clock/mega/sysclk.h **** 		return 1000000UL;
 194:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 195:../../../platform/common/services/clock/mega/sysclk.h **** }
 196:../../../platform/common/services/clock/mega/sysclk.h **** 
 197:../../../platform/common/services/clock/mega/sysclk.h **** /**
 198:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of source clock in Hz.
 199:../../../platform/common/services/clock/mega/sysclk.h ****  *
 200:../../../platform/common/services/clock/mega/sysclk.h ****  * This clock always runs at the same rate as the CPU clock unless the divider
 201:../../../platform/common/services/clock/mega/sysclk.h ****  * is set.
 202:../../../platform/common/services/clock/mega/sysclk.h ****  *
 203:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the system clock, in Hz.
 204:../../../platform/common/services/clock/mega/sysclk.h ****  */
 205:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_source_clock_hz(void)
 206:../../../platform/common/services/clock/mega/sysclk.h **** {
 207:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (CONFIG_SYSCLK_PSDIV) {
 208:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_1: /* Fall through */
 209:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 210:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 211:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 212:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 213:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz();
 214:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 215:../../../platform/common/services/clock/mega/sysclk.h **** 
 216:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_2:
 217:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 218:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 219:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 220:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 221:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 222:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 223:../../../platform/common/services/clock/mega/sysclk.h **** 
 224:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_4:
 225:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 226:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 227:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 228:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 229:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 230:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 231:../../../platform/common/services/clock/mega/sysclk.h **** 
 232:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_8:
 233:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 234:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 235:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 236:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 237:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 238:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 239:../../../platform/common/services/clock/mega/sysclk.h **** 
 240:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_16:
 241:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 242:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 243:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 244:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 245:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 246:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 247:../../../platform/common/services/clock/mega/sysclk.h **** 
 248:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_32:
 249:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 250:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 251:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 252:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 253:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 254:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 255:../../../platform/common/services/clock/mega/sysclk.h **** 
 256:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_64:
 257:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 258:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 259:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 260:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 261:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 262:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 263:../../../platform/common/services/clock/mega/sysclk.h **** 
 264:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_128:
 265:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 266:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 267:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 268:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 269:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 270:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 271:../../../platform/common/services/clock/mega/sysclk.h **** 
 272:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_256:
 273:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 274:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 275:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 512;
 276:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 277:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 278:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 279:../../../platform/common/services/clock/mega/sysclk.h **** 
 280:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 281:../../../platform/common/services/clock/mega/sysclk.h **** 		/*Invalide case*/
 282:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 283:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 284:../../../platform/common/services/clock/mega/sysclk.h **** }
 285:../../../platform/common/services/clock/mega/sysclk.h **** 
 286:../../../platform/common/services/clock/mega/sysclk.h **** /**
 287:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the CPU clock.
 288:../../../platform/common/services/clock/mega/sysclk.h ****  *
 289:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the CPU clock, in Hz.
 290:../../../platform/common/services/clock/mega/sysclk.h ****  */
 291:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_cpu_hz(void)
 292:../../../platform/common/services/clock/mega/sysclk.h **** {
 293:../../../platform/common/services/clock/mega/sysclk.h **** 	return sysclk_get_source_clock_hz();
 294:../../../platform/common/services/clock/mega/sysclk.h **** }
 295:../../../platform/common/services/clock/mega/sysclk.h **** 
 296:../../../platform/common/services/clock/mega/sysclk.h **** /**
 297:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the clock from internal oscillator
 298:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the CPU clock, in Hz.
 299:../../../platform/common/services/clock/mega/sysclk.h ****  */
 300:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_rc_osc_hz(void)
 301:../../../platform/common/services/clock/mega/sysclk.h **** {
 302:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (CONFIG_SYSCLK_PSDIV) {
 303:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_1:
 304:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 305:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 306:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 307:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 308:../../../platform/common/services/clock/mega/sysclk.h **** 
 309:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_2:
 310:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 311:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 312:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 313:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 314:../../../platform/common/services/clock/mega/sysclk.h **** 
 315:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_4:
 316:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 317:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 318:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 319:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 320:../../../platform/common/services/clock/mega/sysclk.h **** 
 321:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_8:
 322:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 323:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 324:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 325:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 326:../../../platform/common/services/clock/mega/sysclk.h **** 
 327:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_16:
 328:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 329:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 330:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 331:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 332:../../../platform/common/services/clock/mega/sysclk.h **** 
 333:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_32:
 334:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 335:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 336:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 337:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 338:../../../platform/common/services/clock/mega/sysclk.h **** 
 339:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_64:
 340:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 341:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 342:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 343:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 344:../../../platform/common/services/clock/mega/sysclk.h **** 
 345:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_128:
 346:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 347:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 348:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 349:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 350:../../../platform/common/services/clock/mega/sysclk.h **** 
 351:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_256:
 352:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 353:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 354:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 512;
 355:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 356:../../../platform/common/services/clock/mega/sysclk.h **** 
 357:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 358:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 359:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 360:../../../platform/common/services/clock/mega/sysclk.h **** }
 361:../../../platform/common/services/clock/mega/sysclk.h **** 
 362:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Enabling and disabling synchronous clocks */
 363:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
 364:../../../platform/common/services/clock/mega/sysclk.h **** 
 365:../../../platform/common/services/clock/mega/sysclk.h **** /**
 366:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Enable the clock to peripheral \a id on port \a port
 367:../../../platform/common/services/clock/mega/sysclk.h ****  *
 368:../../../platform/common/services/clock/mega/sysclk.h ****  * \param port ID of the port to which the module is connected (one of
 369:../../../platform/common/services/clock/mega/sysclk.h ****  * the \c power_red_id *definitions).
 370:../../../platform/common/services/clock/mega/sysclk.h ****  * \param id The ID (bitmask) of the peripheral module to be disabled.*
 371:../../../platform/common/services/clock/mega/sysclk.h ****  */
 372:../../../platform/common/services/clock/mega/sysclk.h **** extern void sysclk_enable_module(enum power_red_id port, uint8_t id);
 373:../../../platform/common/services/clock/mega/sysclk.h **** 
 374:../../../platform/common/services/clock/mega/sysclk.h **** /**
 375:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Disable the clock to peripheral \a id on port \a port
 376:../../../platform/common/services/clock/mega/sysclk.h ****  *
 377:../../../platform/common/services/clock/mega/sysclk.h ****  * \param port ID of the port to which the module is connected (one of
 378:../../../platform/common/services/clock/mega/sysclk.h ****  * the \c power_red_id *definitions).
 379:../../../platform/common/services/clock/mega/sysclk.h ****  * \param id The ID (bit mask) of the peripheral module to be disabled.
 380:../../../platform/common/services/clock/mega/sysclk.h ****  */
 381:../../../platform/common/services/clock/mega/sysclk.h **** extern void sysclk_disable_module(enum power_red_id port, uint8_t id);
 382:../../../platform/common/services/clock/mega/sysclk.h **** 
 383:../../../platform/common/services/clock/mega/sysclk.h **** /**
 384:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Enable a peripherals clock from its base address.
 385:../../../platform/common/services/clock/mega/sysclk.h ****  *
 386:../../../platform/common/services/clock/mega/sysclk.h ****  *  Enables the clock to a peripheral, given its base address. If the peripheral
 387:../../../platform/common/services/clock/mega/sysclk.h ****  *  has an associated clock on the HSB bus, this will be enabled also.
 388:../../../platform/common/services/clock/mega/sysclk.h ****  *
 389:../../../platform/common/services/clock/mega/sysclk.h ****  * \param module Pointer to the module's base address.
 390:../../../platform/common/services/clock/mega/sysclk.h ****  */
 391:../../../platform/common/services/clock/mega/sysclk.h **** static inline void sysclk_enable_peripheral_clock(const volatile void *module)
 392:../../../platform/common/services/clock/mega/sysclk.h **** {
 105               		.loc 2 392 0
 106               		.cfi_startproc
 107 0040 CF93      		push r28
 108               	.LCFI8:
 109               		.cfi_def_cfa_offset 3
 110               		.cfi_offset 28, -2
 111 0042 DF93      		push r29
 112               	.LCFI9:
 113               		.cfi_def_cfa_offset 4
 114               		.cfi_offset 29, -3
 115 0044 00D0      		rcall .
 116               	.LCFI10:
 117               		.cfi_def_cfa_offset 6
 118 0046 CDB7      		in r28,__SP_L__
 119 0048 DEB7      		in r29,__SP_H__
 120               	.LCFI11:
 121               		.cfi_def_cfa_register 28
 122               	/* prologue: function */
 123               	/* frame size = 2 */
 124               	/* stack size = 4 */
 125               	.L__stack_usage = 4
 126 004a 9A83      		std Y+2,r25
 127 004c 8983      		std Y+1,r24
 393:../../../platform/common/services/clock/mega/sysclk.h **** 	if (module == NULL) {
 128               		.loc 2 393 0
 129 004e 8981      		ldd r24,Y+1
 130 0050 9A81      		ldd r25,Y+2
 131 0052 892B      		or r24,r25
 132 0054 01F4      		brne .+2
 133 0056 00C0      		rjmp .L17
 394:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 395:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 396:../../../platform/common/services/clock/mega/sysclk.h **** 
 397:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN1
 398:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &ADC) {
 134               		.loc 2 398 0
 135 0058 8981      		ldd r24,Y+1
 136 005a 9A81      		ldd r25,Y+2
 137 005c 8837      		cpi r24,120
 138 005e 9105      		cpc r25,__zero_reg__
 139 0060 01F4      		brne .L6
 399:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
 140               		.loc 2 399 0
 141 0062 61E0      		ldi r22,lo8(1)
 142 0064 80E0      		ldi r24,0
 143 0066 0E94 0000 		call sysclk_enable_module
 400:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 401:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
 144               		.loc 2 401 0
 145 006a 60E1      		ldi r22,lo8(16)
 146 006c 80E0      		ldi r24,0
 147 006e 0E94 0000 		call sysclk_enable_module
 402:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 403:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &UCSR0A) {
 404:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
 405:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 406:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 407:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &SPCR) {
 408:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
 409:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 410:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 411:../../../platform/common/services/clock/mega/sysclk.h **** 
 412:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR1A) {
 413:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
 414:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 415:../../../platform/common/services/clock/mega/sysclk.h **** 
 416:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 417:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &LCDCRA) {
 418:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
 419:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 420:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 421:../../../platform/common/services/clock/mega/sysclk.h **** 
 422:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN2
 423:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR0A) {
 424:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
 425:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR2A) {
 426:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
 427:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TWBR) {
 428:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
 429:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 430:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 431:../../../platform/common/services/clock/mega/sysclk.h **** 
 432:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 433:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &UCSR1A) {
 434:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
 435:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR3A) {
 436:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
 437:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR4A) {
 438:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
 439:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR5A) {
 440:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
 441:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TRX_CTRL_0) {
 442:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
 443:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 444:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 445:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 446:../../../platform/common/services/clock/mega/sysclk.h **** 	else {
 447:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 448:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 449:../../../platform/common/services/clock/mega/sysclk.h **** }
 148               		.loc 2 449 0
 149 0072 00C0      		rjmp .L17
 150               	.L6:
 403:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
 151               		.loc 2 403 0
 152 0074 8981      		ldd r24,Y+1
 153 0076 9A81      		ldd r25,Y+2
 154 0078 803C      		cpi r24,-64
 155 007a 9105      		cpc r25,__zero_reg__
 156 007c 01F4      		brne .L7
 404:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 157               		.loc 2 404 0
 158 007e 62E0      		ldi r22,lo8(2)
 159 0080 80E0      		ldi r24,0
 160 0082 0E94 0000 		call sysclk_enable_module
 161               		.loc 2 449 0
 162 0086 00C0      		rjmp .L17
 163               	.L7:
 407:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
 164               		.loc 2 407 0
 165 0088 8981      		ldd r24,Y+1
 166 008a 9A81      		ldd r25,Y+2
 167 008c 8C34      		cpi r24,76
 168 008e 9105      		cpc r25,__zero_reg__
 169 0090 01F4      		brne .L8
 408:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 170               		.loc 2 408 0
 171 0092 64E0      		ldi r22,lo8(4)
 172 0094 80E0      		ldi r24,0
 173 0096 0E94 0000 		call sysclk_enable_module
 174               		.loc 2 449 0
 175 009a 00C0      		rjmp .L17
 176               	.L8:
 412:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
 177               		.loc 2 412 0
 178 009c 8981      		ldd r24,Y+1
 179 009e 9A81      		ldd r25,Y+2
 180 00a0 8038      		cpi r24,-128
 181 00a2 9105      		cpc r25,__zero_reg__
 182 00a4 01F4      		brne .L9
 413:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 183               		.loc 2 413 0
 184 00a6 68E0      		ldi r22,lo8(8)
 185 00a8 80E0      		ldi r24,0
 186 00aa 0E94 0000 		call sysclk_enable_module
 187               		.loc 2 449 0
 188 00ae 00C0      		rjmp .L17
 189               	.L9:
 423:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
 190               		.loc 2 423 0
 191 00b0 8981      		ldd r24,Y+1
 192 00b2 9A81      		ldd r25,Y+2
 193 00b4 8434      		cpi r24,68
 194 00b6 9105      		cpc r25,__zero_reg__
 195 00b8 01F4      		brne .L10
 424:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR2A) {
 196               		.loc 2 424 0
 197 00ba 60E2      		ldi r22,lo8(32)
 198 00bc 80E0      		ldi r24,0
 199 00be 0E94 0000 		call sysclk_enable_module
 200               		.loc 2 449 0
 201 00c2 00C0      		rjmp .L17
 202               	.L10:
 425:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
 203               		.loc 2 425 0
 204 00c4 8981      		ldd r24,Y+1
 205 00c6 9A81      		ldd r25,Y+2
 206 00c8 803B      		cpi r24,-80
 207 00ca 9105      		cpc r25,__zero_reg__
 208 00cc 01F4      		brne .L11
 426:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TWBR) {
 209               		.loc 2 426 0
 210 00ce 60E4      		ldi r22,lo8(64)
 211 00d0 80E0      		ldi r24,0
 212 00d2 0E94 0000 		call sysclk_enable_module
 213               		.loc 2 449 0
 214 00d6 00C0      		rjmp .L17
 215               	.L11:
 427:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
 216               		.loc 2 427 0
 217 00d8 8981      		ldd r24,Y+1
 218 00da 9A81      		ldd r25,Y+2
 219 00dc 883B      		cpi r24,-72
 220 00de 9105      		cpc r25,__zero_reg__
 221 00e0 01F4      		brne .L12
 428:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 222               		.loc 2 428 0
 223 00e2 60E8      		ldi r22,lo8(-128)
 224 00e4 80E0      		ldi r24,0
 225 00e6 0E94 0000 		call sysclk_enable_module
 226               		.loc 2 449 0
 227 00ea 00C0      		rjmp .L17
 228               	.L12:
 433:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
 229               		.loc 2 433 0
 230 00ec 8981      		ldd r24,Y+1
 231 00ee 9A81      		ldd r25,Y+2
 232 00f0 883C      		cpi r24,-56
 233 00f2 9105      		cpc r25,__zero_reg__
 234 00f4 01F4      		brne .L13
 434:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR3A) {
 235               		.loc 2 434 0
 236 00f6 61E0      		ldi r22,lo8(1)
 237 00f8 81E0      		ldi r24,lo8(1)
 238 00fa 0E94 0000 		call sysclk_enable_module
 239               		.loc 2 449 0
 240 00fe 00C0      		rjmp .L17
 241               	.L13:
 435:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
 242               		.loc 2 435 0
 243 0100 8981      		ldd r24,Y+1
 244 0102 9A81      		ldd r25,Y+2
 245 0104 8039      		cpi r24,-112
 246 0106 9105      		cpc r25,__zero_reg__
 247 0108 01F4      		brne .L14
 436:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR4A) {
 248               		.loc 2 436 0
 249 010a 68E0      		ldi r22,lo8(8)
 250 010c 81E0      		ldi r24,lo8(1)
 251 010e 0E94 0000 		call sysclk_enable_module
 252               		.loc 2 449 0
 253 0112 00C0      		rjmp .L17
 254               	.L14:
 437:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
 255               		.loc 2 437 0
 256 0114 8981      		ldd r24,Y+1
 257 0116 9A81      		ldd r25,Y+2
 258 0118 803A      		cpi r24,-96
 259 011a 9105      		cpc r25,__zero_reg__
 260 011c 01F4      		brne .L15
 438:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR5A) {
 261               		.loc 2 438 0
 262 011e 60E1      		ldi r22,lo8(16)
 263 0120 81E0      		ldi r24,lo8(1)
 264 0122 0E94 0000 		call sysclk_enable_module
 265               		.loc 2 449 0
 266 0126 00C0      		rjmp .L17
 267               	.L15:
 439:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
 268               		.loc 2 439 0
 269 0128 8981      		ldd r24,Y+1
 270 012a 9A81      		ldd r25,Y+2
 271 012c 8032      		cpi r24,32
 272 012e 9140      		sbci r25,1
 273 0130 01F4      		brne .L16
 440:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TRX_CTRL_0) {
 274               		.loc 2 440 0
 275 0132 60E2      		ldi r22,lo8(32)
 276 0134 81E0      		ldi r24,lo8(1)
 277 0136 0E94 0000 		call sysclk_enable_module
 278               		.loc 2 449 0
 279 013a 00C0      		rjmp .L17
 280               	.L16:
 441:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
 281               		.loc 2 441 0
 282 013c 8981      		ldd r24,Y+1
 283 013e 9A81      		ldd r25,Y+2
 284 0140 8334      		cpi r24,67
 285 0142 9140      		sbci r25,1
 286 0144 01F4      		brne .L17
 442:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 287               		.loc 2 442 0
 288 0146 60E4      		ldi r22,lo8(64)
 289 0148 81E0      		ldi r24,lo8(1)
 290 014a 0E94 0000 		call sysclk_enable_module
 291               	.L17:
 292               		.loc 2 449 0
 293 014e 0000      		nop
 294               	/* epilogue start */
 295 0150 0F90      		pop __tmp_reg__
 296 0152 0F90      		pop __tmp_reg__
 297 0154 DF91      		pop r29
 298 0156 CF91      		pop r28
 299 0158 0895      		ret
 300               		.cfi_endproc
 301               	.LFE90:
 304               	sysclk_disable_peripheral_clock:
 305               	.LFB91:
 450:../../../platform/common/services/clock/mega/sysclk.h **** 
 451:../../../platform/common/services/clock/mega/sysclk.h **** /**
 452:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Disable a peripheral's clock from its base address.
 453:../../../platform/common/services/clock/mega/sysclk.h ****  *
 454:../../../platform/common/services/clock/mega/sysclk.h ****  *  Disables the clock to a peripheral, given its base address.
 455:../../../platform/common/services/clock/mega/sysclk.h ****  *
 456:../../../platform/common/services/clock/mega/sysclk.h ****  * \param module Pointer to the module's base address.
 457:../../../platform/common/services/clock/mega/sysclk.h ****  */
 458:../../../platform/common/services/clock/mega/sysclk.h **** static inline void sysclk_disable_peripheral_clock(const volatile void *module)
 459:../../../platform/common/services/clock/mega/sysclk.h **** {
 306               		.loc 2 459 0
 307               		.cfi_startproc
 308 015a CF93      		push r28
 309               	.LCFI12:
 310               		.cfi_def_cfa_offset 3
 311               		.cfi_offset 28, -2
 312 015c DF93      		push r29
 313               	.LCFI13:
 314               		.cfi_def_cfa_offset 4
 315               		.cfi_offset 29, -3
 316 015e 00D0      		rcall .
 317               	.LCFI14:
 318               		.cfi_def_cfa_offset 6
 319 0160 CDB7      		in r28,__SP_L__
 320 0162 DEB7      		in r29,__SP_H__
 321               	.LCFI15:
 322               		.cfi_def_cfa_register 28
 323               	/* prologue: function */
 324               	/* frame size = 2 */
 325               	/* stack size = 4 */
 326               	.L__stack_usage = 4
 327 0164 9A83      		std Y+2,r25
 328 0166 8983      		std Y+1,r24
 460:../../../platform/common/services/clock/mega/sysclk.h **** 	if (module == NULL) {
 329               		.loc 2 460 0
 330 0168 8981      		ldd r24,Y+1
 331 016a 9A81      		ldd r25,Y+2
 332 016c 892B      		or r24,r25
 333 016e 01F4      		brne .+2
 334 0170 00C0      		rjmp .L31
 461:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 462:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 463:../../../platform/common/services/clock/mega/sysclk.h **** 
 464:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN1
 465:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &ADC) {
 335               		.loc 2 465 0
 336 0172 8981      		ldd r24,Y+1
 337 0174 9A81      		ldd r25,Y+2
 338 0176 8837      		cpi r24,120
 339 0178 9105      		cpc r25,__zero_reg__
 340 017a 01F4      		brne .L20
 466:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
 341               		.loc 2 466 0
 342 017c 61E0      		ldi r22,lo8(1)
 343 017e 80E0      		ldi r24,0
 344 0180 0E94 0000 		call sysclk_disable_module
 467:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 468:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
 345               		.loc 2 468 0
 346 0184 60E1      		ldi r22,lo8(16)
 347 0186 80E0      		ldi r24,0
 348 0188 0E94 0000 		call sysclk_disable_module
 469:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 470:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &UCSR0A) {
 471:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
 472:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 473:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 474:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &SPCR) {
 475:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
 476:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 477:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 478:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR1A) {
 479:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
 480:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 481:../../../platform/common/services/clock/mega/sysclk.h **** 
 482:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 483:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &LCDCRA) {
 484:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
 485:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 486:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 487:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN2
 488:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR0A) {
 489:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
 490:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR2A) {
 491:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
 492:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TWBR) {
 493:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
 494:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 495:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 496:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 497:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &UCSR1A) {
 498:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
 499:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR3A) {
 500:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
 501:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR4A) {
 502:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
 503:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR5A) {
 504:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
 505:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TRX_CTRL_0) {
 506:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
 507:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 508:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 509:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 510:../../../platform/common/services/clock/mega/sysclk.h **** 	else {
 511:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 512:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 513:../../../platform/common/services/clock/mega/sysclk.h **** }
 349               		.loc 2 513 0
 350 018c 00C0      		rjmp .L31
 351               	.L20:
 470:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
 352               		.loc 2 470 0
 353 018e 8981      		ldd r24,Y+1
 354 0190 9A81      		ldd r25,Y+2
 355 0192 803C      		cpi r24,-64
 356 0194 9105      		cpc r25,__zero_reg__
 357 0196 01F4      		brne .L21
 471:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 358               		.loc 2 471 0
 359 0198 62E0      		ldi r22,lo8(2)
 360 019a 80E0      		ldi r24,0
 361 019c 0E94 0000 		call sysclk_disable_module
 362               		.loc 2 513 0
 363 01a0 00C0      		rjmp .L31
 364               	.L21:
 474:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
 365               		.loc 2 474 0
 366 01a2 8981      		ldd r24,Y+1
 367 01a4 9A81      		ldd r25,Y+2
 368 01a6 8C34      		cpi r24,76
 369 01a8 9105      		cpc r25,__zero_reg__
 370 01aa 01F4      		brne .L22
 475:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 371               		.loc 2 475 0
 372 01ac 64E0      		ldi r22,lo8(4)
 373 01ae 80E0      		ldi r24,0
 374 01b0 0E94 0000 		call sysclk_disable_module
 375               		.loc 2 513 0
 376 01b4 00C0      		rjmp .L31
 377               	.L22:
 478:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
 378               		.loc 2 478 0
 379 01b6 8981      		ldd r24,Y+1
 380 01b8 9A81      		ldd r25,Y+2
 381 01ba 8038      		cpi r24,-128
 382 01bc 9105      		cpc r25,__zero_reg__
 383 01be 01F4      		brne .L23
 479:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 384               		.loc 2 479 0
 385 01c0 68E0      		ldi r22,lo8(8)
 386 01c2 80E0      		ldi r24,0
 387 01c4 0E94 0000 		call sysclk_disable_module
 388               		.loc 2 513 0
 389 01c8 00C0      		rjmp .L31
 390               	.L23:
 488:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
 391               		.loc 2 488 0
 392 01ca 8981      		ldd r24,Y+1
 393 01cc 9A81      		ldd r25,Y+2
 394 01ce 8434      		cpi r24,68
 395 01d0 9105      		cpc r25,__zero_reg__
 396 01d2 01F4      		brne .L24
 489:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR2A) {
 397               		.loc 2 489 0
 398 01d4 60E2      		ldi r22,lo8(32)
 399 01d6 80E0      		ldi r24,0
 400 01d8 0E94 0000 		call sysclk_disable_module
 401               		.loc 2 513 0
 402 01dc 00C0      		rjmp .L31
 403               	.L24:
 490:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
 404               		.loc 2 490 0
 405 01de 8981      		ldd r24,Y+1
 406 01e0 9A81      		ldd r25,Y+2
 407 01e2 803B      		cpi r24,-80
 408 01e4 9105      		cpc r25,__zero_reg__
 409 01e6 01F4      		brne .L25
 491:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TWBR) {
 410               		.loc 2 491 0
 411 01e8 60E4      		ldi r22,lo8(64)
 412 01ea 80E0      		ldi r24,0
 413 01ec 0E94 0000 		call sysclk_disable_module
 414               		.loc 2 513 0
 415 01f0 00C0      		rjmp .L31
 416               	.L25:
 492:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
 417               		.loc 2 492 0
 418 01f2 8981      		ldd r24,Y+1
 419 01f4 9A81      		ldd r25,Y+2
 420 01f6 883B      		cpi r24,-72
 421 01f8 9105      		cpc r25,__zero_reg__
 422 01fa 01F4      		brne .L26
 493:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 423               		.loc 2 493 0
 424 01fc 60E8      		ldi r22,lo8(-128)
 425 01fe 80E0      		ldi r24,0
 426 0200 0E94 0000 		call sysclk_disable_module
 427               		.loc 2 513 0
 428 0204 00C0      		rjmp .L31
 429               	.L26:
 497:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
 430               		.loc 2 497 0
 431 0206 8981      		ldd r24,Y+1
 432 0208 9A81      		ldd r25,Y+2
 433 020a 883C      		cpi r24,-56
 434 020c 9105      		cpc r25,__zero_reg__
 435 020e 01F4      		brne .L27
 498:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR3A) {
 436               		.loc 2 498 0
 437 0210 61E0      		ldi r22,lo8(1)
 438 0212 81E0      		ldi r24,lo8(1)
 439 0214 0E94 0000 		call sysclk_disable_module
 440               		.loc 2 513 0
 441 0218 00C0      		rjmp .L31
 442               	.L27:
 499:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
 443               		.loc 2 499 0
 444 021a 8981      		ldd r24,Y+1
 445 021c 9A81      		ldd r25,Y+2
 446 021e 8039      		cpi r24,-112
 447 0220 9105      		cpc r25,__zero_reg__
 448 0222 01F4      		brne .L28
 500:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR4A) {
 449               		.loc 2 500 0
 450 0224 68E0      		ldi r22,lo8(8)
 451 0226 81E0      		ldi r24,lo8(1)
 452 0228 0E94 0000 		call sysclk_disable_module
 453               		.loc 2 513 0
 454 022c 00C0      		rjmp .L31
 455               	.L28:
 501:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
 456               		.loc 2 501 0
 457 022e 8981      		ldd r24,Y+1
 458 0230 9A81      		ldd r25,Y+2
 459 0232 803A      		cpi r24,-96
 460 0234 9105      		cpc r25,__zero_reg__
 461 0236 01F4      		brne .L29
 502:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR5A) {
 462               		.loc 2 502 0
 463 0238 60E1      		ldi r22,lo8(16)
 464 023a 81E0      		ldi r24,lo8(1)
 465 023c 0E94 0000 		call sysclk_disable_module
 466               		.loc 2 513 0
 467 0240 00C0      		rjmp .L31
 468               	.L29:
 503:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
 469               		.loc 2 503 0
 470 0242 8981      		ldd r24,Y+1
 471 0244 9A81      		ldd r25,Y+2
 472 0246 8032      		cpi r24,32
 473 0248 9140      		sbci r25,1
 474 024a 01F4      		brne .L30
 504:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TRX_CTRL_0) {
 475               		.loc 2 504 0
 476 024c 60E2      		ldi r22,lo8(32)
 477 024e 81E0      		ldi r24,lo8(1)
 478 0250 0E94 0000 		call sysclk_disable_module
 479               		.loc 2 513 0
 480 0254 00C0      		rjmp .L31
 481               	.L30:
 505:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
 482               		.loc 2 505 0
 483 0256 8981      		ldd r24,Y+1
 484 0258 9A81      		ldd r25,Y+2
 485 025a 8334      		cpi r24,67
 486 025c 9140      		sbci r25,1
 487 025e 01F4      		brne .L31
 506:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 488               		.loc 2 506 0
 489 0260 60E4      		ldi r22,lo8(64)
 490 0262 81E0      		ldi r24,lo8(1)
 491 0264 0E94 0000 		call sysclk_disable_module
 492               	.L31:
 493               		.loc 2 513 0
 494 0268 0000      		nop
 495               	/* epilogue start */
 496 026a 0F90      		pop __tmp_reg__
 497 026c 0F90      		pop __tmp_reg__
 498 026e DF91      		pop r29
 499 0270 CF91      		pop r28
 500 0272 0895      		ret
 501               		.cfi_endproc
 502               	.LFE91:
 504               		.section	.bss.tc_tccr1_ovf_callback,"aw",@nobits
 507               	tc_tccr1_ovf_callback:
 508 0000 0000      		.zero	2
 509               		.section	.bss.tc_tccr1_compa_callback,"aw",@nobits
 512               	tc_tccr1_compa_callback:
 513 0000 0000      		.zero	2
 514               		.section	.bss.tc_tccr1_compb_callback,"aw",@nobits
 517               	tc_tccr1_compb_callback:
 518 0000 0000      		.zero	2
 519               		.section	.bss.tc_tccr1_compc_callback,"aw",@nobits
 522               	tc_tccr1_compc_callback:
 523 0000 0000      		.zero	2
 524               		.text
 525               	.global	__vector_20
 527               	__vector_20:
 528               	.LFB95:
 529               		.file 3 "../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c"
   1:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /**
   2:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \file tc_megarf.c
   3:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
   4:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \brief AVR MEGA TC Driver
   5:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
   6:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * Copyright (c) 2014 Atmel Corporation. All rights reserved.
   7:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
   8:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \asf_license_start
   9:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  10:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \page License
  11:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  12:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * Redistribution and use in source and binary forms, with or without
  13:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * modification, are permitted provided that the following conditions are met:
  14:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  15:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *    this list of conditions and the following disclaimer.
  17:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  18:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *    and/or other materials provided with the distribution.
  21:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  22:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *    from this software without specific prior written permission.
  24:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  25:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *    Atmel microcontroller product.
  27:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  28:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  40:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \asf_license_stop
  41:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  *
  42:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  */
  43:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** #include <stdint.h>
  44:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** #include "interrupt.h"
  45:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** #include "compiler.h"
  46:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** #include "parts.h"
  47:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** #include "tc_megarf.h"
  48:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** #include "sysclk.h"
  49:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
  50:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** #include "status_codes.h"
  51:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
  52:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /* ! \internal Local storage of Timer Counter TCC1  interrupt callback function
  53:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  **/
  54:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr1_ovf_callback;
  55:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr1_compa_callback;
  56:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr1_compb_callback;
  57:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr1_compc_callback;
  58:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
  59:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /**
  60:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \internal
  61:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \brief Interrupt handler for Timer Counter  overflow
  62:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  */
  63:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER1_OVF_vect)
  64:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 530               		.loc 3 64 0
 531               		.cfi_startproc
 532 0274 1F92      		push r1
 533               	.LCFI16:
 534               		.cfi_def_cfa_offset 3
 535               		.cfi_offset 1, -2
 536 0276 0F92      		push r0
 537               	.LCFI17:
 538               		.cfi_def_cfa_offset 4
 539               		.cfi_offset 0, -3
 540 0278 0090 5F00 		lds r0,95
 541 027c 0F92      		push r0
 542 027e 1124      		clr __zero_reg__
 543 0280 0090 5B00 		lds r0,91
 544 0284 0F92      		push r0
 545 0286 2F93      		push r18
 546               	.LCFI18:
 547               		.cfi_def_cfa_offset 5
 548               		.cfi_offset 18, -4
 549 0288 3F93      		push r19
 550               	.LCFI19:
 551               		.cfi_def_cfa_offset 6
 552               		.cfi_offset 19, -5
 553 028a 4F93      		push r20
 554               	.LCFI20:
 555               		.cfi_def_cfa_offset 7
 556               		.cfi_offset 20, -6
 557 028c 5F93      		push r21
 558               	.LCFI21:
 559               		.cfi_def_cfa_offset 8
 560               		.cfi_offset 21, -7
 561 028e 6F93      		push r22
 562               	.LCFI22:
 563               		.cfi_def_cfa_offset 9
 564               		.cfi_offset 22, -8
 565 0290 7F93      		push r23
 566               	.LCFI23:
 567               		.cfi_def_cfa_offset 10
 568               		.cfi_offset 23, -9
 569 0292 8F93      		push r24
 570               	.LCFI24:
 571               		.cfi_def_cfa_offset 11
 572               		.cfi_offset 24, -10
 573 0294 9F93      		push r25
 574               	.LCFI25:
 575               		.cfi_def_cfa_offset 12
 576               		.cfi_offset 25, -11
 577 0296 AF93      		push r26
 578               	.LCFI26:
 579               		.cfi_def_cfa_offset 13
 580               		.cfi_offset 26, -12
 581 0298 BF93      		push r27
 582               	.LCFI27:
 583               		.cfi_def_cfa_offset 14
 584               		.cfi_offset 27, -13
 585 029a EF93      		push r30
 586               	.LCFI28:
 587               		.cfi_def_cfa_offset 15
 588               		.cfi_offset 30, -14
 589 029c FF93      		push r31
 590               	.LCFI29:
 591               		.cfi_def_cfa_offset 16
 592               		.cfi_offset 31, -15
 593 029e CF93      		push r28
 594               	.LCFI30:
 595               		.cfi_def_cfa_offset 17
 596               		.cfi_offset 28, -16
 597 02a0 DF93      		push r29
 598               	.LCFI31:
 599               		.cfi_def_cfa_offset 18
 600               		.cfi_offset 29, -17
 601 02a2 CDB7      		in r28,__SP_L__
 602 02a4 DEB7      		in r29,__SP_H__
 603               	.LCFI32:
 604               		.cfi_def_cfa_register 28
 605               	/* prologue: Signal */
 606               	/* frame size = 0 */
 607               	/* stack size = 18 */
 608               	.L__stack_usage = 18
  65:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr1_ovf_callback) {
 609               		.loc 3 65 0
 610 02a6 8091 0000 		lds r24,tc_tccr1_ovf_callback
 611 02aa 9091 0000 		lds r25,tc_tccr1_ovf_callback+1
 612 02ae 892B      		or r24,r25
 613 02b0 01F0      		breq .L34
  66:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr1_ovf_callback();
 614               		.loc 3 66 0
 615 02b2 8091 0000 		lds r24,tc_tccr1_ovf_callback
 616 02b6 9091 0000 		lds r25,tc_tccr1_ovf_callback+1
 617 02ba FC01      		movw r30,r24
 618 02bc 0995      		icall
 619               	.L34:
  67:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
  68:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 620               		.loc 3 68 0
 621 02be 0000      		nop
 622               	/* epilogue start */
 623 02c0 DF91      		pop r29
 624 02c2 CF91      		pop r28
 625 02c4 FF91      		pop r31
 626 02c6 EF91      		pop r30
 627 02c8 BF91      		pop r27
 628 02ca AF91      		pop r26
 629 02cc 9F91      		pop r25
 630 02ce 8F91      		pop r24
 631 02d0 7F91      		pop r23
 632 02d2 6F91      		pop r22
 633 02d4 5F91      		pop r21
 634 02d6 4F91      		pop r20
 635 02d8 3F91      		pop r19
 636 02da 2F91      		pop r18
 637 02dc 0F90      		pop r0
 638 02de 0092 5B00 		sts 91,r0
 639 02e2 0F90      		pop r0
 640 02e4 0092 5F00 		sts 95,r0
 641 02e8 0F90      		pop r0
 642 02ea 1F90      		pop r1
 643 02ec 1895      		reti
 644               		.cfi_endproc
 645               	.LFE95:
 647               	.global	__vector_17
 649               	__vector_17:
 650               	.LFB96:
  69:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
  70:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /**
  71:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
  72:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  */
  73:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER1_COMPA_vect)
  74:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 651               		.loc 3 74 0
 652               		.cfi_startproc
 653 02ee 1F92      		push r1
 654               	.LCFI33:
 655               		.cfi_def_cfa_offset 3
 656               		.cfi_offset 1, -2
 657 02f0 0F92      		push r0
 658               	.LCFI34:
 659               		.cfi_def_cfa_offset 4
 660               		.cfi_offset 0, -3
 661 02f2 0090 5F00 		lds r0,95
 662 02f6 0F92      		push r0
 663 02f8 1124      		clr __zero_reg__
 664 02fa 0090 5B00 		lds r0,91
 665 02fe 0F92      		push r0
 666 0300 2F93      		push r18
 667               	.LCFI35:
 668               		.cfi_def_cfa_offset 5
 669               		.cfi_offset 18, -4
 670 0302 3F93      		push r19
 671               	.LCFI36:
 672               		.cfi_def_cfa_offset 6
 673               		.cfi_offset 19, -5
 674 0304 4F93      		push r20
 675               	.LCFI37:
 676               		.cfi_def_cfa_offset 7
 677               		.cfi_offset 20, -6
 678 0306 5F93      		push r21
 679               	.LCFI38:
 680               		.cfi_def_cfa_offset 8
 681               		.cfi_offset 21, -7
 682 0308 6F93      		push r22
 683               	.LCFI39:
 684               		.cfi_def_cfa_offset 9
 685               		.cfi_offset 22, -8
 686 030a 7F93      		push r23
 687               	.LCFI40:
 688               		.cfi_def_cfa_offset 10
 689               		.cfi_offset 23, -9
 690 030c 8F93      		push r24
 691               	.LCFI41:
 692               		.cfi_def_cfa_offset 11
 693               		.cfi_offset 24, -10
 694 030e 9F93      		push r25
 695               	.LCFI42:
 696               		.cfi_def_cfa_offset 12
 697               		.cfi_offset 25, -11
 698 0310 AF93      		push r26
 699               	.LCFI43:
 700               		.cfi_def_cfa_offset 13
 701               		.cfi_offset 26, -12
 702 0312 BF93      		push r27
 703               	.LCFI44:
 704               		.cfi_def_cfa_offset 14
 705               		.cfi_offset 27, -13
 706 0314 EF93      		push r30
 707               	.LCFI45:
 708               		.cfi_def_cfa_offset 15
 709               		.cfi_offset 30, -14
 710 0316 FF93      		push r31
 711               	.LCFI46:
 712               		.cfi_def_cfa_offset 16
 713               		.cfi_offset 31, -15
 714 0318 CF93      		push r28
 715               	.LCFI47:
 716               		.cfi_def_cfa_offset 17
 717               		.cfi_offset 28, -16
 718 031a DF93      		push r29
 719               	.LCFI48:
 720               		.cfi_def_cfa_offset 18
 721               		.cfi_offset 29, -17
 722 031c CDB7      		in r28,__SP_L__
 723 031e DEB7      		in r29,__SP_H__
 724               	.LCFI49:
 725               		.cfi_def_cfa_register 28
 726               	/* prologue: Signal */
 727               	/* frame size = 0 */
 728               	/* stack size = 18 */
 729               	.L__stack_usage = 18
  75:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr1_compa_callback) {
 730               		.loc 3 75 0
 731 0320 8091 0000 		lds r24,tc_tccr1_compa_callback
 732 0324 9091 0000 		lds r25,tc_tccr1_compa_callback+1
 733 0328 892B      		or r24,r25
 734 032a 01F0      		breq .L37
  76:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr1_compa_callback();
 735               		.loc 3 76 0
 736 032c 8091 0000 		lds r24,tc_tccr1_compa_callback
 737 0330 9091 0000 		lds r25,tc_tccr1_compa_callback+1
 738 0334 FC01      		movw r30,r24
 739 0336 0995      		icall
 740               	.L37:
  77:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
  78:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 741               		.loc 3 78 0
 742 0338 0000      		nop
 743               	/* epilogue start */
 744 033a DF91      		pop r29
 745 033c CF91      		pop r28
 746 033e FF91      		pop r31
 747 0340 EF91      		pop r30
 748 0342 BF91      		pop r27
 749 0344 AF91      		pop r26
 750 0346 9F91      		pop r25
 751 0348 8F91      		pop r24
 752 034a 7F91      		pop r23
 753 034c 6F91      		pop r22
 754 034e 5F91      		pop r21
 755 0350 4F91      		pop r20
 756 0352 3F91      		pop r19
 757 0354 2F91      		pop r18
 758 0356 0F90      		pop r0
 759 0358 0092 5B00 		sts 91,r0
 760 035c 0F90      		pop r0
 761 035e 0092 5F00 		sts 95,r0
 762 0362 0F90      		pop r0
 763 0364 1F90      		pop r1
 764 0366 1895      		reti
 765               		.cfi_endproc
 766               	.LFE96:
 768               	.global	__vector_18
 770               	__vector_18:
 771               	.LFB97:
  79:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
  80:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /**
  81:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
  82:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  */
  83:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER1_COMPB_vect)
  84:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 772               		.loc 3 84 0
 773               		.cfi_startproc
 774 0368 1F92      		push r1
 775               	.LCFI50:
 776               		.cfi_def_cfa_offset 3
 777               		.cfi_offset 1, -2
 778 036a 0F92      		push r0
 779               	.LCFI51:
 780               		.cfi_def_cfa_offset 4
 781               		.cfi_offset 0, -3
 782 036c 0090 5F00 		lds r0,95
 783 0370 0F92      		push r0
 784 0372 1124      		clr __zero_reg__
 785 0374 0090 5B00 		lds r0,91
 786 0378 0F92      		push r0
 787 037a 2F93      		push r18
 788               	.LCFI52:
 789               		.cfi_def_cfa_offset 5
 790               		.cfi_offset 18, -4
 791 037c 3F93      		push r19
 792               	.LCFI53:
 793               		.cfi_def_cfa_offset 6
 794               		.cfi_offset 19, -5
 795 037e 4F93      		push r20
 796               	.LCFI54:
 797               		.cfi_def_cfa_offset 7
 798               		.cfi_offset 20, -6
 799 0380 5F93      		push r21
 800               	.LCFI55:
 801               		.cfi_def_cfa_offset 8
 802               		.cfi_offset 21, -7
 803 0382 6F93      		push r22
 804               	.LCFI56:
 805               		.cfi_def_cfa_offset 9
 806               		.cfi_offset 22, -8
 807 0384 7F93      		push r23
 808               	.LCFI57:
 809               		.cfi_def_cfa_offset 10
 810               		.cfi_offset 23, -9
 811 0386 8F93      		push r24
 812               	.LCFI58:
 813               		.cfi_def_cfa_offset 11
 814               		.cfi_offset 24, -10
 815 0388 9F93      		push r25
 816               	.LCFI59:
 817               		.cfi_def_cfa_offset 12
 818               		.cfi_offset 25, -11
 819 038a AF93      		push r26
 820               	.LCFI60:
 821               		.cfi_def_cfa_offset 13
 822               		.cfi_offset 26, -12
 823 038c BF93      		push r27
 824               	.LCFI61:
 825               		.cfi_def_cfa_offset 14
 826               		.cfi_offset 27, -13
 827 038e EF93      		push r30
 828               	.LCFI62:
 829               		.cfi_def_cfa_offset 15
 830               		.cfi_offset 30, -14
 831 0390 FF93      		push r31
 832               	.LCFI63:
 833               		.cfi_def_cfa_offset 16
 834               		.cfi_offset 31, -15
 835 0392 CF93      		push r28
 836               	.LCFI64:
 837               		.cfi_def_cfa_offset 17
 838               		.cfi_offset 28, -16
 839 0394 DF93      		push r29
 840               	.LCFI65:
 841               		.cfi_def_cfa_offset 18
 842               		.cfi_offset 29, -17
 843 0396 CDB7      		in r28,__SP_L__
 844 0398 DEB7      		in r29,__SP_H__
 845               	.LCFI66:
 846               		.cfi_def_cfa_register 28
 847               	/* prologue: Signal */
 848               	/* frame size = 0 */
 849               	/* stack size = 18 */
 850               	.L__stack_usage = 18
  85:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr1_compb_callback) {
 851               		.loc 3 85 0
 852 039a 8091 0000 		lds r24,tc_tccr1_compb_callback
 853 039e 9091 0000 		lds r25,tc_tccr1_compb_callback+1
 854 03a2 892B      		or r24,r25
 855 03a4 01F0      		breq .L40
  86:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr1_compb_callback();
 856               		.loc 3 86 0
 857 03a6 8091 0000 		lds r24,tc_tccr1_compb_callback
 858 03aa 9091 0000 		lds r25,tc_tccr1_compb_callback+1
 859 03ae FC01      		movw r30,r24
 860 03b0 0995      		icall
 861               	.L40:
  87:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
  88:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 862               		.loc 3 88 0
 863 03b2 0000      		nop
 864               	/* epilogue start */
 865 03b4 DF91      		pop r29
 866 03b6 CF91      		pop r28
 867 03b8 FF91      		pop r31
 868 03ba EF91      		pop r30
 869 03bc BF91      		pop r27
 870 03be AF91      		pop r26
 871 03c0 9F91      		pop r25
 872 03c2 8F91      		pop r24
 873 03c4 7F91      		pop r23
 874 03c6 6F91      		pop r22
 875 03c8 5F91      		pop r21
 876 03ca 4F91      		pop r20
 877 03cc 3F91      		pop r19
 878 03ce 2F91      		pop r18
 879 03d0 0F90      		pop r0
 880 03d2 0092 5B00 		sts 91,r0
 881 03d6 0F90      		pop r0
 882 03d8 0092 5F00 		sts 95,r0
 883 03dc 0F90      		pop r0
 884 03de 1F90      		pop r1
 885 03e0 1895      		reti
 886               		.cfi_endproc
 887               	.LFE97:
 889               	.global	__vector_19
 891               	__vector_19:
 892               	.LFB98:
  89:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
  90:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /**
  91:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
  92:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c ****  */
  93:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER1_COMPC_vect)
  94:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 893               		.loc 3 94 0
 894               		.cfi_startproc
 895 03e2 1F92      		push r1
 896               	.LCFI67:
 897               		.cfi_def_cfa_offset 3
 898               		.cfi_offset 1, -2
 899 03e4 0F92      		push r0
 900               	.LCFI68:
 901               		.cfi_def_cfa_offset 4
 902               		.cfi_offset 0, -3
 903 03e6 0090 5F00 		lds r0,95
 904 03ea 0F92      		push r0
 905 03ec 1124      		clr __zero_reg__
 906 03ee 0090 5B00 		lds r0,91
 907 03f2 0F92      		push r0
 908 03f4 2F93      		push r18
 909               	.LCFI69:
 910               		.cfi_def_cfa_offset 5
 911               		.cfi_offset 18, -4
 912 03f6 3F93      		push r19
 913               	.LCFI70:
 914               		.cfi_def_cfa_offset 6
 915               		.cfi_offset 19, -5
 916 03f8 4F93      		push r20
 917               	.LCFI71:
 918               		.cfi_def_cfa_offset 7
 919               		.cfi_offset 20, -6
 920 03fa 5F93      		push r21
 921               	.LCFI72:
 922               		.cfi_def_cfa_offset 8
 923               		.cfi_offset 21, -7
 924 03fc 6F93      		push r22
 925               	.LCFI73:
 926               		.cfi_def_cfa_offset 9
 927               		.cfi_offset 22, -8
 928 03fe 7F93      		push r23
 929               	.LCFI74:
 930               		.cfi_def_cfa_offset 10
 931               		.cfi_offset 23, -9
 932 0400 8F93      		push r24
 933               	.LCFI75:
 934               		.cfi_def_cfa_offset 11
 935               		.cfi_offset 24, -10
 936 0402 9F93      		push r25
 937               	.LCFI76:
 938               		.cfi_def_cfa_offset 12
 939               		.cfi_offset 25, -11
 940 0404 AF93      		push r26
 941               	.LCFI77:
 942               		.cfi_def_cfa_offset 13
 943               		.cfi_offset 26, -12
 944 0406 BF93      		push r27
 945               	.LCFI78:
 946               		.cfi_def_cfa_offset 14
 947               		.cfi_offset 27, -13
 948 0408 EF93      		push r30
 949               	.LCFI79:
 950               		.cfi_def_cfa_offset 15
 951               		.cfi_offset 30, -14
 952 040a FF93      		push r31
 953               	.LCFI80:
 954               		.cfi_def_cfa_offset 16
 955               		.cfi_offset 31, -15
 956 040c CF93      		push r28
 957               	.LCFI81:
 958               		.cfi_def_cfa_offset 17
 959               		.cfi_offset 28, -16
 960 040e DF93      		push r29
 961               	.LCFI82:
 962               		.cfi_def_cfa_offset 18
 963               		.cfi_offset 29, -17
 964 0410 CDB7      		in r28,__SP_L__
 965 0412 DEB7      		in r29,__SP_H__
 966               	.LCFI83:
 967               		.cfi_def_cfa_register 28
 968               	/* prologue: Signal */
 969               	/* frame size = 0 */
 970               	/* stack size = 18 */
 971               	.L__stack_usage = 18
  95:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr1_compc_callback) {
 972               		.loc 3 95 0
 973 0414 8091 0000 		lds r24,tc_tccr1_compc_callback
 974 0418 9091 0000 		lds r25,tc_tccr1_compc_callback+1
 975 041c 892B      		or r24,r25
 976 041e 01F0      		breq .L43
  96:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr1_compc_callback();
 977               		.loc 3 96 0
 978 0420 8091 0000 		lds r24,tc_tccr1_compc_callback
 979 0424 9091 0000 		lds r25,tc_tccr1_compc_callback+1
 980 0428 FC01      		movw r30,r24
 981 042a 0995      		icall
 982               	.L43:
  97:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
  98:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 983               		.loc 3 98 0
 984 042c 0000      		nop
 985               	/* epilogue start */
 986 042e DF91      		pop r29
 987 0430 CF91      		pop r28
 988 0432 FF91      		pop r31
 989 0434 EF91      		pop r30
 990 0436 BF91      		pop r27
 991 0438 AF91      		pop r26
 992 043a 9F91      		pop r25
 993 043c 8F91      		pop r24
 994 043e 7F91      		pop r23
 995 0440 6F91      		pop r22
 996 0442 5F91      		pop r21
 997 0444 4F91      		pop r20
 998 0446 3F91      		pop r19
 999 0448 2F91      		pop r18
 1000 044a 0F90      		pop r0
 1001 044c 0092 5B00 		sts 91,r0
 1002 0450 0F90      		pop r0
 1003 0452 0092 5F00 		sts 95,r0
 1004 0456 0F90      		pop r0
 1005 0458 1F90      		pop r1
 1006 045a 1895      		reti
 1007               		.cfi_endproc
 1008               	.LFE98:
 1010               		.section	.bss.tc_tccr3_ovf_callback,"aw",@nobits
 1013               	tc_tccr3_ovf_callback:
 1014 0000 0000      		.zero	2
 1015               		.section	.bss.tc_tccr3_compa_callback,"aw",@nobits
 1018               	tc_tccr3_compa_callback:
 1019 0000 0000      		.zero	2
 1020               		.section	.bss.tc_tccr3_compb_callback,"aw",@nobits
 1023               	tc_tccr3_compb_callback:
 1024 0000 0000      		.zero	2
 1025               		.section	.bss.tc_tccr3_compc_callback,"aw",@nobits
 1028               	tc_tccr3_compc_callback:
 1029 0000 0000      		.zero	2
 1030               		.text
 1031               	.global	__vector_35
 1033               	__vector_35:
 1034               	.LFB99:
  99:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 100:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /* !  Local storage of Timer Counter  TCC3 interrupt callback function */
 101:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr3_ovf_callback;
 102:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr3_compa_callback;
 103:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr3_compb_callback;
 104:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr3_compc_callback;
 105:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 106:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER3_OVF_vect)
 107:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 1035               		.loc 3 107 0
 1036               		.cfi_startproc
 1037 045c 1F92      		push r1
 1038               	.LCFI84:
 1039               		.cfi_def_cfa_offset 3
 1040               		.cfi_offset 1, -2
 1041 045e 0F92      		push r0
 1042               	.LCFI85:
 1043               		.cfi_def_cfa_offset 4
 1044               		.cfi_offset 0, -3
 1045 0460 0090 5F00 		lds r0,95
 1046 0464 0F92      		push r0
 1047 0466 1124      		clr __zero_reg__
 1048 0468 0090 5B00 		lds r0,91
 1049 046c 0F92      		push r0
 1050 046e 2F93      		push r18
 1051               	.LCFI86:
 1052               		.cfi_def_cfa_offset 5
 1053               		.cfi_offset 18, -4
 1054 0470 3F93      		push r19
 1055               	.LCFI87:
 1056               		.cfi_def_cfa_offset 6
 1057               		.cfi_offset 19, -5
 1058 0472 4F93      		push r20
 1059               	.LCFI88:
 1060               		.cfi_def_cfa_offset 7
 1061               		.cfi_offset 20, -6
 1062 0474 5F93      		push r21
 1063               	.LCFI89:
 1064               		.cfi_def_cfa_offset 8
 1065               		.cfi_offset 21, -7
 1066 0476 6F93      		push r22
 1067               	.LCFI90:
 1068               		.cfi_def_cfa_offset 9
 1069               		.cfi_offset 22, -8
 1070 0478 7F93      		push r23
 1071               	.LCFI91:
 1072               		.cfi_def_cfa_offset 10
 1073               		.cfi_offset 23, -9
 1074 047a 8F93      		push r24
 1075               	.LCFI92:
 1076               		.cfi_def_cfa_offset 11
 1077               		.cfi_offset 24, -10
 1078 047c 9F93      		push r25
 1079               	.LCFI93:
 1080               		.cfi_def_cfa_offset 12
 1081               		.cfi_offset 25, -11
 1082 047e AF93      		push r26
 1083               	.LCFI94:
 1084               		.cfi_def_cfa_offset 13
 1085               		.cfi_offset 26, -12
 1086 0480 BF93      		push r27
 1087               	.LCFI95:
 1088               		.cfi_def_cfa_offset 14
 1089               		.cfi_offset 27, -13
 1090 0482 EF93      		push r30
 1091               	.LCFI96:
 1092               		.cfi_def_cfa_offset 15
 1093               		.cfi_offset 30, -14
 1094 0484 FF93      		push r31
 1095               	.LCFI97:
 1096               		.cfi_def_cfa_offset 16
 1097               		.cfi_offset 31, -15
 1098 0486 CF93      		push r28
 1099               	.LCFI98:
 1100               		.cfi_def_cfa_offset 17
 1101               		.cfi_offset 28, -16
 1102 0488 DF93      		push r29
 1103               	.LCFI99:
 1104               		.cfi_def_cfa_offset 18
 1105               		.cfi_offset 29, -17
 1106 048a CDB7      		in r28,__SP_L__
 1107 048c DEB7      		in r29,__SP_H__
 1108               	.LCFI100:
 1109               		.cfi_def_cfa_register 28
 1110               	/* prologue: Signal */
 1111               	/* frame size = 0 */
 1112               	/* stack size = 18 */
 1113               	.L__stack_usage = 18
 108:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr3_ovf_callback) {
 1114               		.loc 3 108 0
 1115 048e 8091 0000 		lds r24,tc_tccr3_ovf_callback
 1116 0492 9091 0000 		lds r25,tc_tccr3_ovf_callback+1
 1117 0496 892B      		or r24,r25
 1118 0498 01F0      		breq .L46
 109:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr3_ovf_callback();
 1119               		.loc 3 109 0
 1120 049a 8091 0000 		lds r24,tc_tccr3_ovf_callback
 1121 049e 9091 0000 		lds r25,tc_tccr3_ovf_callback+1
 1122 04a2 FC01      		movw r30,r24
 1123 04a4 0995      		icall
 1124               	.L46:
 110:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 111:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 1125               		.loc 3 111 0
 1126 04a6 0000      		nop
 1127               	/* epilogue start */
 1128 04a8 DF91      		pop r29
 1129 04aa CF91      		pop r28
 1130 04ac FF91      		pop r31
 1131 04ae EF91      		pop r30
 1132 04b0 BF91      		pop r27
 1133 04b2 AF91      		pop r26
 1134 04b4 9F91      		pop r25
 1135 04b6 8F91      		pop r24
 1136 04b8 7F91      		pop r23
 1137 04ba 6F91      		pop r22
 1138 04bc 5F91      		pop r21
 1139 04be 4F91      		pop r20
 1140 04c0 3F91      		pop r19
 1141 04c2 2F91      		pop r18
 1142 04c4 0F90      		pop r0
 1143 04c6 0092 5B00 		sts 91,r0
 1144 04ca 0F90      		pop r0
 1145 04cc 0092 5F00 		sts 95,r0
 1146 04d0 0F90      		pop r0
 1147 04d2 1F90      		pop r1
 1148 04d4 1895      		reti
 1149               		.cfi_endproc
 1150               	.LFE99:
 1152               	.global	__vector_32
 1154               	__vector_32:
 1155               	.LFB100:
 112:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 113:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER3_COMPA_vect)
 114:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 1156               		.loc 3 114 0
 1157               		.cfi_startproc
 1158 04d6 1F92      		push r1
 1159               	.LCFI101:
 1160               		.cfi_def_cfa_offset 3
 1161               		.cfi_offset 1, -2
 1162 04d8 0F92      		push r0
 1163               	.LCFI102:
 1164               		.cfi_def_cfa_offset 4
 1165               		.cfi_offset 0, -3
 1166 04da 0090 5F00 		lds r0,95
 1167 04de 0F92      		push r0
 1168 04e0 1124      		clr __zero_reg__
 1169 04e2 0090 5B00 		lds r0,91
 1170 04e6 0F92      		push r0
 1171 04e8 2F93      		push r18
 1172               	.LCFI103:
 1173               		.cfi_def_cfa_offset 5
 1174               		.cfi_offset 18, -4
 1175 04ea 3F93      		push r19
 1176               	.LCFI104:
 1177               		.cfi_def_cfa_offset 6
 1178               		.cfi_offset 19, -5
 1179 04ec 4F93      		push r20
 1180               	.LCFI105:
 1181               		.cfi_def_cfa_offset 7
 1182               		.cfi_offset 20, -6
 1183 04ee 5F93      		push r21
 1184               	.LCFI106:
 1185               		.cfi_def_cfa_offset 8
 1186               		.cfi_offset 21, -7
 1187 04f0 6F93      		push r22
 1188               	.LCFI107:
 1189               		.cfi_def_cfa_offset 9
 1190               		.cfi_offset 22, -8
 1191 04f2 7F93      		push r23
 1192               	.LCFI108:
 1193               		.cfi_def_cfa_offset 10
 1194               		.cfi_offset 23, -9
 1195 04f4 8F93      		push r24
 1196               	.LCFI109:
 1197               		.cfi_def_cfa_offset 11
 1198               		.cfi_offset 24, -10
 1199 04f6 9F93      		push r25
 1200               	.LCFI110:
 1201               		.cfi_def_cfa_offset 12
 1202               		.cfi_offset 25, -11
 1203 04f8 AF93      		push r26
 1204               	.LCFI111:
 1205               		.cfi_def_cfa_offset 13
 1206               		.cfi_offset 26, -12
 1207 04fa BF93      		push r27
 1208               	.LCFI112:
 1209               		.cfi_def_cfa_offset 14
 1210               		.cfi_offset 27, -13
 1211 04fc EF93      		push r30
 1212               	.LCFI113:
 1213               		.cfi_def_cfa_offset 15
 1214               		.cfi_offset 30, -14
 1215 04fe FF93      		push r31
 1216               	.LCFI114:
 1217               		.cfi_def_cfa_offset 16
 1218               		.cfi_offset 31, -15
 1219 0500 CF93      		push r28
 1220               	.LCFI115:
 1221               		.cfi_def_cfa_offset 17
 1222               		.cfi_offset 28, -16
 1223 0502 DF93      		push r29
 1224               	.LCFI116:
 1225               		.cfi_def_cfa_offset 18
 1226               		.cfi_offset 29, -17
 1227 0504 CDB7      		in r28,__SP_L__
 1228 0506 DEB7      		in r29,__SP_H__
 1229               	.LCFI117:
 1230               		.cfi_def_cfa_register 28
 1231               	/* prologue: Signal */
 1232               	/* frame size = 0 */
 1233               	/* stack size = 18 */
 1234               	.L__stack_usage = 18
 115:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr3_compa_callback) {
 1235               		.loc 3 115 0
 1236 0508 8091 0000 		lds r24,tc_tccr3_compa_callback
 1237 050c 9091 0000 		lds r25,tc_tccr3_compa_callback+1
 1238 0510 892B      		or r24,r25
 1239 0512 01F0      		breq .L49
 116:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr3_compa_callback();
 1240               		.loc 3 116 0
 1241 0514 8091 0000 		lds r24,tc_tccr3_compa_callback
 1242 0518 9091 0000 		lds r25,tc_tccr3_compa_callback+1
 1243 051c FC01      		movw r30,r24
 1244 051e 0995      		icall
 1245               	.L49:
 117:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 118:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 1246               		.loc 3 118 0
 1247 0520 0000      		nop
 1248               	/* epilogue start */
 1249 0522 DF91      		pop r29
 1250 0524 CF91      		pop r28
 1251 0526 FF91      		pop r31
 1252 0528 EF91      		pop r30
 1253 052a BF91      		pop r27
 1254 052c AF91      		pop r26
 1255 052e 9F91      		pop r25
 1256 0530 8F91      		pop r24
 1257 0532 7F91      		pop r23
 1258 0534 6F91      		pop r22
 1259 0536 5F91      		pop r21
 1260 0538 4F91      		pop r20
 1261 053a 3F91      		pop r19
 1262 053c 2F91      		pop r18
 1263 053e 0F90      		pop r0
 1264 0540 0092 5B00 		sts 91,r0
 1265 0544 0F90      		pop r0
 1266 0546 0092 5F00 		sts 95,r0
 1267 054a 0F90      		pop r0
 1268 054c 1F90      		pop r1
 1269 054e 1895      		reti
 1270               		.cfi_endproc
 1271               	.LFE100:
 1273               	.global	__vector_33
 1275               	__vector_33:
 1276               	.LFB101:
 119:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 120:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER3_COMPB_vect)
 121:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 1277               		.loc 3 121 0
 1278               		.cfi_startproc
 1279 0550 1F92      		push r1
 1280               	.LCFI118:
 1281               		.cfi_def_cfa_offset 3
 1282               		.cfi_offset 1, -2
 1283 0552 0F92      		push r0
 1284               	.LCFI119:
 1285               		.cfi_def_cfa_offset 4
 1286               		.cfi_offset 0, -3
 1287 0554 0090 5F00 		lds r0,95
 1288 0558 0F92      		push r0
 1289 055a 1124      		clr __zero_reg__
 1290 055c 0090 5B00 		lds r0,91
 1291 0560 0F92      		push r0
 1292 0562 2F93      		push r18
 1293               	.LCFI120:
 1294               		.cfi_def_cfa_offset 5
 1295               		.cfi_offset 18, -4
 1296 0564 3F93      		push r19
 1297               	.LCFI121:
 1298               		.cfi_def_cfa_offset 6
 1299               		.cfi_offset 19, -5
 1300 0566 4F93      		push r20
 1301               	.LCFI122:
 1302               		.cfi_def_cfa_offset 7
 1303               		.cfi_offset 20, -6
 1304 0568 5F93      		push r21
 1305               	.LCFI123:
 1306               		.cfi_def_cfa_offset 8
 1307               		.cfi_offset 21, -7
 1308 056a 6F93      		push r22
 1309               	.LCFI124:
 1310               		.cfi_def_cfa_offset 9
 1311               		.cfi_offset 22, -8
 1312 056c 7F93      		push r23
 1313               	.LCFI125:
 1314               		.cfi_def_cfa_offset 10
 1315               		.cfi_offset 23, -9
 1316 056e 8F93      		push r24
 1317               	.LCFI126:
 1318               		.cfi_def_cfa_offset 11
 1319               		.cfi_offset 24, -10
 1320 0570 9F93      		push r25
 1321               	.LCFI127:
 1322               		.cfi_def_cfa_offset 12
 1323               		.cfi_offset 25, -11
 1324 0572 AF93      		push r26
 1325               	.LCFI128:
 1326               		.cfi_def_cfa_offset 13
 1327               		.cfi_offset 26, -12
 1328 0574 BF93      		push r27
 1329               	.LCFI129:
 1330               		.cfi_def_cfa_offset 14
 1331               		.cfi_offset 27, -13
 1332 0576 EF93      		push r30
 1333               	.LCFI130:
 1334               		.cfi_def_cfa_offset 15
 1335               		.cfi_offset 30, -14
 1336 0578 FF93      		push r31
 1337               	.LCFI131:
 1338               		.cfi_def_cfa_offset 16
 1339               		.cfi_offset 31, -15
 1340 057a CF93      		push r28
 1341               	.LCFI132:
 1342               		.cfi_def_cfa_offset 17
 1343               		.cfi_offset 28, -16
 1344 057c DF93      		push r29
 1345               	.LCFI133:
 1346               		.cfi_def_cfa_offset 18
 1347               		.cfi_offset 29, -17
 1348 057e CDB7      		in r28,__SP_L__
 1349 0580 DEB7      		in r29,__SP_H__
 1350               	.LCFI134:
 1351               		.cfi_def_cfa_register 28
 1352               	/* prologue: Signal */
 1353               	/* frame size = 0 */
 1354               	/* stack size = 18 */
 1355               	.L__stack_usage = 18
 122:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr3_compb_callback) {
 1356               		.loc 3 122 0
 1357 0582 8091 0000 		lds r24,tc_tccr3_compb_callback
 1358 0586 9091 0000 		lds r25,tc_tccr3_compb_callback+1
 1359 058a 892B      		or r24,r25
 1360 058c 01F0      		breq .L52
 123:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr3_compb_callback();
 1361               		.loc 3 123 0
 1362 058e 8091 0000 		lds r24,tc_tccr3_compb_callback
 1363 0592 9091 0000 		lds r25,tc_tccr3_compb_callback+1
 1364 0596 FC01      		movw r30,r24
 1365 0598 0995      		icall
 1366               	.L52:
 124:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 125:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 1367               		.loc 3 125 0
 1368 059a 0000      		nop
 1369               	/* epilogue start */
 1370 059c DF91      		pop r29
 1371 059e CF91      		pop r28
 1372 05a0 FF91      		pop r31
 1373 05a2 EF91      		pop r30
 1374 05a4 BF91      		pop r27
 1375 05a6 AF91      		pop r26
 1376 05a8 9F91      		pop r25
 1377 05aa 8F91      		pop r24
 1378 05ac 7F91      		pop r23
 1379 05ae 6F91      		pop r22
 1380 05b0 5F91      		pop r21
 1381 05b2 4F91      		pop r20
 1382 05b4 3F91      		pop r19
 1383 05b6 2F91      		pop r18
 1384 05b8 0F90      		pop r0
 1385 05ba 0092 5B00 		sts 91,r0
 1386 05be 0F90      		pop r0
 1387 05c0 0092 5F00 		sts 95,r0
 1388 05c4 0F90      		pop r0
 1389 05c6 1F90      		pop r1
 1390 05c8 1895      		reti
 1391               		.cfi_endproc
 1392               	.LFE101:
 1394               	.global	__vector_34
 1396               	__vector_34:
 1397               	.LFB102:
 126:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 127:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER3_COMPC_vect)
 128:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 1398               		.loc 3 128 0
 1399               		.cfi_startproc
 1400 05ca 1F92      		push r1
 1401               	.LCFI135:
 1402               		.cfi_def_cfa_offset 3
 1403               		.cfi_offset 1, -2
 1404 05cc 0F92      		push r0
 1405               	.LCFI136:
 1406               		.cfi_def_cfa_offset 4
 1407               		.cfi_offset 0, -3
 1408 05ce 0090 5F00 		lds r0,95
 1409 05d2 0F92      		push r0
 1410 05d4 1124      		clr __zero_reg__
 1411 05d6 0090 5B00 		lds r0,91
 1412 05da 0F92      		push r0
 1413 05dc 2F93      		push r18
 1414               	.LCFI137:
 1415               		.cfi_def_cfa_offset 5
 1416               		.cfi_offset 18, -4
 1417 05de 3F93      		push r19
 1418               	.LCFI138:
 1419               		.cfi_def_cfa_offset 6
 1420               		.cfi_offset 19, -5
 1421 05e0 4F93      		push r20
 1422               	.LCFI139:
 1423               		.cfi_def_cfa_offset 7
 1424               		.cfi_offset 20, -6
 1425 05e2 5F93      		push r21
 1426               	.LCFI140:
 1427               		.cfi_def_cfa_offset 8
 1428               		.cfi_offset 21, -7
 1429 05e4 6F93      		push r22
 1430               	.LCFI141:
 1431               		.cfi_def_cfa_offset 9
 1432               		.cfi_offset 22, -8
 1433 05e6 7F93      		push r23
 1434               	.LCFI142:
 1435               		.cfi_def_cfa_offset 10
 1436               		.cfi_offset 23, -9
 1437 05e8 8F93      		push r24
 1438               	.LCFI143:
 1439               		.cfi_def_cfa_offset 11
 1440               		.cfi_offset 24, -10
 1441 05ea 9F93      		push r25
 1442               	.LCFI144:
 1443               		.cfi_def_cfa_offset 12
 1444               		.cfi_offset 25, -11
 1445 05ec AF93      		push r26
 1446               	.LCFI145:
 1447               		.cfi_def_cfa_offset 13
 1448               		.cfi_offset 26, -12
 1449 05ee BF93      		push r27
 1450               	.LCFI146:
 1451               		.cfi_def_cfa_offset 14
 1452               		.cfi_offset 27, -13
 1453 05f0 EF93      		push r30
 1454               	.LCFI147:
 1455               		.cfi_def_cfa_offset 15
 1456               		.cfi_offset 30, -14
 1457 05f2 FF93      		push r31
 1458               	.LCFI148:
 1459               		.cfi_def_cfa_offset 16
 1460               		.cfi_offset 31, -15
 1461 05f4 CF93      		push r28
 1462               	.LCFI149:
 1463               		.cfi_def_cfa_offset 17
 1464               		.cfi_offset 28, -16
 1465 05f6 DF93      		push r29
 1466               	.LCFI150:
 1467               		.cfi_def_cfa_offset 18
 1468               		.cfi_offset 29, -17
 1469 05f8 CDB7      		in r28,__SP_L__
 1470 05fa DEB7      		in r29,__SP_H__
 1471               	.LCFI151:
 1472               		.cfi_def_cfa_register 28
 1473               	/* prologue: Signal */
 1474               	/* frame size = 0 */
 1475               	/* stack size = 18 */
 1476               	.L__stack_usage = 18
 129:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr3_compc_callback) {
 1477               		.loc 3 129 0
 1478 05fc 8091 0000 		lds r24,tc_tccr3_compc_callback
 1479 0600 9091 0000 		lds r25,tc_tccr3_compc_callback+1
 1480 0604 892B      		or r24,r25
 1481 0606 01F0      		breq .L55
 130:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr3_compc_callback();
 1482               		.loc 3 130 0
 1483 0608 8091 0000 		lds r24,tc_tccr3_compc_callback
 1484 060c 9091 0000 		lds r25,tc_tccr3_compc_callback+1
 1485 0610 FC01      		movw r30,r24
 1486 0612 0995      		icall
 1487               	.L55:
 131:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 132:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 1488               		.loc 3 132 0
 1489 0614 0000      		nop
 1490               	/* epilogue start */
 1491 0616 DF91      		pop r29
 1492 0618 CF91      		pop r28
 1493 061a FF91      		pop r31
 1494 061c EF91      		pop r30
 1495 061e BF91      		pop r27
 1496 0620 AF91      		pop r26
 1497 0622 9F91      		pop r25
 1498 0624 8F91      		pop r24
 1499 0626 7F91      		pop r23
 1500 0628 6F91      		pop r22
 1501 062a 5F91      		pop r21
 1502 062c 4F91      		pop r20
 1503 062e 3F91      		pop r19
 1504 0630 2F91      		pop r18
 1505 0632 0F90      		pop r0
 1506 0634 0092 5B00 		sts 91,r0
 1507 0638 0F90      		pop r0
 1508 063a 0092 5F00 		sts 95,r0
 1509 063e 0F90      		pop r0
 1510 0640 1F90      		pop r1
 1511 0642 1895      		reti
 1512               		.cfi_endproc
 1513               	.LFE102:
 1515               		.section	.bss.tc_tccr4_ovf_callback,"aw",@nobits
 1518               	tc_tccr4_ovf_callback:
 1519 0000 0000      		.zero	2
 1520               		.section	.bss.tc_tccr4_compa_callback,"aw",@nobits
 1523               	tc_tccr4_compa_callback:
 1524 0000 0000      		.zero	2
 1525               		.section	.bss.tc_tccr4_compb_callback,"aw",@nobits
 1528               	tc_tccr4_compb_callback:
 1529 0000 0000      		.zero	2
 1530               		.section	.bss.tc_tccr4_compc_callback,"aw",@nobits
 1533               	tc_tccr4_compc_callback:
 1534 0000 0000      		.zero	2
 1535               		.text
 1536               	.global	__vector_45
 1538               	__vector_45:
 1539               	.LFB103:
 133:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 134:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /* !  Local storage of Timer Counter  TCC4 interrupt callback function */
 135:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr4_ovf_callback;
 136:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr4_compa_callback;
 137:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr4_compb_callback;
 138:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr4_compc_callback;
 139:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 140:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER4_OVF_vect)
 141:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 1540               		.loc 3 141 0
 1541               		.cfi_startproc
 1542 0644 1F92      		push r1
 1543               	.LCFI152:
 1544               		.cfi_def_cfa_offset 3
 1545               		.cfi_offset 1, -2
 1546 0646 0F92      		push r0
 1547               	.LCFI153:
 1548               		.cfi_def_cfa_offset 4
 1549               		.cfi_offset 0, -3
 1550 0648 0090 5F00 		lds r0,95
 1551 064c 0F92      		push r0
 1552 064e 1124      		clr __zero_reg__
 1553 0650 0090 5B00 		lds r0,91
 1554 0654 0F92      		push r0
 1555 0656 2F93      		push r18
 1556               	.LCFI154:
 1557               		.cfi_def_cfa_offset 5
 1558               		.cfi_offset 18, -4
 1559 0658 3F93      		push r19
 1560               	.LCFI155:
 1561               		.cfi_def_cfa_offset 6
 1562               		.cfi_offset 19, -5
 1563 065a 4F93      		push r20
 1564               	.LCFI156:
 1565               		.cfi_def_cfa_offset 7
 1566               		.cfi_offset 20, -6
 1567 065c 5F93      		push r21
 1568               	.LCFI157:
 1569               		.cfi_def_cfa_offset 8
 1570               		.cfi_offset 21, -7
 1571 065e 6F93      		push r22
 1572               	.LCFI158:
 1573               		.cfi_def_cfa_offset 9
 1574               		.cfi_offset 22, -8
 1575 0660 7F93      		push r23
 1576               	.LCFI159:
 1577               		.cfi_def_cfa_offset 10
 1578               		.cfi_offset 23, -9
 1579 0662 8F93      		push r24
 1580               	.LCFI160:
 1581               		.cfi_def_cfa_offset 11
 1582               		.cfi_offset 24, -10
 1583 0664 9F93      		push r25
 1584               	.LCFI161:
 1585               		.cfi_def_cfa_offset 12
 1586               		.cfi_offset 25, -11
 1587 0666 AF93      		push r26
 1588               	.LCFI162:
 1589               		.cfi_def_cfa_offset 13
 1590               		.cfi_offset 26, -12
 1591 0668 BF93      		push r27
 1592               	.LCFI163:
 1593               		.cfi_def_cfa_offset 14
 1594               		.cfi_offset 27, -13
 1595 066a EF93      		push r30
 1596               	.LCFI164:
 1597               		.cfi_def_cfa_offset 15
 1598               		.cfi_offset 30, -14
 1599 066c FF93      		push r31
 1600               	.LCFI165:
 1601               		.cfi_def_cfa_offset 16
 1602               		.cfi_offset 31, -15
 1603 066e CF93      		push r28
 1604               	.LCFI166:
 1605               		.cfi_def_cfa_offset 17
 1606               		.cfi_offset 28, -16
 1607 0670 DF93      		push r29
 1608               	.LCFI167:
 1609               		.cfi_def_cfa_offset 18
 1610               		.cfi_offset 29, -17
 1611 0672 CDB7      		in r28,__SP_L__
 1612 0674 DEB7      		in r29,__SP_H__
 1613               	.LCFI168:
 1614               		.cfi_def_cfa_register 28
 1615               	/* prologue: Signal */
 1616               	/* frame size = 0 */
 1617               	/* stack size = 18 */
 1618               	.L__stack_usage = 18
 142:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr4_ovf_callback) {
 1619               		.loc 3 142 0
 1620 0676 8091 0000 		lds r24,tc_tccr4_ovf_callback
 1621 067a 9091 0000 		lds r25,tc_tccr4_ovf_callback+1
 1622 067e 892B      		or r24,r25
 1623 0680 01F0      		breq .L58
 143:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_ovf_callback();
 1624               		.loc 3 143 0
 1625 0682 8091 0000 		lds r24,tc_tccr4_ovf_callback
 1626 0686 9091 0000 		lds r25,tc_tccr4_ovf_callback+1
 1627 068a FC01      		movw r30,r24
 1628 068c 0995      		icall
 1629               	.L58:
 144:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 145:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 1630               		.loc 3 145 0
 1631 068e 0000      		nop
 1632               	/* epilogue start */
 1633 0690 DF91      		pop r29
 1634 0692 CF91      		pop r28
 1635 0694 FF91      		pop r31
 1636 0696 EF91      		pop r30
 1637 0698 BF91      		pop r27
 1638 069a AF91      		pop r26
 1639 069c 9F91      		pop r25
 1640 069e 8F91      		pop r24
 1641 06a0 7F91      		pop r23
 1642 06a2 6F91      		pop r22
 1643 06a4 5F91      		pop r21
 1644 06a6 4F91      		pop r20
 1645 06a8 3F91      		pop r19
 1646 06aa 2F91      		pop r18
 1647 06ac 0F90      		pop r0
 1648 06ae 0092 5B00 		sts 91,r0
 1649 06b2 0F90      		pop r0
 1650 06b4 0092 5F00 		sts 95,r0
 1651 06b8 0F90      		pop r0
 1652 06ba 1F90      		pop r1
 1653 06bc 1895      		reti
 1654               		.cfi_endproc
 1655               	.LFE103:
 1657               	.global	__vector_42
 1659               	__vector_42:
 1660               	.LFB104:
 146:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 147:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER4_COMPA_vect)
 148:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 1661               		.loc 3 148 0
 1662               		.cfi_startproc
 1663 06be 1F92      		push r1
 1664               	.LCFI169:
 1665               		.cfi_def_cfa_offset 3
 1666               		.cfi_offset 1, -2
 1667 06c0 0F92      		push r0
 1668               	.LCFI170:
 1669               		.cfi_def_cfa_offset 4
 1670               		.cfi_offset 0, -3
 1671 06c2 0090 5F00 		lds r0,95
 1672 06c6 0F92      		push r0
 1673 06c8 1124      		clr __zero_reg__
 1674 06ca 0090 5B00 		lds r0,91
 1675 06ce 0F92      		push r0
 1676 06d0 2F93      		push r18
 1677               	.LCFI171:
 1678               		.cfi_def_cfa_offset 5
 1679               		.cfi_offset 18, -4
 1680 06d2 3F93      		push r19
 1681               	.LCFI172:
 1682               		.cfi_def_cfa_offset 6
 1683               		.cfi_offset 19, -5
 1684 06d4 4F93      		push r20
 1685               	.LCFI173:
 1686               		.cfi_def_cfa_offset 7
 1687               		.cfi_offset 20, -6
 1688 06d6 5F93      		push r21
 1689               	.LCFI174:
 1690               		.cfi_def_cfa_offset 8
 1691               		.cfi_offset 21, -7
 1692 06d8 6F93      		push r22
 1693               	.LCFI175:
 1694               		.cfi_def_cfa_offset 9
 1695               		.cfi_offset 22, -8
 1696 06da 7F93      		push r23
 1697               	.LCFI176:
 1698               		.cfi_def_cfa_offset 10
 1699               		.cfi_offset 23, -9
 1700 06dc 8F93      		push r24
 1701               	.LCFI177:
 1702               		.cfi_def_cfa_offset 11
 1703               		.cfi_offset 24, -10
 1704 06de 9F93      		push r25
 1705               	.LCFI178:
 1706               		.cfi_def_cfa_offset 12
 1707               		.cfi_offset 25, -11
 1708 06e0 AF93      		push r26
 1709               	.LCFI179:
 1710               		.cfi_def_cfa_offset 13
 1711               		.cfi_offset 26, -12
 1712 06e2 BF93      		push r27
 1713               	.LCFI180:
 1714               		.cfi_def_cfa_offset 14
 1715               		.cfi_offset 27, -13
 1716 06e4 EF93      		push r30
 1717               	.LCFI181:
 1718               		.cfi_def_cfa_offset 15
 1719               		.cfi_offset 30, -14
 1720 06e6 FF93      		push r31
 1721               	.LCFI182:
 1722               		.cfi_def_cfa_offset 16
 1723               		.cfi_offset 31, -15
 1724 06e8 CF93      		push r28
 1725               	.LCFI183:
 1726               		.cfi_def_cfa_offset 17
 1727               		.cfi_offset 28, -16
 1728 06ea DF93      		push r29
 1729               	.LCFI184:
 1730               		.cfi_def_cfa_offset 18
 1731               		.cfi_offset 29, -17
 1732 06ec CDB7      		in r28,__SP_L__
 1733 06ee DEB7      		in r29,__SP_H__
 1734               	.LCFI185:
 1735               		.cfi_def_cfa_register 28
 1736               	/* prologue: Signal */
 1737               	/* frame size = 0 */
 1738               	/* stack size = 18 */
 1739               	.L__stack_usage = 18
 149:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr4_compa_callback) {
 1740               		.loc 3 149 0
 1741 06f0 8091 0000 		lds r24,tc_tccr4_compa_callback
 1742 06f4 9091 0000 		lds r25,tc_tccr4_compa_callback+1
 1743 06f8 892B      		or r24,r25
 1744 06fa 01F0      		breq .L61
 150:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compa_callback();
 1745               		.loc 3 150 0
 1746 06fc 8091 0000 		lds r24,tc_tccr4_compa_callback
 1747 0700 9091 0000 		lds r25,tc_tccr4_compa_callback+1
 1748 0704 FC01      		movw r30,r24
 1749 0706 0995      		icall
 1750               	.L61:
 151:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 152:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 1751               		.loc 3 152 0
 1752 0708 0000      		nop
 1753               	/* epilogue start */
 1754 070a DF91      		pop r29
 1755 070c CF91      		pop r28
 1756 070e FF91      		pop r31
 1757 0710 EF91      		pop r30
 1758 0712 BF91      		pop r27
 1759 0714 AF91      		pop r26
 1760 0716 9F91      		pop r25
 1761 0718 8F91      		pop r24
 1762 071a 7F91      		pop r23
 1763 071c 6F91      		pop r22
 1764 071e 5F91      		pop r21
 1765 0720 4F91      		pop r20
 1766 0722 3F91      		pop r19
 1767 0724 2F91      		pop r18
 1768 0726 0F90      		pop r0
 1769 0728 0092 5B00 		sts 91,r0
 1770 072c 0F90      		pop r0
 1771 072e 0092 5F00 		sts 95,r0
 1772 0732 0F90      		pop r0
 1773 0734 1F90      		pop r1
 1774 0736 1895      		reti
 1775               		.cfi_endproc
 1776               	.LFE104:
 1778               	.global	__vector_43
 1780               	__vector_43:
 1781               	.LFB105:
 153:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 154:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER4_COMPB_vect)
 155:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 1782               		.loc 3 155 0
 1783               		.cfi_startproc
 1784 0738 1F92      		push r1
 1785               	.LCFI186:
 1786               		.cfi_def_cfa_offset 3
 1787               		.cfi_offset 1, -2
 1788 073a 0F92      		push r0
 1789               	.LCFI187:
 1790               		.cfi_def_cfa_offset 4
 1791               		.cfi_offset 0, -3
 1792 073c 0090 5F00 		lds r0,95
 1793 0740 0F92      		push r0
 1794 0742 1124      		clr __zero_reg__
 1795 0744 0090 5B00 		lds r0,91
 1796 0748 0F92      		push r0
 1797 074a 2F93      		push r18
 1798               	.LCFI188:
 1799               		.cfi_def_cfa_offset 5
 1800               		.cfi_offset 18, -4
 1801 074c 3F93      		push r19
 1802               	.LCFI189:
 1803               		.cfi_def_cfa_offset 6
 1804               		.cfi_offset 19, -5
 1805 074e 4F93      		push r20
 1806               	.LCFI190:
 1807               		.cfi_def_cfa_offset 7
 1808               		.cfi_offset 20, -6
 1809 0750 5F93      		push r21
 1810               	.LCFI191:
 1811               		.cfi_def_cfa_offset 8
 1812               		.cfi_offset 21, -7
 1813 0752 6F93      		push r22
 1814               	.LCFI192:
 1815               		.cfi_def_cfa_offset 9
 1816               		.cfi_offset 22, -8
 1817 0754 7F93      		push r23
 1818               	.LCFI193:
 1819               		.cfi_def_cfa_offset 10
 1820               		.cfi_offset 23, -9
 1821 0756 8F93      		push r24
 1822               	.LCFI194:
 1823               		.cfi_def_cfa_offset 11
 1824               		.cfi_offset 24, -10
 1825 0758 9F93      		push r25
 1826               	.LCFI195:
 1827               		.cfi_def_cfa_offset 12
 1828               		.cfi_offset 25, -11
 1829 075a AF93      		push r26
 1830               	.LCFI196:
 1831               		.cfi_def_cfa_offset 13
 1832               		.cfi_offset 26, -12
 1833 075c BF93      		push r27
 1834               	.LCFI197:
 1835               		.cfi_def_cfa_offset 14
 1836               		.cfi_offset 27, -13
 1837 075e EF93      		push r30
 1838               	.LCFI198:
 1839               		.cfi_def_cfa_offset 15
 1840               		.cfi_offset 30, -14
 1841 0760 FF93      		push r31
 1842               	.LCFI199:
 1843               		.cfi_def_cfa_offset 16
 1844               		.cfi_offset 31, -15
 1845 0762 CF93      		push r28
 1846               	.LCFI200:
 1847               		.cfi_def_cfa_offset 17
 1848               		.cfi_offset 28, -16
 1849 0764 DF93      		push r29
 1850               	.LCFI201:
 1851               		.cfi_def_cfa_offset 18
 1852               		.cfi_offset 29, -17
 1853 0766 CDB7      		in r28,__SP_L__
 1854 0768 DEB7      		in r29,__SP_H__
 1855               	.LCFI202:
 1856               		.cfi_def_cfa_register 28
 1857               	/* prologue: Signal */
 1858               	/* frame size = 0 */
 1859               	/* stack size = 18 */
 1860               	.L__stack_usage = 18
 156:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr4_compb_callback) {
 1861               		.loc 3 156 0
 1862 076a 8091 0000 		lds r24,tc_tccr4_compb_callback
 1863 076e 9091 0000 		lds r25,tc_tccr4_compb_callback+1
 1864 0772 892B      		or r24,r25
 1865 0774 01F0      		breq .L64
 157:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compb_callback();
 1866               		.loc 3 157 0
 1867 0776 8091 0000 		lds r24,tc_tccr4_compb_callback
 1868 077a 9091 0000 		lds r25,tc_tccr4_compb_callback+1
 1869 077e FC01      		movw r30,r24
 1870 0780 0995      		icall
 1871               	.L64:
 158:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 159:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 1872               		.loc 3 159 0
 1873 0782 0000      		nop
 1874               	/* epilogue start */
 1875 0784 DF91      		pop r29
 1876 0786 CF91      		pop r28
 1877 0788 FF91      		pop r31
 1878 078a EF91      		pop r30
 1879 078c BF91      		pop r27
 1880 078e AF91      		pop r26
 1881 0790 9F91      		pop r25
 1882 0792 8F91      		pop r24
 1883 0794 7F91      		pop r23
 1884 0796 6F91      		pop r22
 1885 0798 5F91      		pop r21
 1886 079a 4F91      		pop r20
 1887 079c 3F91      		pop r19
 1888 079e 2F91      		pop r18
 1889 07a0 0F90      		pop r0
 1890 07a2 0092 5B00 		sts 91,r0
 1891 07a6 0F90      		pop r0
 1892 07a8 0092 5F00 		sts 95,r0
 1893 07ac 0F90      		pop r0
 1894 07ae 1F90      		pop r1
 1895 07b0 1895      		reti
 1896               		.cfi_endproc
 1897               	.LFE105:
 1899               	.global	__vector_44
 1901               	__vector_44:
 1902               	.LFB106:
 160:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 161:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER4_COMPC_vect)
 162:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 1903               		.loc 3 162 0
 1904               		.cfi_startproc
 1905 07b2 1F92      		push r1
 1906               	.LCFI203:
 1907               		.cfi_def_cfa_offset 3
 1908               		.cfi_offset 1, -2
 1909 07b4 0F92      		push r0
 1910               	.LCFI204:
 1911               		.cfi_def_cfa_offset 4
 1912               		.cfi_offset 0, -3
 1913 07b6 0090 5F00 		lds r0,95
 1914 07ba 0F92      		push r0
 1915 07bc 1124      		clr __zero_reg__
 1916 07be 0090 5B00 		lds r0,91
 1917 07c2 0F92      		push r0
 1918 07c4 2F93      		push r18
 1919               	.LCFI205:
 1920               		.cfi_def_cfa_offset 5
 1921               		.cfi_offset 18, -4
 1922 07c6 3F93      		push r19
 1923               	.LCFI206:
 1924               		.cfi_def_cfa_offset 6
 1925               		.cfi_offset 19, -5
 1926 07c8 4F93      		push r20
 1927               	.LCFI207:
 1928               		.cfi_def_cfa_offset 7
 1929               		.cfi_offset 20, -6
 1930 07ca 5F93      		push r21
 1931               	.LCFI208:
 1932               		.cfi_def_cfa_offset 8
 1933               		.cfi_offset 21, -7
 1934 07cc 6F93      		push r22
 1935               	.LCFI209:
 1936               		.cfi_def_cfa_offset 9
 1937               		.cfi_offset 22, -8
 1938 07ce 7F93      		push r23
 1939               	.LCFI210:
 1940               		.cfi_def_cfa_offset 10
 1941               		.cfi_offset 23, -9
 1942 07d0 8F93      		push r24
 1943               	.LCFI211:
 1944               		.cfi_def_cfa_offset 11
 1945               		.cfi_offset 24, -10
 1946 07d2 9F93      		push r25
 1947               	.LCFI212:
 1948               		.cfi_def_cfa_offset 12
 1949               		.cfi_offset 25, -11
 1950 07d4 AF93      		push r26
 1951               	.LCFI213:
 1952               		.cfi_def_cfa_offset 13
 1953               		.cfi_offset 26, -12
 1954 07d6 BF93      		push r27
 1955               	.LCFI214:
 1956               		.cfi_def_cfa_offset 14
 1957               		.cfi_offset 27, -13
 1958 07d8 EF93      		push r30
 1959               	.LCFI215:
 1960               		.cfi_def_cfa_offset 15
 1961               		.cfi_offset 30, -14
 1962 07da FF93      		push r31
 1963               	.LCFI216:
 1964               		.cfi_def_cfa_offset 16
 1965               		.cfi_offset 31, -15
 1966 07dc CF93      		push r28
 1967               	.LCFI217:
 1968               		.cfi_def_cfa_offset 17
 1969               		.cfi_offset 28, -16
 1970 07de DF93      		push r29
 1971               	.LCFI218:
 1972               		.cfi_def_cfa_offset 18
 1973               		.cfi_offset 29, -17
 1974 07e0 CDB7      		in r28,__SP_L__
 1975 07e2 DEB7      		in r29,__SP_H__
 1976               	.LCFI219:
 1977               		.cfi_def_cfa_register 28
 1978               	/* prologue: Signal */
 1979               	/* frame size = 0 */
 1980               	/* stack size = 18 */
 1981               	.L__stack_usage = 18
 163:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr4_compc_callback) {
 1982               		.loc 3 163 0
 1983 07e4 8091 0000 		lds r24,tc_tccr4_compc_callback
 1984 07e8 9091 0000 		lds r25,tc_tccr4_compc_callback+1
 1985 07ec 892B      		or r24,r25
 1986 07ee 01F0      		breq .L67
 164:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compc_callback();
 1987               		.loc 3 164 0
 1988 07f0 8091 0000 		lds r24,tc_tccr4_compc_callback
 1989 07f4 9091 0000 		lds r25,tc_tccr4_compc_callback+1
 1990 07f8 FC01      		movw r30,r24
 1991 07fa 0995      		icall
 1992               	.L67:
 165:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 166:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 1993               		.loc 3 166 0
 1994 07fc 0000      		nop
 1995               	/* epilogue start */
 1996 07fe DF91      		pop r29
 1997 0800 CF91      		pop r28
 1998 0802 FF91      		pop r31
 1999 0804 EF91      		pop r30
 2000 0806 BF91      		pop r27
 2001 0808 AF91      		pop r26
 2002 080a 9F91      		pop r25
 2003 080c 8F91      		pop r24
 2004 080e 7F91      		pop r23
 2005 0810 6F91      		pop r22
 2006 0812 5F91      		pop r21
 2007 0814 4F91      		pop r20
 2008 0816 3F91      		pop r19
 2009 0818 2F91      		pop r18
 2010 081a 0F90      		pop r0
 2011 081c 0092 5B00 		sts 91,r0
 2012 0820 0F90      		pop r0
 2013 0822 0092 5F00 		sts 95,r0
 2014 0826 0F90      		pop r0
 2015 0828 1F90      		pop r1
 2016 082a 1895      		reti
 2017               		.cfi_endproc
 2018               	.LFE106:
 2020               		.section	.bss.tc_tccr5_ovf_callback,"aw",@nobits
 2023               	tc_tccr5_ovf_callback:
 2024 0000 0000      		.zero	2
 2025               		.section	.bss.tc_tccr5_compa_callback,"aw",@nobits
 2028               	tc_tccr5_compa_callback:
 2029 0000 0000      		.zero	2
 2030               		.section	.bss.tc_tccr5_compb_callback,"aw",@nobits
 2033               	tc_tccr5_compb_callback:
 2034 0000 0000      		.zero	2
 2035               		.section	.bss.tc_tccr5_compc_callback,"aw",@nobits
 2038               	tc_tccr5_compc_callback:
 2039 0000 0000      		.zero	2
 2040               		.text
 2041               	.global	__vector_50
 2043               	__vector_50:
 2044               	.LFB107:
 167:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 168:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** /* !  Local storage of Timer Counter  TCC5 interrupt callback function */
 169:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr5_ovf_callback;
 170:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr5_compa_callback;
 171:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr5_compb_callback;
 172:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** static tc_callback_t tc_tccr5_compc_callback;
 173:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 174:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER5_OVF_vect)
 175:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2045               		.loc 3 175 0
 2046               		.cfi_startproc
 2047 082c 1F92      		push r1
 2048               	.LCFI220:
 2049               		.cfi_def_cfa_offset 3
 2050               		.cfi_offset 1, -2
 2051 082e 0F92      		push r0
 2052               	.LCFI221:
 2053               		.cfi_def_cfa_offset 4
 2054               		.cfi_offset 0, -3
 2055 0830 0090 5F00 		lds r0,95
 2056 0834 0F92      		push r0
 2057 0836 1124      		clr __zero_reg__
 2058 0838 0090 5B00 		lds r0,91
 2059 083c 0F92      		push r0
 2060 083e 2F93      		push r18
 2061               	.LCFI222:
 2062               		.cfi_def_cfa_offset 5
 2063               		.cfi_offset 18, -4
 2064 0840 3F93      		push r19
 2065               	.LCFI223:
 2066               		.cfi_def_cfa_offset 6
 2067               		.cfi_offset 19, -5
 2068 0842 4F93      		push r20
 2069               	.LCFI224:
 2070               		.cfi_def_cfa_offset 7
 2071               		.cfi_offset 20, -6
 2072 0844 5F93      		push r21
 2073               	.LCFI225:
 2074               		.cfi_def_cfa_offset 8
 2075               		.cfi_offset 21, -7
 2076 0846 6F93      		push r22
 2077               	.LCFI226:
 2078               		.cfi_def_cfa_offset 9
 2079               		.cfi_offset 22, -8
 2080 0848 7F93      		push r23
 2081               	.LCFI227:
 2082               		.cfi_def_cfa_offset 10
 2083               		.cfi_offset 23, -9
 2084 084a 8F93      		push r24
 2085               	.LCFI228:
 2086               		.cfi_def_cfa_offset 11
 2087               		.cfi_offset 24, -10
 2088 084c 9F93      		push r25
 2089               	.LCFI229:
 2090               		.cfi_def_cfa_offset 12
 2091               		.cfi_offset 25, -11
 2092 084e AF93      		push r26
 2093               	.LCFI230:
 2094               		.cfi_def_cfa_offset 13
 2095               		.cfi_offset 26, -12
 2096 0850 BF93      		push r27
 2097               	.LCFI231:
 2098               		.cfi_def_cfa_offset 14
 2099               		.cfi_offset 27, -13
 2100 0852 EF93      		push r30
 2101               	.LCFI232:
 2102               		.cfi_def_cfa_offset 15
 2103               		.cfi_offset 30, -14
 2104 0854 FF93      		push r31
 2105               	.LCFI233:
 2106               		.cfi_def_cfa_offset 16
 2107               		.cfi_offset 31, -15
 2108 0856 CF93      		push r28
 2109               	.LCFI234:
 2110               		.cfi_def_cfa_offset 17
 2111               		.cfi_offset 28, -16
 2112 0858 DF93      		push r29
 2113               	.LCFI235:
 2114               		.cfi_def_cfa_offset 18
 2115               		.cfi_offset 29, -17
 2116 085a CDB7      		in r28,__SP_L__
 2117 085c DEB7      		in r29,__SP_H__
 2118               	.LCFI236:
 2119               		.cfi_def_cfa_register 28
 2120               	/* prologue: Signal */
 2121               	/* frame size = 0 */
 2122               	/* stack size = 18 */
 2123               	.L__stack_usage = 18
 176:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr5_ovf_callback) {
 2124               		.loc 3 176 0
 2125 085e 8091 0000 		lds r24,tc_tccr5_ovf_callback
 2126 0862 9091 0000 		lds r25,tc_tccr5_ovf_callback+1
 2127 0866 892B      		or r24,r25
 2128 0868 01F0      		breq .L70
 177:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_ovf_callback();
 2129               		.loc 3 177 0
 2130 086a 8091 0000 		lds r24,tc_tccr5_ovf_callback
 2131 086e 9091 0000 		lds r25,tc_tccr5_ovf_callback+1
 2132 0872 FC01      		movw r30,r24
 2133 0874 0995      		icall
 2134               	.L70:
 178:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 179:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2135               		.loc 3 179 0
 2136 0876 0000      		nop
 2137               	/* epilogue start */
 2138 0878 DF91      		pop r29
 2139 087a CF91      		pop r28
 2140 087c FF91      		pop r31
 2141 087e EF91      		pop r30
 2142 0880 BF91      		pop r27
 2143 0882 AF91      		pop r26
 2144 0884 9F91      		pop r25
 2145 0886 8F91      		pop r24
 2146 0888 7F91      		pop r23
 2147 088a 6F91      		pop r22
 2148 088c 5F91      		pop r21
 2149 088e 4F91      		pop r20
 2150 0890 3F91      		pop r19
 2151 0892 2F91      		pop r18
 2152 0894 0F90      		pop r0
 2153 0896 0092 5B00 		sts 91,r0
 2154 089a 0F90      		pop r0
 2155 089c 0092 5F00 		sts 95,r0
 2156 08a0 0F90      		pop r0
 2157 08a2 1F90      		pop r1
 2158 08a4 1895      		reti
 2159               		.cfi_endproc
 2160               	.LFE107:
 2162               	.global	__vector_47
 2164               	__vector_47:
 2165               	.LFB108:
 180:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 181:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER5_COMPA_vect)
 182:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2166               		.loc 3 182 0
 2167               		.cfi_startproc
 2168 08a6 1F92      		push r1
 2169               	.LCFI237:
 2170               		.cfi_def_cfa_offset 3
 2171               		.cfi_offset 1, -2
 2172 08a8 0F92      		push r0
 2173               	.LCFI238:
 2174               		.cfi_def_cfa_offset 4
 2175               		.cfi_offset 0, -3
 2176 08aa 0090 5F00 		lds r0,95
 2177 08ae 0F92      		push r0
 2178 08b0 1124      		clr __zero_reg__
 2179 08b2 0090 5B00 		lds r0,91
 2180 08b6 0F92      		push r0
 2181 08b8 2F93      		push r18
 2182               	.LCFI239:
 2183               		.cfi_def_cfa_offset 5
 2184               		.cfi_offset 18, -4
 2185 08ba 3F93      		push r19
 2186               	.LCFI240:
 2187               		.cfi_def_cfa_offset 6
 2188               		.cfi_offset 19, -5
 2189 08bc 4F93      		push r20
 2190               	.LCFI241:
 2191               		.cfi_def_cfa_offset 7
 2192               		.cfi_offset 20, -6
 2193 08be 5F93      		push r21
 2194               	.LCFI242:
 2195               		.cfi_def_cfa_offset 8
 2196               		.cfi_offset 21, -7
 2197 08c0 6F93      		push r22
 2198               	.LCFI243:
 2199               		.cfi_def_cfa_offset 9
 2200               		.cfi_offset 22, -8
 2201 08c2 7F93      		push r23
 2202               	.LCFI244:
 2203               		.cfi_def_cfa_offset 10
 2204               		.cfi_offset 23, -9
 2205 08c4 8F93      		push r24
 2206               	.LCFI245:
 2207               		.cfi_def_cfa_offset 11
 2208               		.cfi_offset 24, -10
 2209 08c6 9F93      		push r25
 2210               	.LCFI246:
 2211               		.cfi_def_cfa_offset 12
 2212               		.cfi_offset 25, -11
 2213 08c8 AF93      		push r26
 2214               	.LCFI247:
 2215               		.cfi_def_cfa_offset 13
 2216               		.cfi_offset 26, -12
 2217 08ca BF93      		push r27
 2218               	.LCFI248:
 2219               		.cfi_def_cfa_offset 14
 2220               		.cfi_offset 27, -13
 2221 08cc EF93      		push r30
 2222               	.LCFI249:
 2223               		.cfi_def_cfa_offset 15
 2224               		.cfi_offset 30, -14
 2225 08ce FF93      		push r31
 2226               	.LCFI250:
 2227               		.cfi_def_cfa_offset 16
 2228               		.cfi_offset 31, -15
 2229 08d0 CF93      		push r28
 2230               	.LCFI251:
 2231               		.cfi_def_cfa_offset 17
 2232               		.cfi_offset 28, -16
 2233 08d2 DF93      		push r29
 2234               	.LCFI252:
 2235               		.cfi_def_cfa_offset 18
 2236               		.cfi_offset 29, -17
 2237 08d4 CDB7      		in r28,__SP_L__
 2238 08d6 DEB7      		in r29,__SP_H__
 2239               	.LCFI253:
 2240               		.cfi_def_cfa_register 28
 2241               	/* prologue: Signal */
 2242               	/* frame size = 0 */
 2243               	/* stack size = 18 */
 2244               	.L__stack_usage = 18
 183:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr5_compa_callback) {
 2245               		.loc 3 183 0
 2246 08d8 8091 0000 		lds r24,tc_tccr5_compa_callback
 2247 08dc 9091 0000 		lds r25,tc_tccr5_compa_callback+1
 2248 08e0 892B      		or r24,r25
 2249 08e2 01F0      		breq .L73
 184:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compa_callback();
 2250               		.loc 3 184 0
 2251 08e4 8091 0000 		lds r24,tc_tccr5_compa_callback
 2252 08e8 9091 0000 		lds r25,tc_tccr5_compa_callback+1
 2253 08ec FC01      		movw r30,r24
 2254 08ee 0995      		icall
 2255               	.L73:
 185:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 186:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2256               		.loc 3 186 0
 2257 08f0 0000      		nop
 2258               	/* epilogue start */
 2259 08f2 DF91      		pop r29
 2260 08f4 CF91      		pop r28
 2261 08f6 FF91      		pop r31
 2262 08f8 EF91      		pop r30
 2263 08fa BF91      		pop r27
 2264 08fc AF91      		pop r26
 2265 08fe 9F91      		pop r25
 2266 0900 8F91      		pop r24
 2267 0902 7F91      		pop r23
 2268 0904 6F91      		pop r22
 2269 0906 5F91      		pop r21
 2270 0908 4F91      		pop r20
 2271 090a 3F91      		pop r19
 2272 090c 2F91      		pop r18
 2273 090e 0F90      		pop r0
 2274 0910 0092 5B00 		sts 91,r0
 2275 0914 0F90      		pop r0
 2276 0916 0092 5F00 		sts 95,r0
 2277 091a 0F90      		pop r0
 2278 091c 1F90      		pop r1
 2279 091e 1895      		reti
 2280               		.cfi_endproc
 2281               	.LFE108:
 2283               	.global	__vector_48
 2285               	__vector_48:
 2286               	.LFB109:
 187:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 188:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER5_COMPB_vect)
 189:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2287               		.loc 3 189 0
 2288               		.cfi_startproc
 2289 0920 1F92      		push r1
 2290               	.LCFI254:
 2291               		.cfi_def_cfa_offset 3
 2292               		.cfi_offset 1, -2
 2293 0922 0F92      		push r0
 2294               	.LCFI255:
 2295               		.cfi_def_cfa_offset 4
 2296               		.cfi_offset 0, -3
 2297 0924 0090 5F00 		lds r0,95
 2298 0928 0F92      		push r0
 2299 092a 1124      		clr __zero_reg__
 2300 092c 0090 5B00 		lds r0,91
 2301 0930 0F92      		push r0
 2302 0932 2F93      		push r18
 2303               	.LCFI256:
 2304               		.cfi_def_cfa_offset 5
 2305               		.cfi_offset 18, -4
 2306 0934 3F93      		push r19
 2307               	.LCFI257:
 2308               		.cfi_def_cfa_offset 6
 2309               		.cfi_offset 19, -5
 2310 0936 4F93      		push r20
 2311               	.LCFI258:
 2312               		.cfi_def_cfa_offset 7
 2313               		.cfi_offset 20, -6
 2314 0938 5F93      		push r21
 2315               	.LCFI259:
 2316               		.cfi_def_cfa_offset 8
 2317               		.cfi_offset 21, -7
 2318 093a 6F93      		push r22
 2319               	.LCFI260:
 2320               		.cfi_def_cfa_offset 9
 2321               		.cfi_offset 22, -8
 2322 093c 7F93      		push r23
 2323               	.LCFI261:
 2324               		.cfi_def_cfa_offset 10
 2325               		.cfi_offset 23, -9
 2326 093e 8F93      		push r24
 2327               	.LCFI262:
 2328               		.cfi_def_cfa_offset 11
 2329               		.cfi_offset 24, -10
 2330 0940 9F93      		push r25
 2331               	.LCFI263:
 2332               		.cfi_def_cfa_offset 12
 2333               		.cfi_offset 25, -11
 2334 0942 AF93      		push r26
 2335               	.LCFI264:
 2336               		.cfi_def_cfa_offset 13
 2337               		.cfi_offset 26, -12
 2338 0944 BF93      		push r27
 2339               	.LCFI265:
 2340               		.cfi_def_cfa_offset 14
 2341               		.cfi_offset 27, -13
 2342 0946 EF93      		push r30
 2343               	.LCFI266:
 2344               		.cfi_def_cfa_offset 15
 2345               		.cfi_offset 30, -14
 2346 0948 FF93      		push r31
 2347               	.LCFI267:
 2348               		.cfi_def_cfa_offset 16
 2349               		.cfi_offset 31, -15
 2350 094a CF93      		push r28
 2351               	.LCFI268:
 2352               		.cfi_def_cfa_offset 17
 2353               		.cfi_offset 28, -16
 2354 094c DF93      		push r29
 2355               	.LCFI269:
 2356               		.cfi_def_cfa_offset 18
 2357               		.cfi_offset 29, -17
 2358 094e CDB7      		in r28,__SP_L__
 2359 0950 DEB7      		in r29,__SP_H__
 2360               	.LCFI270:
 2361               		.cfi_def_cfa_register 28
 2362               	/* prologue: Signal */
 2363               	/* frame size = 0 */
 2364               	/* stack size = 18 */
 2365               	.L__stack_usage = 18
 190:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr5_compb_callback) {
 2366               		.loc 3 190 0
 2367 0952 8091 0000 		lds r24,tc_tccr5_compb_callback
 2368 0956 9091 0000 		lds r25,tc_tccr5_compb_callback+1
 2369 095a 892B      		or r24,r25
 2370 095c 01F0      		breq .L76
 191:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compb_callback();
 2371               		.loc 3 191 0
 2372 095e 8091 0000 		lds r24,tc_tccr5_compb_callback
 2373 0962 9091 0000 		lds r25,tc_tccr5_compb_callback+1
 2374 0966 FC01      		movw r30,r24
 2375 0968 0995      		icall
 2376               	.L76:
 192:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 193:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2377               		.loc 3 193 0
 2378 096a 0000      		nop
 2379               	/* epilogue start */
 2380 096c DF91      		pop r29
 2381 096e CF91      		pop r28
 2382 0970 FF91      		pop r31
 2383 0972 EF91      		pop r30
 2384 0974 BF91      		pop r27
 2385 0976 AF91      		pop r26
 2386 0978 9F91      		pop r25
 2387 097a 8F91      		pop r24
 2388 097c 7F91      		pop r23
 2389 097e 6F91      		pop r22
 2390 0980 5F91      		pop r21
 2391 0982 4F91      		pop r20
 2392 0984 3F91      		pop r19
 2393 0986 2F91      		pop r18
 2394 0988 0F90      		pop r0
 2395 098a 0092 5B00 		sts 91,r0
 2396 098e 0F90      		pop r0
 2397 0990 0092 5F00 		sts 95,r0
 2398 0994 0F90      		pop r0
 2399 0996 1F90      		pop r1
 2400 0998 1895      		reti
 2401               		.cfi_endproc
 2402               	.LFE109:
 2404               	.global	__vector_49
 2406               	__vector_49:
 2407               	.LFB110:
 194:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 195:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** ISR(TIMER5_COMPC_vect)
 196:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2408               		.loc 3 196 0
 2409               		.cfi_startproc
 2410 099a 1F92      		push r1
 2411               	.LCFI271:
 2412               		.cfi_def_cfa_offset 3
 2413               		.cfi_offset 1, -2
 2414 099c 0F92      		push r0
 2415               	.LCFI272:
 2416               		.cfi_def_cfa_offset 4
 2417               		.cfi_offset 0, -3
 2418 099e 0090 5F00 		lds r0,95
 2419 09a2 0F92      		push r0
 2420 09a4 1124      		clr __zero_reg__
 2421 09a6 0090 5B00 		lds r0,91
 2422 09aa 0F92      		push r0
 2423 09ac 2F93      		push r18
 2424               	.LCFI273:
 2425               		.cfi_def_cfa_offset 5
 2426               		.cfi_offset 18, -4
 2427 09ae 3F93      		push r19
 2428               	.LCFI274:
 2429               		.cfi_def_cfa_offset 6
 2430               		.cfi_offset 19, -5
 2431 09b0 4F93      		push r20
 2432               	.LCFI275:
 2433               		.cfi_def_cfa_offset 7
 2434               		.cfi_offset 20, -6
 2435 09b2 5F93      		push r21
 2436               	.LCFI276:
 2437               		.cfi_def_cfa_offset 8
 2438               		.cfi_offset 21, -7
 2439 09b4 6F93      		push r22
 2440               	.LCFI277:
 2441               		.cfi_def_cfa_offset 9
 2442               		.cfi_offset 22, -8
 2443 09b6 7F93      		push r23
 2444               	.LCFI278:
 2445               		.cfi_def_cfa_offset 10
 2446               		.cfi_offset 23, -9
 2447 09b8 8F93      		push r24
 2448               	.LCFI279:
 2449               		.cfi_def_cfa_offset 11
 2450               		.cfi_offset 24, -10
 2451 09ba 9F93      		push r25
 2452               	.LCFI280:
 2453               		.cfi_def_cfa_offset 12
 2454               		.cfi_offset 25, -11
 2455 09bc AF93      		push r26
 2456               	.LCFI281:
 2457               		.cfi_def_cfa_offset 13
 2458               		.cfi_offset 26, -12
 2459 09be BF93      		push r27
 2460               	.LCFI282:
 2461               		.cfi_def_cfa_offset 14
 2462               		.cfi_offset 27, -13
 2463 09c0 EF93      		push r30
 2464               	.LCFI283:
 2465               		.cfi_def_cfa_offset 15
 2466               		.cfi_offset 30, -14
 2467 09c2 FF93      		push r31
 2468               	.LCFI284:
 2469               		.cfi_def_cfa_offset 16
 2470               		.cfi_offset 31, -15
 2471 09c4 CF93      		push r28
 2472               	.LCFI285:
 2473               		.cfi_def_cfa_offset 17
 2474               		.cfi_offset 28, -16
 2475 09c6 DF93      		push r29
 2476               	.LCFI286:
 2477               		.cfi_def_cfa_offset 18
 2478               		.cfi_offset 29, -17
 2479 09c8 CDB7      		in r28,__SP_L__
 2480 09ca DEB7      		in r29,__SP_H__
 2481               	.LCFI287:
 2482               		.cfi_def_cfa_register 28
 2483               	/* prologue: Signal */
 2484               	/* frame size = 0 */
 2485               	/* stack size = 18 */
 2486               	.L__stack_usage = 18
 197:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if (tc_tccr5_compc_callback) {
 2487               		.loc 3 197 0
 2488 09cc 8091 0000 		lds r24,tc_tccr5_compc_callback
 2489 09d0 9091 0000 		lds r25,tc_tccr5_compc_callback+1
 2490 09d4 892B      		or r24,r25
 2491 09d6 01F0      		breq .L79
 198:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compc_callback();
 2492               		.loc 3 198 0
 2493 09d8 8091 0000 		lds r24,tc_tccr5_compc_callback
 2494 09dc 9091 0000 		lds r25,tc_tccr5_compc_callback+1
 2495 09e0 FC01      		movw r30,r24
 2496 09e2 0995      		icall
 2497               	.L79:
 199:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	}
 200:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2498               		.loc 3 200 0
 2499 09e4 0000      		nop
 2500               	/* epilogue start */
 2501 09e6 DF91      		pop r29
 2502 09e8 CF91      		pop r28
 2503 09ea FF91      		pop r31
 2504 09ec EF91      		pop r30
 2505 09ee BF91      		pop r27
 2506 09f0 AF91      		pop r26
 2507 09f2 9F91      		pop r25
 2508 09f4 8F91      		pop r24
 2509 09f6 7F91      		pop r23
 2510 09f8 6F91      		pop r22
 2511 09fa 5F91      		pop r21
 2512 09fc 4F91      		pop r20
 2513 09fe 3F91      		pop r19
 2514 0a00 2F91      		pop r18
 2515 0a02 0F90      		pop r0
 2516 0a04 0092 5B00 		sts 91,r0
 2517 0a08 0F90      		pop r0
 2518 0a0a 0092 5F00 		sts 95,r0
 2519 0a0e 0F90      		pop r0
 2520 0a10 1F90      		pop r1
 2521 0a12 1895      		reti
 2522               		.cfi_endproc
 2523               	.LFE110:
 2525               	.global	tc_enable
 2527               	tc_enable:
 2528               	.LFB111:
 201:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 202:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** void tc_enable(volatile void *tc)
 203:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2529               		.loc 3 203 0
 2530               		.cfi_startproc
 2531 0a14 CF93      		push r28
 2532               	.LCFI288:
 2533               		.cfi_def_cfa_offset 3
 2534               		.cfi_offset 28, -2
 2535 0a16 DF93      		push r29
 2536               	.LCFI289:
 2537               		.cfi_def_cfa_offset 4
 2538               		.cfi_offset 29, -3
 2539 0a18 00D0      		rcall .
 2540 0a1a 1F92      		push __zero_reg__
 2541               	.LCFI290:
 2542               		.cfi_def_cfa_offset 7
 2543 0a1c CDB7      		in r28,__SP_L__
 2544 0a1e DEB7      		in r29,__SP_H__
 2545               	.LCFI291:
 2546               		.cfi_def_cfa_register 28
 2547               	/* prologue: function */
 2548               	/* frame size = 3 */
 2549               	/* stack size = 5 */
 2550               	.L__stack_usage = 5
 2551 0a20 9B83      		std Y+3,r25
 2552 0a22 8A83      		std Y+2,r24
 204:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	irqflags_t iflags = cpu_irq_save();
 2553               		.loc 3 204 0
 2554 0a24 0E94 0000 		call cpu_irq_save
 2555 0a28 8983      		std Y+1,r24
 205:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 206:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	sysclk_enable_peripheral_clock(tc);
 2556               		.loc 3 206 0
 2557 0a2a 8A81      		ldd r24,Y+2
 2558 0a2c 9B81      		ldd r25,Y+3
 2559 0a2e 0E94 0000 		call sysclk_enable_peripheral_clock
 207:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 208:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	cpu_irq_restore(iflags);
 2560               		.loc 3 208 0
 2561 0a32 8981      		ldd r24,Y+1
 2562 0a34 0E94 0000 		call cpu_irq_restore
 209:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2563               		.loc 3 209 0
 2564 0a38 0000      		nop
 2565               	/* epilogue start */
 2566 0a3a 0F90      		pop __tmp_reg__
 2567 0a3c 0F90      		pop __tmp_reg__
 2568 0a3e 0F90      		pop __tmp_reg__
 2569 0a40 DF91      		pop r29
 2570 0a42 CF91      		pop r28
 2571 0a44 0895      		ret
 2572               		.cfi_endproc
 2573               	.LFE111:
 2575               	.global	tc_disable
 2577               	tc_disable:
 2578               	.LFB112:
 210:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 211:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** void tc_disable(volatile void *tc)
 212:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2579               		.loc 3 212 0
 2580               		.cfi_startproc
 2581 0a46 CF93      		push r28
 2582               	.LCFI292:
 2583               		.cfi_def_cfa_offset 3
 2584               		.cfi_offset 28, -2
 2585 0a48 DF93      		push r29
 2586               	.LCFI293:
 2587               		.cfi_def_cfa_offset 4
 2588               		.cfi_offset 29, -3
 2589 0a4a 00D0      		rcall .
 2590 0a4c 1F92      		push __zero_reg__
 2591               	.LCFI294:
 2592               		.cfi_def_cfa_offset 7
 2593 0a4e CDB7      		in r28,__SP_L__
 2594 0a50 DEB7      		in r29,__SP_H__
 2595               	.LCFI295:
 2596               		.cfi_def_cfa_register 28
 2597               	/* prologue: function */
 2598               	/* frame size = 3 */
 2599               	/* stack size = 5 */
 2600               	.L__stack_usage = 5
 2601 0a52 9B83      		std Y+3,r25
 2602 0a54 8A83      		std Y+2,r24
 213:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	irqflags_t iflags = cpu_irq_save();
 2603               		.loc 3 213 0
 2604 0a56 0E94 0000 		call cpu_irq_save
 2605 0a5a 8983      		std Y+1,r24
 214:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 215:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	sysclk_disable_peripheral_clock(tc);
 2606               		.loc 3 215 0
 2607 0a5c 8A81      		ldd r24,Y+2
 2608 0a5e 9B81      		ldd r25,Y+3
 2609 0a60 0E94 0000 		call sysclk_disable_peripheral_clock
 216:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 217:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	cpu_irq_restore(iflags);
 2610               		.loc 3 217 0
 2611 0a64 8981      		ldd r24,Y+1
 2612 0a66 0E94 0000 		call cpu_irq_restore
 218:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2613               		.loc 3 218 0
 2614 0a6a 0000      		nop
 2615               	/* epilogue start */
 2616 0a6c 0F90      		pop __tmp_reg__
 2617 0a6e 0F90      		pop __tmp_reg__
 2618 0a70 0F90      		pop __tmp_reg__
 2619 0a72 DF91      		pop r29
 2620 0a74 CF91      		pop r28
 2621 0a76 0895      		ret
 2622               		.cfi_endproc
 2623               	.LFE112:
 2625               	.global	tc_set_overflow_interrupt_callback
 2627               	tc_set_overflow_interrupt_callback:
 2628               	.LFB113:
 219:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 220:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** void tc_set_overflow_interrupt_callback(volatile void *tc,
 221:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_callback_t callback)
 222:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2629               		.loc 3 222 0
 2630               		.cfi_startproc
 2631 0a78 CF93      		push r28
 2632               	.LCFI296:
 2633               		.cfi_def_cfa_offset 3
 2634               		.cfi_offset 28, -2
 2635 0a7a DF93      		push r29
 2636               	.LCFI297:
 2637               		.cfi_def_cfa_offset 4
 2638               		.cfi_offset 29, -3
 2639 0a7c 00D0      		rcall .
 2640 0a7e 00D0      		rcall .
 2641               	.LCFI298:
 2642               		.cfi_def_cfa_offset 8
 2643 0a80 CDB7      		in r28,__SP_L__
 2644 0a82 DEB7      		in r29,__SP_H__
 2645               	.LCFI299:
 2646               		.cfi_def_cfa_register 28
 2647               	/* prologue: function */
 2648               	/* frame size = 4 */
 2649               	/* stack size = 6 */
 2650               	.L__stack_usage = 6
 2651 0a84 9A83      		std Y+2,r25
 2652 0a86 8983      		std Y+1,r24
 2653 0a88 7C83      		std Y+4,r23
 2654 0a8a 6B83      		std Y+3,r22
 223:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 2655               		.loc 3 223 0
 2656 0a8c 8981      		ldd r24,Y+1
 2657 0a8e 9A81      		ldd r25,Y+2
 2658 0a90 8038      		cpi r24,-128
 2659 0a92 9105      		cpc r25,__zero_reg__
 2660 0a94 01F4      		brne .L83
 224:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr1_ovf_callback = callback;
 2661               		.loc 3 224 0
 2662 0a96 8B81      		ldd r24,Y+3
 2663 0a98 9C81      		ldd r25,Y+4
 2664 0a9a 9093 0000 		sts tc_tccr1_ovf_callback+1,r25
 2665 0a9e 8093 0000 		sts tc_tccr1_ovf_callback,r24
 225:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 226:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr3_ovf_callback = callback;
 227:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 228:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_ovf_callback = callback;
 229:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 230:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_ovf_callback = callback;
 231:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else {}
 232:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2666               		.loc 3 232 0
 2667 0aa2 00C0      		rjmp .L87
 2668               	.L83:
 225:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 2669               		.loc 3 225 0
 2670 0aa4 8981      		ldd r24,Y+1
 2671 0aa6 9A81      		ldd r25,Y+2
 2672 0aa8 8039      		cpi r24,-112
 2673 0aaa 9105      		cpc r25,__zero_reg__
 2674 0aac 01F4      		brne .L85
 226:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 2675               		.loc 3 226 0
 2676 0aae 8B81      		ldd r24,Y+3
 2677 0ab0 9C81      		ldd r25,Y+4
 2678 0ab2 9093 0000 		sts tc_tccr3_ovf_callback+1,r25
 2679 0ab6 8093 0000 		sts tc_tccr3_ovf_callback,r24
 2680               		.loc 3 232 0
 2681 0aba 00C0      		rjmp .L87
 2682               	.L85:
 227:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_ovf_callback = callback;
 2683               		.loc 3 227 0
 2684 0abc 8981      		ldd r24,Y+1
 2685 0abe 9A81      		ldd r25,Y+2
 2686 0ac0 803A      		cpi r24,-96
 2687 0ac2 9105      		cpc r25,__zero_reg__
 2688 0ac4 01F4      		brne .L86
 228:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 2689               		.loc 3 228 0
 2690 0ac6 8B81      		ldd r24,Y+3
 2691 0ac8 9C81      		ldd r25,Y+4
 2692 0aca 9093 0000 		sts tc_tccr4_ovf_callback+1,r25
 2693 0ace 8093 0000 		sts tc_tccr4_ovf_callback,r24
 2694               		.loc 3 232 0
 2695 0ad2 00C0      		rjmp .L87
 2696               	.L86:
 229:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_ovf_callback = callback;
 2697               		.loc 3 229 0
 2698 0ad4 8981      		ldd r24,Y+1
 2699 0ad6 9A81      		ldd r25,Y+2
 2700 0ad8 8032      		cpi r24,32
 2701 0ada 9140      		sbci r25,1
 2702 0adc 01F4      		brne .L87
 230:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else {}
 2703               		.loc 3 230 0
 2704 0ade 8B81      		ldd r24,Y+3
 2705 0ae0 9C81      		ldd r25,Y+4
 2706 0ae2 9093 0000 		sts tc_tccr5_ovf_callback+1,r25
 2707 0ae6 8093 0000 		sts tc_tccr5_ovf_callback,r24
 2708               	.L87:
 2709               		.loc 3 232 0
 2710 0aea 0000      		nop
 2711               	/* epilogue start */
 2712 0aec 0F90      		pop __tmp_reg__
 2713 0aee 0F90      		pop __tmp_reg__
 2714 0af0 0F90      		pop __tmp_reg__
 2715 0af2 0F90      		pop __tmp_reg__
 2716 0af4 DF91      		pop r29
 2717 0af6 CF91      		pop r28
 2718 0af8 0895      		ret
 2719               		.cfi_endproc
 2720               	.LFE113:
 2722               	.global	tc_set_compa_interrupt_callback
 2724               	tc_set_compa_interrupt_callback:
 2725               	.LFB114:
 233:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 234:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
 235:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2726               		.loc 3 235 0
 2727               		.cfi_startproc
 2728 0afa CF93      		push r28
 2729               	.LCFI300:
 2730               		.cfi_def_cfa_offset 3
 2731               		.cfi_offset 28, -2
 2732 0afc DF93      		push r29
 2733               	.LCFI301:
 2734               		.cfi_def_cfa_offset 4
 2735               		.cfi_offset 29, -3
 2736 0afe 00D0      		rcall .
 2737 0b00 00D0      		rcall .
 2738               	.LCFI302:
 2739               		.cfi_def_cfa_offset 8
 2740 0b02 CDB7      		in r28,__SP_L__
 2741 0b04 DEB7      		in r29,__SP_H__
 2742               	.LCFI303:
 2743               		.cfi_def_cfa_register 28
 2744               	/* prologue: function */
 2745               	/* frame size = 4 */
 2746               	/* stack size = 6 */
 2747               	.L__stack_usage = 6
 2748 0b06 9A83      		std Y+2,r25
 2749 0b08 8983      		std Y+1,r24
 2750 0b0a 7C83      		std Y+4,r23
 2751 0b0c 6B83      		std Y+3,r22
 236:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 2752               		.loc 3 236 0
 2753 0b0e 8981      		ldd r24,Y+1
 2754 0b10 9A81      		ldd r25,Y+2
 2755 0b12 8038      		cpi r24,-128
 2756 0b14 9105      		cpc r25,__zero_reg__
 2757 0b16 01F4      		brne .L89
 237:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr1_compa_callback = callback;
 2758               		.loc 3 237 0
 2759 0b18 8B81      		ldd r24,Y+3
 2760 0b1a 9C81      		ldd r25,Y+4
 2761 0b1c 9093 0000 		sts tc_tccr1_compa_callback+1,r25
 2762 0b20 8093 0000 		sts tc_tccr1_compa_callback,r24
 238:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 239:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr3_compa_callback = callback;
 240:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 241:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compa_callback = callback;
 242:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 243:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compa_callback = callback;
 244:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else {}
 245:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2763               		.loc 3 245 0
 2764 0b24 00C0      		rjmp .L93
 2765               	.L89:
 238:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 2766               		.loc 3 238 0
 2767 0b26 8981      		ldd r24,Y+1
 2768 0b28 9A81      		ldd r25,Y+2
 2769 0b2a 8039      		cpi r24,-112
 2770 0b2c 9105      		cpc r25,__zero_reg__
 2771 0b2e 01F4      		brne .L91
 239:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 2772               		.loc 3 239 0
 2773 0b30 8B81      		ldd r24,Y+3
 2774 0b32 9C81      		ldd r25,Y+4
 2775 0b34 9093 0000 		sts tc_tccr3_compa_callback+1,r25
 2776 0b38 8093 0000 		sts tc_tccr3_compa_callback,r24
 2777               		.loc 3 245 0
 2778 0b3c 00C0      		rjmp .L93
 2779               	.L91:
 240:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compa_callback = callback;
 2780               		.loc 3 240 0
 2781 0b3e 8981      		ldd r24,Y+1
 2782 0b40 9A81      		ldd r25,Y+2
 2783 0b42 803A      		cpi r24,-96
 2784 0b44 9105      		cpc r25,__zero_reg__
 2785 0b46 01F4      		brne .L92
 241:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 2786               		.loc 3 241 0
 2787 0b48 8B81      		ldd r24,Y+3
 2788 0b4a 9C81      		ldd r25,Y+4
 2789 0b4c 9093 0000 		sts tc_tccr4_compa_callback+1,r25
 2790 0b50 8093 0000 		sts tc_tccr4_compa_callback,r24
 2791               		.loc 3 245 0
 2792 0b54 00C0      		rjmp .L93
 2793               	.L92:
 242:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compa_callback = callback;
 2794               		.loc 3 242 0
 2795 0b56 8981      		ldd r24,Y+1
 2796 0b58 9A81      		ldd r25,Y+2
 2797 0b5a 8032      		cpi r24,32
 2798 0b5c 9140      		sbci r25,1
 2799 0b5e 01F4      		brne .L93
 243:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else {}
 2800               		.loc 3 243 0
 2801 0b60 8B81      		ldd r24,Y+3
 2802 0b62 9C81      		ldd r25,Y+4
 2803 0b64 9093 0000 		sts tc_tccr5_compa_callback+1,r25
 2804 0b68 8093 0000 		sts tc_tccr5_compa_callback,r24
 2805               	.L93:
 2806               		.loc 3 245 0
 2807 0b6c 0000      		nop
 2808               	/* epilogue start */
 2809 0b6e 0F90      		pop __tmp_reg__
 2810 0b70 0F90      		pop __tmp_reg__
 2811 0b72 0F90      		pop __tmp_reg__
 2812 0b74 0F90      		pop __tmp_reg__
 2813 0b76 DF91      		pop r29
 2814 0b78 CF91      		pop r28
 2815 0b7a 0895      		ret
 2816               		.cfi_endproc
 2817               	.LFE114:
 2819               	.global	tc_set_compb_interrupt_callback
 2821               	tc_set_compb_interrupt_callback:
 2822               	.LFB115:
 246:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 247:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
 248:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2823               		.loc 3 248 0
 2824               		.cfi_startproc
 2825 0b7c CF93      		push r28
 2826               	.LCFI304:
 2827               		.cfi_def_cfa_offset 3
 2828               		.cfi_offset 28, -2
 2829 0b7e DF93      		push r29
 2830               	.LCFI305:
 2831               		.cfi_def_cfa_offset 4
 2832               		.cfi_offset 29, -3
 2833 0b80 00D0      		rcall .
 2834 0b82 00D0      		rcall .
 2835               	.LCFI306:
 2836               		.cfi_def_cfa_offset 8
 2837 0b84 CDB7      		in r28,__SP_L__
 2838 0b86 DEB7      		in r29,__SP_H__
 2839               	.LCFI307:
 2840               		.cfi_def_cfa_register 28
 2841               	/* prologue: function */
 2842               	/* frame size = 4 */
 2843               	/* stack size = 6 */
 2844               	.L__stack_usage = 6
 2845 0b88 9A83      		std Y+2,r25
 2846 0b8a 8983      		std Y+1,r24
 2847 0b8c 7C83      		std Y+4,r23
 2848 0b8e 6B83      		std Y+3,r22
 249:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 2849               		.loc 3 249 0
 2850 0b90 8981      		ldd r24,Y+1
 2851 0b92 9A81      		ldd r25,Y+2
 2852 0b94 8038      		cpi r24,-128
 2853 0b96 9105      		cpc r25,__zero_reg__
 2854 0b98 01F4      		brne .L95
 250:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr1_compb_callback = callback;
 2855               		.loc 3 250 0
 2856 0b9a 8B81      		ldd r24,Y+3
 2857 0b9c 9C81      		ldd r25,Y+4
 2858 0b9e 9093 0000 		sts tc_tccr1_compb_callback+1,r25
 2859 0ba2 8093 0000 		sts tc_tccr1_compb_callback,r24
 251:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 252:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr3_compb_callback = callback;
 253:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 254:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compb_callback = callback;
 255:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 256:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compb_callback = callback;
 257:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else {}
 258:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2860               		.loc 3 258 0
 2861 0ba6 00C0      		rjmp .L99
 2862               	.L95:
 251:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 2863               		.loc 3 251 0
 2864 0ba8 8981      		ldd r24,Y+1
 2865 0baa 9A81      		ldd r25,Y+2
 2866 0bac 8039      		cpi r24,-112
 2867 0bae 9105      		cpc r25,__zero_reg__
 2868 0bb0 01F4      		brne .L97
 252:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 2869               		.loc 3 252 0
 2870 0bb2 8B81      		ldd r24,Y+3
 2871 0bb4 9C81      		ldd r25,Y+4
 2872 0bb6 9093 0000 		sts tc_tccr3_compb_callback+1,r25
 2873 0bba 8093 0000 		sts tc_tccr3_compb_callback,r24
 2874               		.loc 3 258 0
 2875 0bbe 00C0      		rjmp .L99
 2876               	.L97:
 253:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compb_callback = callback;
 2877               		.loc 3 253 0
 2878 0bc0 8981      		ldd r24,Y+1
 2879 0bc2 9A81      		ldd r25,Y+2
 2880 0bc4 803A      		cpi r24,-96
 2881 0bc6 9105      		cpc r25,__zero_reg__
 2882 0bc8 01F4      		brne .L98
 254:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 2883               		.loc 3 254 0
 2884 0bca 8B81      		ldd r24,Y+3
 2885 0bcc 9C81      		ldd r25,Y+4
 2886 0bce 9093 0000 		sts tc_tccr4_compb_callback+1,r25
 2887 0bd2 8093 0000 		sts tc_tccr4_compb_callback,r24
 2888               		.loc 3 258 0
 2889 0bd6 00C0      		rjmp .L99
 2890               	.L98:
 255:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compb_callback = callback;
 2891               		.loc 3 255 0
 2892 0bd8 8981      		ldd r24,Y+1
 2893 0bda 9A81      		ldd r25,Y+2
 2894 0bdc 8032      		cpi r24,32
 2895 0bde 9140      		sbci r25,1
 2896 0be0 01F4      		brne .L99
 256:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else {}
 2897               		.loc 3 256 0
 2898 0be2 8B81      		ldd r24,Y+3
 2899 0be4 9C81      		ldd r25,Y+4
 2900 0be6 9093 0000 		sts tc_tccr5_compb_callback+1,r25
 2901 0bea 8093 0000 		sts tc_tccr5_compb_callback,r24
 2902               	.L99:
 2903               		.loc 3 258 0
 2904 0bee 0000      		nop
 2905               	/* epilogue start */
 2906 0bf0 0F90      		pop __tmp_reg__
 2907 0bf2 0F90      		pop __tmp_reg__
 2908 0bf4 0F90      		pop __tmp_reg__
 2909 0bf6 0F90      		pop __tmp_reg__
 2910 0bf8 DF91      		pop r29
 2911 0bfa CF91      		pop r28
 2912 0bfc 0895      		ret
 2913               		.cfi_endproc
 2914               	.LFE115:
 2916               	.global	tc_set_compc_interrupt_callback
 2918               	tc_set_compc_interrupt_callback:
 2919               	.LFB116:
 259:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 
 260:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
 261:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** {
 2920               		.loc 3 261 0
 2921               		.cfi_startproc
 2922 0bfe CF93      		push r28
 2923               	.LCFI308:
 2924               		.cfi_def_cfa_offset 3
 2925               		.cfi_offset 28, -2
 2926 0c00 DF93      		push r29
 2927               	.LCFI309:
 2928               		.cfi_def_cfa_offset 4
 2929               		.cfi_offset 29, -3
 2930 0c02 00D0      		rcall .
 2931 0c04 00D0      		rcall .
 2932               	.LCFI310:
 2933               		.cfi_def_cfa_offset 8
 2934 0c06 CDB7      		in r28,__SP_L__
 2935 0c08 DEB7      		in r29,__SP_H__
 2936               	.LCFI311:
 2937               		.cfi_def_cfa_register 28
 2938               	/* prologue: function */
 2939               	/* frame size = 4 */
 2940               	/* stack size = 6 */
 2941               	.L__stack_usage = 6
 2942 0c0a 9A83      		std Y+2,r25
 2943 0c0c 8983      		std Y+1,r24
 2944 0c0e 7C83      		std Y+4,r23
 2945 0c10 6B83      		std Y+3,r22
 262:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 2946               		.loc 3 262 0
 2947 0c12 8981      		ldd r24,Y+1
 2948 0c14 9A81      		ldd r25,Y+2
 2949 0c16 8038      		cpi r24,-128
 2950 0c18 9105      		cpc r25,__zero_reg__
 2951 0c1a 01F4      		brne .L101
 263:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr1_compc_callback = callback;
 2952               		.loc 3 263 0
 2953 0c1c 8B81      		ldd r24,Y+3
 2954 0c1e 9C81      		ldd r25,Y+4
 2955 0c20 9093 0000 		sts tc_tccr1_compc_callback+1,r25
 2956 0c24 8093 0000 		sts tc_tccr1_compc_callback,r24
 264:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 265:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr3_compc_callback = callback;
 266:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 267:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compc_callback = callback;
 268:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 269:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compc_callback = callback;
 270:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else {}
 271:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** }
 2957               		.loc 3 271 0
 2958 0c28 00C0      		rjmp .L105
 2959               	.L101:
 264:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 2960               		.loc 3 264 0
 2961 0c2a 8981      		ldd r24,Y+1
 2962 0c2c 9A81      		ldd r25,Y+2
 2963 0c2e 8039      		cpi r24,-112
 2964 0c30 9105      		cpc r25,__zero_reg__
 2965 0c32 01F4      		brne .L103
 265:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 2966               		.loc 3 265 0
 2967 0c34 8B81      		ldd r24,Y+3
 2968 0c36 9C81      		ldd r25,Y+4
 2969 0c38 9093 0000 		sts tc_tccr3_compc_callback+1,r25
 2970 0c3c 8093 0000 		sts tc_tccr3_compc_callback,r24
 2971               		.loc 3 271 0
 2972 0c40 00C0      		rjmp .L105
 2973               	.L103:
 266:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr4_compc_callback = callback;
 2974               		.loc 3 266 0
 2975 0c42 8981      		ldd r24,Y+1
 2976 0c44 9A81      		ldd r25,Y+2
 2977 0c46 803A      		cpi r24,-96
 2978 0c48 9105      		cpc r25,__zero_reg__
 2979 0c4a 01F4      		brne .L104
 267:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 2980               		.loc 3 267 0
 2981 0c4c 8B81      		ldd r24,Y+3
 2982 0c4e 9C81      		ldd r25,Y+4
 2983 0c50 9093 0000 		sts tc_tccr4_compc_callback+1,r25
 2984 0c54 8093 0000 		sts tc_tccr4_compc_callback,r24
 2985               		.loc 3 271 0
 2986 0c58 00C0      		rjmp .L105
 2987               	.L104:
 268:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 		tc_tccr5_compc_callback = callback;
 2988               		.loc 3 268 0
 2989 0c5a 8981      		ldd r24,Y+1
 2990 0c5c 9A81      		ldd r25,Y+2
 2991 0c5e 8032      		cpi r24,32
 2992 0c60 9140      		sbci r25,1
 2993 0c62 01F4      		brne .L105
 269:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.c **** 	} else {}
 2994               		.loc 3 269 0
 2995 0c64 8B81      		ldd r24,Y+3
 2996 0c66 9C81      		ldd r25,Y+4
 2997 0c68 9093 0000 		sts tc_tccr5_compc_callback+1,r25
 2998 0c6c 8093 0000 		sts tc_tccr5_compc_callback,r24
 2999               	.L105:
 3000               		.loc 3 271 0
 3001 0c70 0000      		nop
 3002               	/* epilogue start */
 3003 0c72 0F90      		pop __tmp_reg__
 3004 0c74 0F90      		pop __tmp_reg__
 3005 0c76 0F90      		pop __tmp_reg__
 3006 0c78 0F90      		pop __tmp_reg__
 3007 0c7a DF91      		pop r29
 3008 0c7c CF91      		pop r28
 3009 0c7e 0895      		ret
 3010               		.cfi_endproc
 3011               	.LFE116:
 3013               	.Letext0:
 3014               		.file 4 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\avr8\\avr8-gnu-toolchain\\avr\\in
 3015               		.file 5 "../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h"
DEFINED SYMBOLS
                            *ABS*:00000000 tc_megarf.c
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2      *ABS*:0000003e __SP_H__
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:3      *ABS*:0000003d __SP_L__
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:4      *ABS*:0000003f __SREG__
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:5      *ABS*:0000003b __RAMPZ__
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:6      *ABS*:00000000 __tmp_reg__
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:7      *ABS*:00000001 __zero_reg__
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:12     .text:00000000 cpu_irq_save
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:60     .text:00000020 cpu_irq_restore
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:102    .text:00000040 sysclk_enable_peripheral_clock
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:304    .text:0000015a sysclk_disable_peripheral_clock
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:507    .bss.tc_tccr1_ovf_callback:00000000 tc_tccr1_ovf_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:512    .bss.tc_tccr1_compa_callback:00000000 tc_tccr1_compa_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:517    .bss.tc_tccr1_compb_callback:00000000 tc_tccr1_compb_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:522    .bss.tc_tccr1_compc_callback:00000000 tc_tccr1_compc_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:527    .text:00000274 __vector_20
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:649    .text:000002ee __vector_17
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:770    .text:00000368 __vector_18
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:891    .text:000003e2 __vector_19
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1013   .bss.tc_tccr3_ovf_callback:00000000 tc_tccr3_ovf_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1018   .bss.tc_tccr3_compa_callback:00000000 tc_tccr3_compa_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1023   .bss.tc_tccr3_compb_callback:00000000 tc_tccr3_compb_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1028   .bss.tc_tccr3_compc_callback:00000000 tc_tccr3_compc_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1033   .text:0000045c __vector_35
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1154   .text:000004d6 __vector_32
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1275   .text:00000550 __vector_33
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1396   .text:000005ca __vector_34
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1518   .bss.tc_tccr4_ovf_callback:00000000 tc_tccr4_ovf_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1523   .bss.tc_tccr4_compa_callback:00000000 tc_tccr4_compa_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1528   .bss.tc_tccr4_compb_callback:00000000 tc_tccr4_compb_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1533   .bss.tc_tccr4_compc_callback:00000000 tc_tccr4_compc_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1538   .text:00000644 __vector_45
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1659   .text:000006be __vector_42
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1780   .text:00000738 __vector_43
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:1901   .text:000007b2 __vector_44
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2023   .bss.tc_tccr5_ovf_callback:00000000 tc_tccr5_ovf_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2028   .bss.tc_tccr5_compa_callback:00000000 tc_tccr5_compa_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2033   .bss.tc_tccr5_compb_callback:00000000 tc_tccr5_compb_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2038   .bss.tc_tccr5_compc_callback:00000000 tc_tccr5_compc_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2043   .text:0000082c __vector_50
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2164   .text:000008a6 __vector_47
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2285   .text:00000920 __vector_48
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2406   .text:0000099a __vector_49
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2527   .text:00000a14 tc_enable
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2577   .text:00000a46 tc_disable
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2627   .text:00000a78 tc_set_overflow_interrupt_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2724   .text:00000afa tc_set_compa_interrupt_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2821   .text:00000b7c tc_set_compb_interrupt_callback
C:\Users\GUILHE~1\AppData\Local\Temp\ccuhEASc.s:2918   .text:00000bfe tc_set_compc_interrupt_callback

UNDEFINED SYMBOLS
sysclk_enable_module
sysclk_disable_module
__do_clear_bss
