Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 28 10:33:13 2021
| Host         : ALESI1009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_01_timing_summary_routed.rpt -pb TOP_01_timing_summary_routed.pb -rpx TOP_01_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_01
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.271        0.000                      0                   38        0.172        0.000                      0                   38        3.750        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.271        0.000                      0                   38        0.172        0.000                      0                   38        3.750        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 DATA_PATH/reg_A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/DATA_BUS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.856ns (22.864%)  route 2.888ns (77.136%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DATA_PATH/reg_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DATA_PATH/reg_A_reg[0]/Q
                         net (fo=5, routed)           1.125     6.905    DATA_PATH/DATA2[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  DATA_PATH/RAM_reg_0_15_2_2_i_2/O
                         net (fo=2, routed)           0.574     7.603    DATA_PATH/RAM_reg_0_15_2_2_i_2_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  DATA_PATH/RAM_reg_0_15_2_2_i_1/O
                         net (fo=4, routed)           1.189     8.916    DATA_PATH/DATA_BUS_reg[2]_0[1]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.152     9.068 r  DATA_PATH/DATA_BUS[2]_i_1/O
                         net (fo=1, routed)           0.000     9.068    DATA_PATH/DATA_BUS[2]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.075    15.338    DATA_PATH/DATA_BUS_reg[2]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.184ns (33.792%)  route 2.320ns (66.208%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/Q
                         net (fo=2, routed)           0.859     6.641    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.765 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_3/O
                         net (fo=18, routed)          0.714     7.478    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_3_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.153     7.631 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.435     8.067    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.327     8.394 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_2/O
                         net (fo=1, routed)           0.312     8.705    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_2_n_0
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.829 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     8.829    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[0]
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y89          FDCE (Setup_fdce_C_D)        0.081    15.345    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.735ns (51.909%)  route 1.607ns (48.091%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.722     5.325    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.754     6.597    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.177 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.511 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/O[1]
                         net (fo=1, routed)           0.853     8.364    DISP7SEG8ON/PRESCALER_1kHz/data0[6]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.303     8.667 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     8.667    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[6]
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[6]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.029    15.293    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 1.945ns (58.142%)  route 1.400ns (41.858%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.722     5.325    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.754     6.597    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.177 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.718 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[3]
                         net (fo=1, routed)           0.646     8.364    DISP7SEG8ON/PRESCALER_1kHz/data0[16]
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.306     8.670 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_1/O
                         net (fo=1, routed)           0.000     8.670    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[16]
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602    15.025    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.031    15.296    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.963ns (59.511%)  route 1.336ns (40.489%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.722     5.325    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.754     6.597    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.177 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[1]
                         net (fo=1, routed)           0.581     8.320    DISP7SEG8ON/PRESCALER_1kHz/data0[14]
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.303     8.623 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     8.623    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[14]
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602    15.025    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.031    15.296    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.831ns (56.410%)  route 1.415ns (43.590%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.722     5.325    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.754     6.597    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.177 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.604 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/O[3]
                         net (fo=1, routed)           0.661     8.265    DISP7SEG8ON/PRESCALER_1kHz/data0[12]
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.306     8.571 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[12]_i_1/O
                         net (fo=1, routed)           0.000     8.571    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[12]
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.031    15.295    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 1.847ns (57.241%)  route 1.380ns (42.759%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.722     5.325    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.754     6.597    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.177 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.627 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[0]
                         net (fo=1, routed)           0.626     8.252    DISP7SEG8ON/PRESCALER_1kHz/data0[13]
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.299     8.551 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     8.551    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[13]
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602    15.025    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.029    15.294    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 DATA_PATH/reg_A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.049%)  route 2.223ns (75.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DATA_PATH/reg_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DATA_PATH/reg_A_reg[0]/Q
                         net (fo=5, routed)           1.125     6.905    DATA_PATH/DATA2[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  DATA_PATH/RAM_reg_0_15_2_2_i_2/O
                         net (fo=2, routed)           0.574     7.603    DATA_PATH/RAM_reg_0_15_2_2_i_2_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  DATA_PATH/RAM_reg_0_15_2_2_i_1/O
                         net (fo=4, routed)           0.524     8.251    DATA_PATH/RAM_reg_0_15_2_2/D
    SLICE_X2Y87          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DATA_PATH/RAM_reg_0_15_2_2/WCLK
    SLICE_X2Y87          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    15.035    DATA_PATH/RAM_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 DATA_PATH/reg_A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/FZ_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.828ns (25.998%)  route 2.357ns (74.002%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DATA_PATH/reg_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DATA_PATH/reg_A_reg[0]/Q
                         net (fo=5, routed)           1.125     6.905    DATA_PATH/DATA2[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  DATA_PATH/RAM_reg_0_15_2_2_i_2/O
                         net (fo=2, routed)           0.665     7.694    DATA_PATH/RAM_reg_0_15_2_2_i_2_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.818 f  DATA_PATH/DATA_BUS[3]_i_2/O
                         net (fo=4, routed)           0.567     8.385    DATA_PATH/DATA0[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     8.509 r  DATA_PATH/FZ_i_1/O
                         net (fo=1, routed)           0.000     8.509    DATA_PATH/FZ_i_1_n_0
    SLICE_X1Y87          FDCE                                         r  DATA_PATH/FZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  DATA_PATH/FZ_reg/C
                         clock pessimism              0.278    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.029    15.295    DATA_PATH/FZ_reg
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.867ns (58.150%)  route 1.344ns (41.850%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.722     5.325    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518     5.843 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.754     6.597    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.177 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[2]
                         net (fo=1, routed)           0.590     8.233    DISP7SEG8ON/PRESCALER_1kHz/data0[15]
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.302     8.535 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[15]_i_1/O
                         net (fo=1, routed)           0.000     8.535    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[15]
    SLICE_X6Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602    15.025    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y91          FDCE (Setup_fdce_C_D)        0.077    15.342    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  6.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/COUNTER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/COUNTER/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.885%)  route 0.127ns (40.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP7SEG8ON/COUNTER/counter_reg[0]/Q
                         net (fo=19, routed)          0.127     1.788    DISP7SEG8ON/COUNTER/counter_reg[0]_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.048     1.836 r  DISP7SEG8ON/COUNTER/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    DISP7SEG8ON/COUNTER/counter[2]_i_1_n_0
    SLICE_X6Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[2]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.131     1.664    DISP7SEG8ON/COUNTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/COUNTER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/COUNTER/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP7SEG8ON/COUNTER/counter_reg[0]/Q
                         net (fo=19, routed)          0.127     1.788    DISP7SEG8ON/COUNTER/counter_reg[0]_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  DISP7SEG8ON/COUNTER/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    DISP7SEG8ON/COUNTER/counter[1]_i_1_n_0
    SLICE_X6Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[1]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.121     1.654    DISP7SEG8ON/COUNTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DATA_PATH/DATA_BUS_reg[3]/Q
                         net (fo=3, routed)           0.121     1.782    DATA_PATH/reg_A_reg[3]_0[2]
    SLICE_X2Y88          FDCE                                         r  DATA_PATH/reg_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DATA_PATH/reg_A_reg[3]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.063     1.600    DATA_PATH/reg_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DATA_PATH/DATA_BUS_reg[1]/Q
                         net (fo=3, routed)           0.122     1.783    DATA_PATH/reg_A_reg[3]_0[0]
    SLICE_X2Y88          FDCE                                         r  DATA_PATH/reg_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DATA_PATH/reg_A_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.059     1.596    DATA_PATH/reg_A_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.213%)  route 0.178ns (55.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DATA_PATH/DATA_BUS_reg[0]/Q
                         net (fo=3, routed)           0.178     1.839    DATA_PATH/DATA_BUS[0]
    SLICE_X0Y87          FDCE                                         r  DATA_PATH/reg_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.873     2.038    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DATA_PATH/reg_A_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.070     1.605    DATA_PATH/reg_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.101%)  route 0.122ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  DATA_PATH/DATA_BUS_reg[2]/Q
                         net (fo=3, routed)           0.122     1.771    DATA_PATH/reg_A_reg[3]_0[1]
    SLICE_X2Y88          FDCE                                         r  DATA_PATH/reg_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DATA_PATH/reg_A_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)        -0.002     1.535    DATA_PATH/reg_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/DATA_BUS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.696%)  route 0.174ns (48.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DATA_PATH/reg_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DATA_PATH/reg_A_reg[0]/Q
                         net (fo=5, routed)           0.174     1.835    DATA_PATH/DATA2[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  DATA_PATH/DATA_BUS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    DATA_PATH/DATA_BUS[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.873     2.038    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.092     1.627    DATA_PATH/DATA_BUS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.722%)  route 0.194ns (60.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  DATA_PATH/DATA_BUS_reg[2]/Q
                         net (fo=3, routed)           0.194     1.843    DATA_PATH/reg_A_reg[3]_0[1]
    SLICE_X3Y88          FDCE                                         r  DATA_PATH/reg_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  DATA_PATH/reg_B_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.016     1.553    DATA_PATH/reg_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.478%)  route 0.189ns (47.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.189     1.874    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.919 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     1.919    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[7]
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[7]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.092     1.628    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.428%)  route 0.236ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.601     1.520    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  DATA_PATH/DATA_BUS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DATA_PATH/DATA_BUS_reg[1]/Q
                         net (fo=3, routed)           0.236     1.897    DATA_PATH/reg_A_reg[3]_0[0]
    SLICE_X1Y88          FDCE                                         r  DATA_PATH/reg_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  DATA_PATH/reg_B_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.066     1.603    DATA_PATH/reg_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     DATA_PATH/DATA_BUS_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     DATA_PATH/DATA_BUS_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     DATA_PATH/DATA_BUS_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     DATA_PATH/DATA_BUS_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y87     DATA_PATH/FZ_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y87     DATA_PATH/reg_A_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATA_PATH/reg_A_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATA_PATH/reg_A_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATA_PATH/reg_A_reg[3]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     DATA_PATH/DATA_BUS_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     DATA_PATH/DATA_BUS_reg[1]/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     DATA_PATH/DATA_BUS_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     DATA_PATH/DATA_BUS_reg[0]/C



