Summary
Top-level Name,add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2

Clocks
,,unknown,Internal,inf

Fabric Logic Element
,0,,,
,,0,,,

BRAM
,0,,,,,,,,,,

DSP

I/O
Disabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\reset,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\acc_fir,5,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\b,18,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\a,20,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\z_out,38,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
