{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574210701700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574210701701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 19:45:01 2019 " "Processing started: Tue Nov 19 19:45:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574210701701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574210701701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574210701701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1574210702328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 0 0 " "Found 0 design units, including 0 entities, in source file lab8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateddlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file gateddlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GatedDlatch " "Found entity 1: GatedDlatch" {  } { { "GatedDlatch.v" "" { Text "F:/GitHubCode/Quartos/lab8/GatedDlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterslavedff.v 1 1 " "Found 1 design units, including 1 entities, in source file masterslavedff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterSlaveDFF " "Found entity 1: MasterSlaveDFF" {  } { { "MasterSlaveDFF.v" "" { Text "F:/GitHubCode/Quartos/lab8/MasterSlaveDFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "F:/GitHubCode/Quartos/lab8/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file count4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 count4bit " "Found entity 1: count4bit" {  } { { "count4bit.v" "" { Text "F:/GitHubCode/Quartos/lab8/count4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFlipFlop " "Found entity 1: TFlipFlop" {  } { { "TFlipFlop.v" "" { Text "F:/GitHubCode/Quartos/lab8/TFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounttff.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounttff.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcountTFF " "Found entity 1: upcountTFF" {  } { { "upcountTFF.v" "" { Text "F:/GitHubCode/Quartos/lab8/upcountTFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtlcount4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtlcount4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTLcount4bit " "Found entity 1: RTLcount4bit" {  } { { "RTLcount4bit.v" "" { Text "F:/GitHubCode/Quartos/lab8/RTLcount4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s4bcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file s4bcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 S4bCounter " "Found entity 1: S4bCounter" {  } { { "S4bCounter.v" "" { Text "F:/GitHubCode/Quartos/lab8/S4bCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit5lfsregister.v 1 1 " "Found 1 design units, including 1 entities, in source file bit5lfsregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit5LFSRegister " "Found entity 1: bit5LFSRegister" {  } { { "bit5LFSRegister.v" "" { Text "F:/GitHubCode/Quartos/lab8/bit5LFSRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574210702494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574210702494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0Q1 S4bCounter.v(9) " "Verilog HDL Implicit Net warning at S4bCounter.v(9): created implicit net for \"Q0Q1\"" {  } { { "S4bCounter.v" "" { Text "F:/GitHubCode/Quartos/lab8/S4bCounter.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574210702495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0Q2 S4bCounter.v(12) " "Verilog HDL Implicit Net warning at S4bCounter.v(12): created implicit net for \"Q0Q2\"" {  } { { "S4bCounter.v" "" { Text "F:/GitHubCode/Quartos/lab8/S4bCounter.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574210702495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0Q3 S4bCounter.v(15) " "Verilog HDL Implicit Net warning at S4bCounter.v(15): created implicit net for \"Q0Q3\"" {  } { { "S4bCounter.v" "" { Text "F:/GitHubCode/Quartos/lab8/S4bCounter.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574210702495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bit5LFSRegister " "Elaborating entity \"bit5LFSRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1574210702558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:Q1 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:Q1\"" {  } { { "bit5LFSRegister.v" "Q1" { Text "F:/GitHubCode/Quartos/lab8/bit5LFSRegister.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574210702573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1574210703100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1574210703100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1574210703136 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1574210703136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1574210703136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1574210703136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574210703172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 19:45:03 2019 " "Processing ended: Tue Nov 19 19:45:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574210703172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574210703172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574210703172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574210703172 ""}
