Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Wed Jan  8 10:36:46 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -n sine_rom -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type romblk -device LCMXO2-1200HC -addr_width 7 -data_width 16 -num_words 128 -outdata REGISTERED -cascade -1 -resetmode SYNC -sync_reset -memfile /home/jkj/work/fpga_ate_ma120_eagle/hdl/sinetable/rom_sine_table.hex -memformat hex 
    Circuit name     : sine_rom
    Module type      : EBR_ROM
    Module Version   : 5.4
    Ports            : 
	Inputs       : Address[6:0], OutClock, OutClockEn, Reset
	Outputs      : Q[15:0]
    I/O buffer       : not inserted
    Memory file      : /home/jkj/work/fpga_ate_ma120_eagle/hdl/sinetable/rom_sine_table.hex
    EDIF output      : sine_rom.edn
    Verilog output   : sine_rom.v
    Verilog template : sine_rom_tmpl.v
    Verilog testbench: tb_sine_rom_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : sine_rom.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: sine_rom.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


