// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//
// DO NOT MODIFY THIS FILE.

// MODULE VLNV: amd.com:blockdesign:design_2:1.0

// The following must be inserted into your System Verilog file for this
// module to be instantiated. Change the instance name, port and interface connections
// (in parentheses) to your own signal names.

// IMPORTANT: Please check the generated 'design_2_sv.sv' wrapper file is also included in the project.
//            This file can be found in the .gen folder of the respective IP or Block Design after
//            running the generate output products step.

// INCLUDE_TAG     ------ Begin cut for INTERFACE INSTANTIATION Include ------
`include "vivado_interfaces.svh"
// INCLUDE_TAG_END ------  End cut for INTERFACE INSTANTIATION Include  ------

// INTF_TAG     ------ Begin cut for INTERFACE INSTANTIATION Template ------

// INTF_TAG_END ------  End cut for INTERFACE INSTANTIATION Template  ------

// INST_TAG     ------ Begin cut for WRAPPER INSTANTIATION Template ------
design_2_sv your_instance_name (
  .DDR_0_cas_n(DDR_0_cas_n), // inout wire DDR_0_cas_n
  .DDR_0_cke(DDR_0_cke), // inout wire DDR_0_cke
  .DDR_0_ck_n(DDR_0_ck_n), // inout wire DDR_0_ck_n
  .DDR_0_ck_p(DDR_0_ck_p), // inout wire DDR_0_ck_p
  .DDR_0_cs_n(DDR_0_cs_n), // inout wire DDR_0_cs_n
  .DDR_0_reset_n(DDR_0_reset_n), // inout wire DDR_0_reset_n
  .DDR_0_odt(DDR_0_odt), // inout wire DDR_0_odt
  .DDR_0_ras_n(DDR_0_ras_n), // inout wire DDR_0_ras_n
  .DDR_0_we_n(DDR_0_we_n), // inout wire DDR_0_we_n
  .DDR_0_ba(DDR_0_ba), // inout wire [2:0] DDR_0_ba
  .DDR_0_addr(DDR_0_addr), // inout wire [14:0] DDR_0_addr
  .DDR_0_dm(DDR_0_dm), // inout wire [3:0] DDR_0_dm
  .DDR_0_dq(DDR_0_dq), // inout wire [31:0] DDR_0_dq
  .DDR_0_dqs_n(DDR_0_dqs_n), // inout wire [3:0] DDR_0_dqs_n
  .DDR_0_dqs_p(DDR_0_dqs_p), // inout wire [3:0] DDR_0_dqs_p
  .FIXED_IO_0_mio(FIXED_IO_0_mio), // inout wire [53:0] FIXED_IO_0_mio
  .FIXED_IO_0_ddr_vrn(FIXED_IO_0_ddr_vrn), // inout wire FIXED_IO_0_ddr_vrn
  .FIXED_IO_0_ddr_vrp(FIXED_IO_0_ddr_vrp), // inout wire FIXED_IO_0_ddr_vrp
  .FIXED_IO_0_ps_srstb(FIXED_IO_0_ps_srstb), // inout wire FIXED_IO_0_ps_srstb
  .FIXED_IO_0_ps_clk(FIXED_IO_0_ps_clk), // inout wire FIXED_IO_0_ps_clk
  .FIXED_IO_0_ps_porb(FIXED_IO_0_ps_porb), // inout wire FIXED_IO_0_ps_porb
  .leds_8bits_tri_o(leds_8bits_tri_o), // output wire [7:0] leds_8bits_tri_o
  .aresetn_0(aresetn_0) // input wire aresetn_0
);
// INST_TAG_END ------  End cut for WRAPPER INSTANTIATION Template  ------

// You must compile the wrapper file design_2_sv.sv when simulating
// the module, design_2_sv. When compiling the wrapper file, be sure to
// reference the System Verilog simulation library.
