Analysis & Synthesis report for skeleton
Sat Apr 22 05:52:25 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 12. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for processor:player1_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 20. Source assignments for processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 21. Source assignments for processor:player2_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 22. Source assignments for processor:player2_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 23. Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated
 24. Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component|altsyncram_2lc1:auto_generated
 25. Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component|altsyncram_lrc1:auto_generated
 26. Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated
 27. Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component|altsyncram_ruc1:auto_generated
 28. Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component|altsyncram_4uc1:auto_generated
 29. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_0pc1:auto_generated
 30. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: processor:player1_processor|imem:myimem|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: processor:player2_processor|imem:myimem|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: processor:player2_processor|dmem:mydmem|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 36. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 37. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 39. Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 46. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_divide:Div0
 47. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0
 48. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5
 50. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1
 51. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult2
 52. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult3
 53. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult4
 54. altpll Parameter Settings by Entity Instance
 55. altsyncram Parameter Settings by Entity Instance
 56. lpm_mult Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location"
 58. Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst"
 59. Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst"
 60. Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst"
 61. Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst"
 62. Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst"
 63. Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst"
 64. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 65. Port Connectivity Checks: "binary_to_seven_segment_converter:comb_155|numToSegment:seg1_encoder"
 66. Port Connectivity Checks: "binary_to_seven_segment_converter:comb_155|numToSegment:seg2_encoder"
 67. Port Connectivity Checks: "binary_to_seven_segment_converter:comb_155|numToSegment:seg3_encoder"
 68. Port Connectivity Checks: "binary_to_seven_segment_converter:comb_155|inverter_32b:B_inverter"
 69. Port Connectivity Checks: "lcd:mylcd"
 70. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
 71. Port Connectivity Checks: "PS2_Interface:myps2"
 72. Port Connectivity Checks: "processor:player2_processor"
 73. Port Connectivity Checks: "processor:player1_processor|mux_4_5b:regfile_RD_mux"
 74. Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_WS"
 75. Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register"
 76. Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:D_register"
 77. Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:O_register"
 78. Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:IR_register"
 79. Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:PC_register"
 80. Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_MS"
 81. Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register"
 82. Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:B_register"
 83. Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register"
 84. Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:IR_register"
 85. Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:PC_register"
 86. Port Connectivity Checks: "processor:player1_processor|carry_select_adder_32b:PC1imm_adder"
 87. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mux_8_1b:overflow_mux"
 88. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_6b:is_done_checker"
 89. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0"
 90. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker"
 91. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_6b:is_initial"
 92. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter"
 93. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block"
 94. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_done_checker"
 95. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:eighth_8b_adder1"
 96. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:eighth_8b_adder0"
 97. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:seventth_8b_adder1"
 98. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:seventh_8b_adder0"
 99. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:sixth_8b_adder1"
100. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:sixth_8b_adder0"
101. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fifth_8b_adder1"
102. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fifth_8b_adder0"
103. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1"
104. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder0"
105. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder1"
106. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder0"
107. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1"
108. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder0"
109. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:first_8b_adder"
110. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0"
111. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial|carry_select_subtracter_32b:subtracter0"
112. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial"
113. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder"
114. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register"
115. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|register_32b:data_operandB_register"
116. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|register_32b:data_operandA_register"
117. Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU"
118. Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_XS"
119. Port Connectivity Checks: "processor:player1_processor|mux_4_5b:regfile_S2_mux"
120. Port Connectivity Checks: "processor:player1_processor|regfile_32b:my_regfile|decoder_32b:readDecoderB"
121. Port Connectivity Checks: "processor:player1_processor|regfile_32b:my_regfile|decoder_32b:readDecoderA"
122. Port Connectivity Checks: "processor:player1_processor|regfile_32b:my_regfile|decoder_32b:writeDecoder"
123. Port Connectivity Checks: "processor:player1_processor|regfile_32b:my_regfile"
124. Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_DS"
125. Port Connectivity Checks: "processor:player1_processor|carry_select_adder_32b:PC1_adder"
126. Port Connectivity Checks: "processor:player1_processor|imem:myimem"
127. Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_FS"
128. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rd_XS_eq_r0_checker"
129. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rt_XS_eq_r0_checker"
130. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_r0_checker"
131. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0"
132. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1"
133. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0"
134. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1"
135. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0"
136. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1"
137. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0"
138. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder"
139. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0"
140. Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0"
141. Port Connectivity Checks: "processor:player1_processor"
142. Post-Synthesis Netlist Statistics for Top Partition
143. Elapsed Time Per Partition
144. Analysis & Synthesis Messages
145. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 22 05:52:25 2017           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; skeleton                                        ;
; Top-level Entity Name              ; skeleton                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 11,944                                          ;
;     Total combinational functions  ; 9,556                                           ;
;     Dedicated logic registers      ; 3,873                                           ;
; Total registers                    ; 3873                                            ;
; Total pins                         ; 272                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,906,112                                       ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; imem.mif                                   ; yes             ; User Memory Initialization File        ; C:/altera/16.0/project/350FinalProject/imem.mif                                   ;         ;
; dmem.mif                                   ; yes             ; User Memory Initialization File        ; C:/altera/16.0/project/350FinalProject/dmem.mif                                   ;         ;
; VGA_Audio_PLL.v                            ; yes             ; User Wizard-Generated File             ; C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v                            ;         ;
; Reset_Delay.v                              ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/Reset_Delay.v                              ;         ;
; skeleton.v                                 ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/skeleton.v                                 ;         ;
; PS2_Interface.v                            ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/PS2_Interface.v                            ;         ;
; PS2_Controller.v                           ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/PS2_Controller.v                           ;         ;
; processor.v                                ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/processor.v                                ;         ;
; pll.v                                      ; yes             ; User Wizard-Generated File             ; C:/altera/16.0/project/350FinalProject/pll.v                                      ;         ;
; lcd.sv                                     ; yes             ; User SystemVerilog HDL File            ; C:/altera/16.0/project/350FinalProject/lcd.sv                                     ;         ;
; imem.v                                     ; yes             ; User Wizard-Generated File             ; C:/altera/16.0/project/350FinalProject/imem.v                                     ;         ;
; dmem.v                                     ; yes             ; User Wizard-Generated File             ; C:/altera/16.0/project/350FinalProject/dmem.v                                     ;         ;
; Altera_UP_PS2_Data_In.v                    ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/Altera_UP_PS2_Data_In.v                    ;         ;
; Altera_UP_PS2_Command_Out.v                ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/Altera_UP_PS2_Command_Out.v                ;         ;
; vga_controller.v                           ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/vga_controller.v                           ;         ;
; video_sync_generator.v                     ; yes             ; User Verilog HDL File                  ; C:/altera/16.0/project/350FinalProject/video_sync_generator.v                     ;         ;
; img_index.v                                ; yes             ; User Wizard-Generated File             ; C:/altera/16.0/project/350FinalProject/img_index.v                                ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal160.inc                             ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                     ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/pll_altpll.v                            ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/pll_altpll.v                            ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_2m81.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_2m81.tdf                     ;         ;
; db/altsyncram_8vc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_8vc1.tdf                     ;         ;
; binary_to_seven_segment_converter.v        ; yes             ; Auto-Found Verilog HDL File            ; C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v        ;         ;
; index_identifier_background_two_matrices.v ; yes             ; Auto-Found Verilog HDL File            ; C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v ;         ;
; background_data.v                          ; yes             ; Auto-Found Wizard-Generated File       ; C:/altera/16.0/project/350FinalProject/background_data.v                          ;         ;
; db/altsyncram_3ud1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_3ud1.tdf                     ;         ;
; background_data_dark_blue.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/16.0/project/350FinalProject/background_data_dark_blue.mif              ;         ;
; db/decode_6aa.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/decode_6aa.tdf                          ;         ;
; db/mux_tob.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/mux_tob.tdf                             ;         ;
; arrow_up_img_data.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/altera/16.0/project/350FinalProject/arrow_up_img_data.v                        ;         ;
; db/altsyncram_2lc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_2lc1.tdf                     ;         ;
; arrow_up_data.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/16.0/project/350FinalProject/arrow_up_data.mif                          ;         ;
; arrow_down_img_data.v                      ; yes             ; Auto-Found Wizard-Generated File       ; C:/altera/16.0/project/350FinalProject/arrow_down_img_data.v                      ;         ;
; db/altsyncram_lrc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_lrc1.tdf                     ;         ;
; arrow_down_data.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/16.0/project/350FinalProject/arrow_down_data.mif                        ;         ;
; arrow_left_img_data.v                      ; yes             ; Auto-Found Wizard-Generated File       ; C:/altera/16.0/project/350FinalProject/arrow_left_img_data.v                      ;         ;
; db/altsyncram_8rc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_8rc1.tdf                     ;         ;
; arrow_left_data.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/16.0/project/350FinalProject/arrow_left_data.mif                        ;         ;
; arrow_right_img_data.v                     ; yes             ; Auto-Found Wizard-Generated File       ; C:/altera/16.0/project/350FinalProject/arrow_right_img_data.v                     ;         ;
; db/altsyncram_ruc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_ruc1.tdf                     ;         ;
; arrow_right_data.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/16.0/project/350FinalProject/arrow_right_data.mif                       ;         ;
; shakeyshake_img_data.v                     ; yes             ; Auto-Found Wizard-Generated File       ; C:/altera/16.0/project/350FinalProject/shakeyshake_img_data.v                     ;         ;
; db/altsyncram_4uc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_4uc1.tdf                     ;         ;
; shakeyshake_data.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/16.0/project/350FinalProject/shakeyshake_data.mif                       ;         ;
; db/altsyncram_0pc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/altsyncram_0pc1.tdf                     ;         ;
; index_dark_blue.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/16.0/project/350FinalProject/index_dark_blue.mif                        ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                     ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/abs_divider.inc                    ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                ;         ;
; db/lpm_divide_rkm.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/lpm_divide_rkm.tdf                      ;         ;
; db/sign_div_unsign_jnh.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/sign_div_unsign_jnh.tdf                 ;         ;
; db/alt_u_div_qaf.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/alt_u_div_qaf.tdf                       ;         ;
; db/add_sub_7pc.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/add_sub_7pc.tdf                         ;         ;
; db/add_sub_8pc.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/add_sub_8pc.tdf                         ;         ;
; lpm_mult.tdf                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                       ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; multcore.inc                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/multcore.inc                       ;         ;
; bypassff.inc                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; db/mult_tgt.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/mult_tgt.tdf                            ;         ;
; multcore.tdf                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf                       ;         ;
; csa_add.inc                                ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/csa_add.inc                        ;         ;
; mpar_add.inc                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.inc                       ;         ;
; muleabz.inc                                ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/muleabz.inc                        ;         ;
; mul_lfrg.inc                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/mul_lfrg.inc                       ;         ;
; mul_boothc.inc                             ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/mul_boothc.inc                     ;         ;
; alt_ded_mult.inc                           ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc                   ;         ;
; alt_ded_mult_y.inc                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                 ;         ;
; dffpipe.inc                                ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/dffpipe.inc                        ;         ;
; mpar_add.tdf                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf                       ;         ;
; lpm_add_sub.tdf                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                    ;         ;
; addcore.inc                                ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/addcore.inc                        ;         ;
; look_add.inc                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/look_add.inc                       ;         ;
; alt_stratix_add_sub.inc                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc            ;         ;
; db/add_sub_kgh.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/add_sub_kgh.tdf                         ;         ;
; db/add_sub_ogh.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/add_sub_ogh.tdf                         ;         ;
; altshift.tdf                               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.tdf                       ;         ;
; db/add_sub_bfh.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/add_sub_bfh.tdf                         ;         ;
; db/add_sub_mgh.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/altera/16.0/project/350FinalProject/db/add_sub_mgh.tdf                         ;         ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 11,944                                                                     ;
;                                             ;                                                                            ;
; Total combinational functions               ; 9556                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 7012                                                                       ;
;     -- 3 input functions                    ; 1601                                                                       ;
;     -- <=2 input functions                  ; 943                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 9242                                                                       ;
;     -- arithmetic mode                      ; 314                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 3873                                                                       ;
;     -- Dedicated logic registers            ; 3873                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 272                                                                        ;
; Total memory bits                           ; 2906112                                                                    ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 4                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 2                                                                          ;
;     -- PLLs                                 ; 2                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3905                                                                       ;
; Total fan-out                               ; 56620                                                                      ;
; Average fan-out                             ; 3.92                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                               ; Entity Name                              ; Library Name ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |skeleton                                                            ; 9556 (26)         ; 3873 (0)     ; 2906112     ; 4            ; 0       ; 2         ; 272  ; 0            ; |skeleton                                                                                                                                                                                                                                                                                                         ; skeleton                                 ; work         ;
;    |PS2_Interface:myps2|                                             ; 41 (9)            ; 38 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2                                                                                                                                                                                                                                                                                     ; PS2_Interface                            ; work         ;
;       |PS2_Controller:PS2|                                           ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2                                                                                                                                                                                                                                                                  ; PS2_Controller                           ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                         ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                                                                ; Altera_UP_PS2_Data_In                    ; work         ;
;    |Reset_Delay:r0|                                                  ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                                                                                                                                                                                          ; Reset_Delay                              ; work         ;
;    |VGA_Audio_PLL:p1|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                                                                                                                                                                                        ; VGA_Audio_PLL                            ; work         ;
;       |altpll:altpll_component|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                                                                                                                                                                ; altpll                                   ; work         ;
;    |binary_to_seven_segment_converter:comb_155|                      ; 57 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155                                                                                                                                                                                                                                                              ; binary_to_seven_segment_converter        ; work         ;
;       |inverter_32b:B_inverter|                                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155|inverter_32b:B_inverter                                                                                                                                                                                                                                      ; inverter_32b                             ; work         ;
;          |carry_select_adder_32b:adder0|                             ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155|inverter_32b:B_inverter|carry_select_adder_32b:adder0                                                                                                                                                                                                        ; carry_select_adder_32b                   ; work         ;
;             |slow_adder_8b:first_8b_adder|                           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                                                                           ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                                       ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                                       ; full_adder_1b                            ; work         ;
;       |numToSegment:seg1_encoder|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155|numToSegment:seg1_encoder                                                                                                                                                                                                                                    ; numToSegment                             ; work         ;
;       |numToSegment:seg2_encoder|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155|numToSegment:seg2_encoder                                                                                                                                                                                                                                    ; numToSegment                             ; work         ;
;       |numToSegment:seg3_encoder|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_155|numToSegment:seg3_encoder                                                                                                                                                                                                                                    ; numToSegment                             ; work         ;
;    |binary_to_seven_segment_converter:comb_156|                      ; 58 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156                                                                                                                                                                                                                                                              ; binary_to_seven_segment_converter        ; work         ;
;       |inverter_32b:B_inverter|                                      ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|inverter_32b:B_inverter                                                                                                                                                                                                                                      ; inverter_32b                             ; work         ;
;          |carry_select_adder_32b:adder0|                             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|inverter_32b:B_inverter|carry_select_adder_32b:adder0                                                                                                                                                                                                        ; carry_select_adder_32b                   ; work         ;
;             |slow_adder_8b:first_8b_adder|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                                                                           ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                                       ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                                       ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                                       ; full_adder_1b                            ; work         ;
;       |numToSegment:seg1_encoder|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|numToSegment:seg1_encoder                                                                                                                                                                                                                                    ; numToSegment                             ; work         ;
;       |numToSegment:seg2_encoder|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|numToSegment:seg2_encoder                                                                                                                                                                                                                                    ; numToSegment                             ; work         ;
;       |numToSegment:seg3_encoder|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|binary_to_seven_segment_converter:comb_156|numToSegment:seg3_encoder                                                                                                                                                                                                                                    ; numToSegment                             ; work         ;
;    |lcd:mylcd|                                                       ; 371 (371)         ; 276 (276)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                                                                                                                                                                                               ; lcd                                      ; work         ;
;    |pll:div|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div                                                                                                                                                                                                                                                                                                 ; pll                                      ; work         ;
;       |altpll:altpll_component|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component                                                                                                                                                                                                                                                                         ; altpll                                   ; work         ;
;          |pll_altpll:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                               ; pll_altpll                               ; work         ;
;    |processor:player1_processor|                                     ; 3737 (507)        ; 1731 (0)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor                                                                                                                                                                                                                                                                             ; processor                                ; work         ;
;       |alu_32b:my_ALU|                                               ; 1404 (0)          ; 203 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU                                                                                                                                                                                                                                                              ; alu_32b                                  ; work         ;
;          |and_32b:and0|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|and_32b:and0                                                                                                                                                                                                                                                 ; and_32b                                  ; work         ;
;          |carry_select_adder_32b:adder0|                             ; 67 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0                                                                                                                                                                                                                                ; carry_select_adder_32b                   ; work         ;
;             |slow_adder_8b:first_8b_adder|                           ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                                                                                                   ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[7].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:fourth_8b_adder0|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0                                                                                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[0].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:fourth_8b_adder1|                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:second_8b_adder0|                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0                                                                                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[7].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:second_8b_adder1|                         ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:third_8b_adder0|                          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0                                                                                                                                                                                                  ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[0].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[7].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:third_8b_adder1|                          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                                                                                                                  ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 168 (16)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                                                      ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 104 (26)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                                                        ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                                                           ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:fourth_8b_adder0|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0                                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[0].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:fourth_8b_adder1|                      ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:second_8b_adder0|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0                                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[0].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:second_8b_adder1|                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:third_8b_adder0|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[0].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:third_8b_adder1|                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                                              ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 48 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                                                ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                                   ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:fourth_8b_adder1|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:second_8b_adder1|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:third_8b_adder1|                    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                                                  ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                              ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                              ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                              ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                              ; full_adder_1b                            ; work         ;
;          |mult_div_32b:my_mult_div|                                  ; 621 (14)          ; 203 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div                                                                                                                                                                                                                                     ; mult_div_32b                             ; work         ;
;             |divider_32b:my_divider|                                 ; 353 (67)          ; 69 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider                                                                                                                                                                                                              ; divider_32b                              ; work         ;
;                |carry_select_subtracter_32b:div_subtracter|          ; 156 (13)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter                                                                                                                                                                   ; carry_select_subtracter_32b              ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 100 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0                                                                                                                                     ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                        ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder0|                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder0|                ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder1|                ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder0|                 ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0                                                                                                       ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder1|                 ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                       ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                   |inverter_32b:b_inverter|                          ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter                                                                                                                                           ; inverter_32b                             ; work         ;
;                      |carry_select_adder_32b:adder0|                 ; 43 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                             ; carry_select_adder_32b                   ; work         ;
;                         |slow_adder_8b:first_8b_adder|               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                ; slow_adder_8b                            ; work         ;
;                            |full_adder_1b:loop1[2].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[3].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[4].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[5].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[6].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[7].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                         |slow_adder_8b:fourth_8b_adder1|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                              ; slow_adder_8b                            ; work         ;
;                            |full_adder_1b:loop1[1].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[3].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[4].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[6].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                         |slow_adder_8b:second_8b_adder1|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                              ; slow_adder_8b                            ; work         ;
;                            |full_adder_1b:loop1[1].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[3].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[4].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[6].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                         |slow_adder_8b:third_8b_adder1|              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                               ; slow_adder_8b                            ; work         ;
;                            |full_adder_1b:loop1[1].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                           ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[2].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                           ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[4].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                           ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[6].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                           ; full_adder_1b                            ; work         ;
;                |counter32:counter|                                   ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|counter32:counter                                                                                                                                                                                            ; counter32                                ; work         ;
;                |equal_to_checker_32b:divide_by_zero_checker|         ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker                                                                                                                                                                  ; equal_to_checker_32b                     ; work         ;
;                   |carry_select_subtracter_32b:subtracter0|          ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;                      |inverter_32b:b_inverter|                       ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                  ; inverter_32b                             ; work         ;
;                         |carry_select_adder_32b:adder0|              ; 39 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                    ; carry_select_adder_32b                   ; work         ;
;                            |slow_adder_8b:first_8b_adder|            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                       ; slow_adder_8b                            ; work         ;
;                               |full_adder_1b:loop1[1].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[2].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[3].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[4].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[5].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[6].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[7].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder   ; full_adder_1b                            ; work         ;
;                            |slow_adder_8b:fourth_8b_adder1|          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                     ; slow_adder_8b                            ; work         ;
;                               |full_adder_1b:loop1[5].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder ; full_adder_1b                            ; work         ;
;                            |slow_adder_8b:second_8b_adder1|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                     ; slow_adder_8b                            ; work         ;
;                               |full_adder_1b:loop1[3].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[5].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder ; full_adder_1b                            ; work         ;
;                            |slow_adder_8b:third_8b_adder1|           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                      ; slow_adder_8b                            ; work         ;
;                               |full_adder_1b:loop1[3].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder  ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[5].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder  ; full_adder_1b                            ; work         ;
;                |equal_to_checker_6b:is_initial|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_6b:is_initial                                                                                                                                                                               ; equal_to_checker_6b                      ; work         ;
;                   |carry_select_subtracter_32b:subtracter0|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_6b:is_initial|carry_select_subtracter_32b:subtracter0                                                                                                                                       ; carry_select_subtracter_32b              ; work         ;
;                |inverter_32b:A_inverter|                             ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter                                                                                                                                                                                      ; inverter_32b                             ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 22 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0                                                                                                                                                        ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                           ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                         ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder1|                ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                                         ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder1|                 ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                                          ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                      ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                      ; full_adder_1b                            ; work         ;
;                |inverter_32b:B_inverter|                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:B_inverter                                                                                                                                                                                      ; inverter_32b                             ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:B_inverter|carry_select_adder_32b:adder0                                                                                                                                                        ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                         ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                |inverter_32b:divd_quotient_lower32_inverter|         ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 23 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                     ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder1|                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                     ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder1|                 ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                |register_64b:divd_quotient_block|                    ; 33 (33)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block                                                                                                                                                                             ; register_64b                             ; work         ;
;             |multiplier_32b:my_multiplier|                           ; 254 (82)          ; 69 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier                                                                                                                                                                                                        ; multiplier_32b                           ; work         ;
;                |carry_select_adder_32b:mult_adder|                   ; 90 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder                                                                                                                                                                      ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[0].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[0].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:fourth_8b_adder0|                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0                                                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:fourth_8b_adder1|                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1                                                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:second_8b_adder0|                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0                                                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:second_8b_adder1|                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1                                                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:third_8b_adder0|                    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0                                                                                                                                        ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:third_8b_adder1|                    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1                                                                                                                                        ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                |counter32:counter|                                   ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|counter32:counter                                                                                                                                                                                      ; counter32                                ; work         ;
;                |equal_to_checker_6b:is_initial|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial                                                                                                                                                                         ; equal_to_checker_6b                      ; work         ;
;                   |carry_select_subtracter_32b:subtracter0|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial|carry_select_subtracter_32b:subtracter0                                                                                                                                 ; carry_select_subtracter_32b              ; work         ;
;                |inverter_32b:B_inverter|                             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_32b:B_inverter                                                                                                                                                                                ; inverter_32b                             ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_32b:B_inverter|carry_select_adder_32b:adder0                                                                                                                                                  ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                     ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                 ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                   ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                               ; full_adder_1b                            ; work         ;
;                |inverter_64b:product_inverter|                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter                                                                                                                                                                          ; inverter_64b                             ; work         ;
;                   |carry_select_adder_64b:adder0|                    ; 19 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0                                                                                                                                            ; carry_select_adder_64b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:first_8b_adder                                                                                                               ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                           ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                           ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                             ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder1|                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1                                                                                                             ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder1|                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder1                                                                                                              ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                          ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                          ; full_adder_1b                            ; work         ;
;                |register_64b:product_register|                       ; 49 (49)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register                                                                                                                                                                          ; register_64b                             ; work         ;
;             |register_32b:data_operandA_register|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|register_32b:data_operandA_register                                                                                                                                                                                                 ; register_32b                             ; work         ;
;             |register_32b:data_operandB_register|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|register_32b:data_operandB_register                                                                                                                                                                                                 ; register_32b                             ; work         ;
;          |mux_8_1b:overflow_mux|                                     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mux_8_1b:overflow_mux                                                                                                                                                                                                                                        ; mux_8_1b                                 ; work         ;
;          |mux_8_32b:data_result_mux|                                 ; 251 (251)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mux_8_32b:data_result_mux                                                                                                                                                                                                                                    ; mux_8_32b                                ; work         ;
;          |or_32b:or0|                                                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|or_32b:or0                                                                                                                                                                                                                                                   ; or_32b                                   ; work         ;
;          |sll_32b:sll0|                                              ; 120 (120)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0                                                                                                                                                                                                                                                 ; sll_32b                                  ; work         ;
;          |sra_32b:sra0|                                              ; 137 (137)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|alu_32b:my_ALU|sra_32b:sra0                                                                                                                                                                                                                                                 ; sra_32b                                  ; work         ;
;       |carry_select_adder_32b:PC1_adder|                             ; 45 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder                                                                                                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;          |slow_adder_8b:first_8b_adder|                              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder                                                                                                                                                                                                               ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[6].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[7].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:fourth_8b_adder1|                            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:fourth_8b_adder1                                                                                                                                                                                                             ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:second_8b_adder1|                            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:second_8b_adder1                                                                                                                                                                                                             ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:third_8b_adder1|                             ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:third_8b_adder1                                                                                                                                                                                                              ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                          ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                          ; full_adder_1b                            ; work         ;
;       |carry_select_adder_32b:PC1imm_adder|                          ; 55 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder                                                                                                                                                                                                                                         ; carry_select_adder_32b                   ; work         ;
;          |slow_adder_8b:first_8b_adder|                              ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder                                                                                                                                                                                                            ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[6].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[7].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:fourth_8b_adder0|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0                                                                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:fourth_8b_adder1|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1                                                                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:second_8b_adder0|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0                                                                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[6].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:second_8b_adder1|                            ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1                                                                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[6].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[7].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:third_8b_adder0|                             ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0                                                                                                                                                                                                           ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:third_8b_adder1|                             ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1                                                                                                                                                                                                           ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;       |dmem:mydmem|                                                  ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|dmem:mydmem                                                                                                                                                                                                                                                                 ; dmem                                     ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;             |altsyncram_8vc1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated                                                                                                                                                                                                  ; altsyncram_8vc1                          ; work         ;
;       |equal_to_checker_5b:rd_MS_eq_rs_XS_checker|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rd_MS_eq_rt_XS_checker|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rd_XS_eq_rd_MS_checker|                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 12 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rd_XS_eq_rd_WS_checker|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rs_XS_eq_r0_checker|                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_r0_checker                                                                                                                                                                                                                                     ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_r0_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                             ; carry_select_subtracter_32b              ; work         ;
;       |equal_to_checker_5b:rs_XS_eq_rd_MS_checker|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rs_XS_eq_rd_WS_checker|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rt_XS_eq_rd_MS_checker|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rt_XS_eq_rd_WS_checker|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;       |imem:myimem|                                                  ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|imem:myimem                                                                                                                                                                                                                                                                 ; imem                                     ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|imem:myimem|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;             |altsyncram_2m81:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated                                                                                                                                                                                                  ; altsyncram_2m81                          ; work         ;
;       |instruction_decoder:instruction_decoder_DS|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|instruction_decoder:instruction_decoder_DS                                                                                                                                                                                                                                  ; instruction_decoder                      ; work         ;
;       |instruction_decoder:instruction_decoder_MS|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|instruction_decoder:instruction_decoder_MS                                                                                                                                                                                                                                  ; instruction_decoder                      ; work         ;
;       |instruction_decoder:instruction_decoder_WS|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|instruction_decoder:instruction_decoder_WS                                                                                                                                                                                                                                  ; instruction_decoder                      ; work         ;
;       |instruction_decoder:instruction_decoder_XS|                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|instruction_decoder:instruction_decoder_XS                                                                                                                                                                                                                                  ; instruction_decoder                      ; work         ;
;       |mux_4_32b:regfile_DW_WS_mux|                                  ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|mux_4_32b:regfile_DW_WS_mux                                                                                                                                                                                                                                                 ; mux_4_32b                                ; work         ;
;       |mux_4_5b:regfile_RD_mux|                                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|mux_4_5b:regfile_RD_mux                                                                                                                                                                                                                                                     ; mux_4_5b                                 ; work         ;
;       |mux_4_5b:regfile_S2_mux|                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|mux_4_5b:regfile_S2_mux                                                                                                                                                                                                                                                     ; mux_4_5b                                 ; work         ;
;       |pipeline_register_DX:my_pipeline_register_DX|                 ; 17 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX                                                                                                                                                                                                                                ; pipeline_register_DX                     ; work         ;
;          |register_32b:A_register|                                   ; 5 (5)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:A_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:B_register|                                   ; 7 (7)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:B_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:IR_register|                                  ; 5 (5)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:IR_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:PC_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:PC_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;       |pipeline_register_FD:my_pipeline_register_FD|                 ; 1 (0)             ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_FD:my_pipeline_register_FD                                                                                                                                                                                                                                ; pipeline_register_FD                     ; work         ;
;          |register_32b:IR_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_FD:my_pipeline_register_FD|register_32b:IR_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:PC_register|                                  ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_FD:my_pipeline_register_FD|register_32b:PC_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;       |pipeline_register_MW:my_pipeline_register_MW|                 ; 0 (0)             ; 156 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW                                                                                                                                                                                                                                ; pipeline_register_MW                     ; work         ;
;          |register_32b:D_register|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:D_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:IR_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:IR_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:O_register|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:O_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:PC_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:PC_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:exception_flag_register|                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register                                                                                                                                                                                           ; register_32b                             ; work         ;
;       |pipeline_register_XM:my_pipeline_register_XM|                 ; 48 (0)            ; 156 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM                                                                                                                                                                                                                                ; pipeline_register_XM                     ; work         ;
;          |register_32b:B_register|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:B_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:IR_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:IR_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:O_register|                                   ; 48 (48)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:PC_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:PC_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:exception_flag_register|                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register                                                                                                                                                                                           ; register_32b                             ; work         ;
;       |regfile_32b:my_regfile|                                       ; 1449 (1410)       ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile                                                                                                                                                                                                                                                      ; regfile_32b                              ; work         ;
;          |decoder_32b:writeDecoder|                                  ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|decoder_32b:writeDecoder                                                                                                                                                                                                                             ; decoder_32b                              ; work         ;
;          |register_32b:register_10|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_10                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_11|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_11                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_12|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_12                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_13|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_13                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_14|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_14                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_15|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_15                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_16|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_16                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_17|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_17                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_18|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_18                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_19|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_19                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_1|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_1                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_20|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_20                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_21|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_21                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_22|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_22                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_23|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_23                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_24|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_24                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_25|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_25                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_26|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_26                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_27|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_27                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_28|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_28                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_29|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_29                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_2|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_2                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_30|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_30                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_31|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_31                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_3|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_3                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_4|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_4                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_5|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_5                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_6|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_6                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_7|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_7                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_8|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_8                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_9|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|regfile_32b:my_regfile|register_32b:register_9                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;       |register_32b:program_counter_register|                        ; 63 (63)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player1_processor|register_32b:program_counter_register                                                                                                                                                                                                                                       ; register_32b                             ; work         ;
;    |processor:player2_processor|                                     ; 3729 (527)        ; 1731 (0)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor                                                                                                                                                                                                                                                                             ; processor                                ; work         ;
;       |alu_32b:my_ALU|                                               ; 1403 (0)          ; 203 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU                                                                                                                                                                                                                                                              ; alu_32b                                  ; work         ;
;          |and_32b:and0|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|and_32b:and0                                                                                                                                                                                                                                                 ; and_32b                                  ; work         ;
;          |carry_select_adder_32b:adder0|                             ; 67 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0                                                                                                                                                                                                                                ; carry_select_adder_32b                   ; work         ;
;             |slow_adder_8b:first_8b_adder|                           ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                                                                                                   ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[7].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                               ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:fourth_8b_adder0|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0                                                                                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[0].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:fourth_8b_adder1|                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:second_8b_adder0|                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0                                                                                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[7].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:second_8b_adder1|                         ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                             ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:third_8b_adder0|                          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0                                                                                                                                                                                                  ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[0].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[7].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;             |slow_adder_8b:third_8b_adder1|                          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                                                                                                                  ; slow_adder_8b                            ; work         ;
;                |full_adder_1b:loop1[1].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[2].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[3].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[4].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[5].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;                |full_adder_1b:loop1[6].a_full_adder|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                              ; full_adder_1b                            ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 169 (18)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                                                      ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 103 (26)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                                                        ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                                                           ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                                       ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:fourth_8b_adder0|                      ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0                                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[0].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:fourth_8b_adder1|                      ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:second_8b_adder0|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0                                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[0].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:second_8b_adder1|                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                                     ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:third_8b_adder0|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[0].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[0].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                |slow_adder_8b:third_8b_adder1|                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[5].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[6].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[7].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                                      ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                                              ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 48 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                                                ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                                   ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                               ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:fourth_8b_adder1|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:second_8b_adder1|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                                                 ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                             ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:third_8b_adder1|                    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                                                  ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                              ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                              ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                              ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                              ; full_adder_1b                            ; work         ;
;          |mult_div_32b:my_mult_div|                                  ; 620 (15)          ; 203 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div                                                                                                                                                                                                                                     ; mult_div_32b                             ; work         ;
;             |divider_32b:my_divider|                                 ; 353 (67)          ; 69 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider                                                                                                                                                                                                              ; divider_32b                              ; work         ;
;                |carry_select_subtracter_32b:div_subtracter|          ; 156 (13)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter                                                                                                                                                                   ; carry_select_subtracter_32b              ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 100 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0                                                                                                                                     ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                        ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                    ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder0|                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder0|                ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder1|                ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder0|                 ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0                                                                                                       ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder1|                 ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                       ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                   |inverter_32b:b_inverter|                          ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter                                                                                                                                           ; inverter_32b                             ; work         ;
;                      |carry_select_adder_32b:adder0|                 ; 43 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                             ; carry_select_adder_32b                   ; work         ;
;                         |slow_adder_8b:first_8b_adder|               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                ; slow_adder_8b                            ; work         ;
;                            |full_adder_1b:loop1[2].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[3].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[4].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[5].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[6].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[7].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                            ; full_adder_1b                            ; work         ;
;                         |slow_adder_8b:fourth_8b_adder1|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                              ; slow_adder_8b                            ; work         ;
;                            |full_adder_1b:loop1[1].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[3].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[4].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[6].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                         |slow_adder_8b:second_8b_adder1|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                              ; slow_adder_8b                            ; work         ;
;                            |full_adder_1b:loop1[1].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[4].a_full_adder|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[6].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                          ; full_adder_1b                            ; work         ;
;                         |slow_adder_8b:third_8b_adder1|              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                               ; slow_adder_8b                            ; work         ;
;                            |full_adder_1b:loop1[1].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                           ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[3].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                           ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[4].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                           ; full_adder_1b                            ; work         ;
;                            |full_adder_1b:loop1[6].a_full_adder|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                           ; full_adder_1b                            ; work         ;
;                |counter32:counter|                                   ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|counter32:counter                                                                                                                                                                                            ; counter32                                ; work         ;
;                |equal_to_checker_32b:divide_by_zero_checker|         ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker                                                                                                                                                                  ; equal_to_checker_32b                     ; work         ;
;                   |carry_select_subtracter_32b:subtracter0|          ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;                      |inverter_32b:b_inverter|                       ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                  ; inverter_32b                             ; work         ;
;                         |carry_select_adder_32b:adder0|              ; 41 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                    ; carry_select_adder_32b                   ; work         ;
;                            |slow_adder_8b:first_8b_adder|            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                       ; slow_adder_8b                            ; work         ;
;                               |full_adder_1b:loop1[1].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[2].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[3].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[4].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[5].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[6].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder   ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[7].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder   ; full_adder_1b                            ; work         ;
;                            |slow_adder_8b:fourth_8b_adder1|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                     ; slow_adder_8b                            ; work         ;
;                               |full_adder_1b:loop1[3].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[5].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder ; full_adder_1b                            ; work         ;
;                            |slow_adder_8b:second_8b_adder1|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                     ; slow_adder_8b                            ; work         ;
;                               |full_adder_1b:loop1[3].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[5].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder ; full_adder_1b                            ; work         ;
;                            |slow_adder_8b:third_8b_adder1|           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                      ; slow_adder_8b                            ; work         ;
;                               |full_adder_1b:loop1[3].a_full_adder|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder  ; full_adder_1b                            ; work         ;
;                               |full_adder_1b:loop1[5].a_full_adder|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder  ; full_adder_1b                            ; work         ;
;                |equal_to_checker_6b:is_initial|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_6b:is_initial                                                                                                                                                                               ; equal_to_checker_6b                      ; work         ;
;                   |carry_select_subtracter_32b:subtracter0|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_6b:is_initial|carry_select_subtracter_32b:subtracter0                                                                                                                                       ; carry_select_subtracter_32b              ; work         ;
;                |inverter_32b:A_inverter|                             ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter                                                                                                                                                                                      ; inverter_32b                             ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 21 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0                                                                                                                                                        ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                           ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[7].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                                         ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder1|                ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                                         ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                     ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder1|                 ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                                          ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                      ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:A_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                      ; full_adder_1b                            ; work         ;
;                |inverter_32b:B_inverter|                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:B_inverter                                                                                                                                                                                      ; inverter_32b                             ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:B_inverter|carry_select_adder_32b:adder0                                                                                                                                                        ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                           ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:B_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                       ; full_adder_1b                            ; work         ;
;                |inverter_32b:divd_quotient_lower32_inverter|         ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                   |carry_select_adder_32b:adder0|                    ; 23 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                     ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder1|                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1                                                                                                     ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                 ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder1|                 ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1                                                                                                      ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|inverter_32b:divd_quotient_lower32_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                  ; full_adder_1b                            ; work         ;
;                |register_64b:divd_quotient_block|                    ; 32 (32)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block                                                                                                                                                                             ; register_64b                             ; work         ;
;             |multiplier_32b:my_multiplier|                           ; 252 (82)          ; 69 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier                                                                                                                                                                                                        ; multiplier_32b                           ; work         ;
;                |carry_select_adder_32b:mult_adder|                   ; 90 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder                                                                                                                                                                      ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder                                                                                                                                         ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[0].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[0].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                     ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:fourth_8b_adder0|                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0                                                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:fourth_8b_adder1|                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1                                                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:second_8b_adder0|                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0                                                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:second_8b_adder1|                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1                                                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                   ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:third_8b_adder0|                    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0                                                                                                                                        ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[7].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                   |slow_adder_8b:third_8b_adder1|                    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1                                                                                                                                        ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[5].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[6].a_full_adder|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[7].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[7].a_full_adder                                                                                                    ; full_adder_1b                            ; work         ;
;                |counter32:counter|                                   ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|counter32:counter                                                                                                                                                                                      ; counter32                                ; work         ;
;                |equal_to_checker_6b:is_initial|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial                                                                                                                                                                         ; equal_to_checker_6b                      ; work         ;
;                   |carry_select_subtracter_32b:subtracter0|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial|carry_select_subtracter_32b:subtracter0                                                                                                                                 ; carry_select_subtracter_32b              ; work         ;
;                |inverter_64b:product_inverter|                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter                                                                                                                                                                          ; inverter_64b                             ; work         ;
;                   |carry_select_adder_64b:adder0|                    ; 19 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0                                                                                                                                            ; carry_select_adder_64b                   ; work         ;
;                      |slow_adder_8b:first_8b_adder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:first_8b_adder                                                                                                               ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                           ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                           ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:fourth_8b_adder1|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1                                                                                                             ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:second_8b_adder1|                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1                                                                                                             ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[1].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[2].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[4].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[5].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                         ; full_adder_1b                            ; work         ;
;                      |slow_adder_8b:third_8b_adder1|                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder1                                                                                                              ; slow_adder_8b                            ; work         ;
;                         |full_adder_1b:loop1[3].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                          ; full_adder_1b                            ; work         ;
;                         |full_adder_1b:loop1[6].a_full_adder|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                          ; full_adder_1b                            ; work         ;
;                |register_64b:product_register|                       ; 49 (49)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register                                                                                                                                                                          ; register_64b                             ; work         ;
;             |register_32b:data_operandA_register|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|register_32b:data_operandA_register                                                                                                                                                                                                 ; register_32b                             ; work         ;
;             |register_32b:data_operandB_register|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|register_32b:data_operandB_register                                                                                                                                                                                                 ; register_32b                             ; work         ;
;          |mux_8_1b:overflow_mux|                                     ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mux_8_1b:overflow_mux                                                                                                                                                                                                                                        ; mux_8_1b                                 ; work         ;
;          |mux_8_32b:data_result_mux|                                 ; 251 (251)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mux_8_32b:data_result_mux                                                                                                                                                                                                                                    ; mux_8_32b                                ; work         ;
;          |or_32b:or0|                                                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|or_32b:or0                                                                                                                                                                                                                                                   ; or_32b                                   ; work         ;
;          |sll_32b:sll0|                                              ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|sll_32b:sll0                                                                                                                                                                                                                                                 ; sll_32b                                  ; work         ;
;          |sra_32b:sra0|                                              ; 139 (139)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|alu_32b:my_ALU|sra_32b:sra0                                                                                                                                                                                                                                                 ; sra_32b                                  ; work         ;
;       |carry_select_adder_32b:PC1_adder|                             ; 45 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder                                                                                                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;          |slow_adder_8b:first_8b_adder|                              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder                                                                                                                                                                                                               ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[6].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[7].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                                           ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:fourth_8b_adder1|                            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:fourth_8b_adder1                                                                                                                                                                                                             ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:second_8b_adder1|                            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:second_8b_adder1                                                                                                                                                                                                             ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                         ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:third_8b_adder1|                             ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:third_8b_adder1                                                                                                                                                                                                              ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                          ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                          ; full_adder_1b                            ; work         ;
;       |carry_select_adder_32b:PC1imm_adder|                          ; 46 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder                                                                                                                                                                                                                                         ; carry_select_adder_32b                   ; work         ;
;          |slow_adder_8b:first_8b_adder|                              ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder                                                                                                                                                                                                            ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[6].a_full_adder|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[7].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[7].a_full_adder                                                                                                                                                                        ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:fourth_8b_adder0|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0                                                                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:fourth_8b_adder1|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1                                                                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:fourth_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:second_8b_adder0|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0                                                                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[6].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder0|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:second_8b_adder1|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1                                                                                                                                                                                                          ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[6].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:second_8b_adder1|full_adder_1b:loop1[6].a_full_adder                                                                                                                                                                      ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:third_8b_adder0|                             ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0                                                                                                                                                                                                           ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder0|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;          |slow_adder_8b:third_8b_adder1|                             ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1                                                                                                                                                                                                           ; slow_adder_8b                            ; work         ;
;             |full_adder_1b:loop1[1].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[1].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[2].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[2].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[3].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[3].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[4].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[4].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;             |full_adder_1b:loop1[5].a_full_adder|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|carry_select_adder_32b:PC1imm_adder|slow_adder_8b:third_8b_adder1|full_adder_1b:loop1[5].a_full_adder                                                                                                                                                                       ; full_adder_1b                            ; work         ;
;       |dmem:mydmem|                                                  ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|dmem:mydmem                                                                                                                                                                                                                                                                 ; dmem                                     ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|dmem:mydmem|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;             |altsyncram_8vc1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated                                                                                                                                                                                                  ; altsyncram_8vc1                          ; work         ;
;       |equal_to_checker_5b:rd_MS_eq_rs_XS_checker|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rs_XS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rd_MS_eq_rt_XS_checker|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_MS_eq_rt_XS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rd_XS_eq_rd_MS_checker|                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 11 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rd_XS_eq_rd_WS_checker|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rd_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rs_XS_eq_r0_checker|                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_r0_checker                                                                                                                                                                                                                                     ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_r0_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                             ; carry_select_subtracter_32b              ; work         ;
;       |equal_to_checker_5b:rs_XS_eq_rd_MS_checker|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[4].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rs_XS_eq_rd_WS_checker|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rs_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rt_XS_eq_rd_MS_checker|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[1].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[4].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[4].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |equal_to_checker_5b:rt_XS_eq_rd_WS_checker|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker                                                                                                                                                                                                                                  ; equal_to_checker_5b                      ; work         ;
;          |carry_select_subtracter_32b:subtracter0|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0                                                                                                                                                                                          ; carry_select_subtracter_32b              ; work         ;
;             |carry_select_adder_32b:adder0|                          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0                                                                                                                                                            ; carry_select_adder_32b                   ; work         ;
;                |slow_adder_8b:first_8b_adder|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                                               ; slow_adder_8b                            ; work         ;
;                   |full_adder_1b:loop1[1].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[1].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[2].a_full_adder|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;                   |full_adder_1b:loop1[3].a_full_adder|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                                           ; full_adder_1b                            ; work         ;
;             |inverter_32b:b_inverter|                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter                                                                                                                                                                  ; inverter_32b                             ; work         ;
;                |carry_select_adder_32b:adder0|                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0                                                                                                                                    ; carry_select_adder_32b                   ; work         ;
;                   |slow_adder_8b:first_8b_adder|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder                                                                                                       ; slow_adder_8b                            ; work         ;
;                      |full_adder_1b:loop1[2].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[2].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;                      |full_adder_1b:loop1[3].a_full_adder|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|equal_to_checker_5b:rt_XS_eq_rd_WS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[3].a_full_adder                                                                   ; full_adder_1b                            ; work         ;
;       |imem:myimem|                                                  ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|imem:myimem                                                                                                                                                                                                                                                                 ; imem                                     ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|imem:myimem|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;             |altsyncram_2m81:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated                                                                                                                                                                                                  ; altsyncram_2m81                          ; work         ;
;       |instruction_decoder:instruction_decoder_DS|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|instruction_decoder:instruction_decoder_DS                                                                                                                                                                                                                                  ; instruction_decoder                      ; work         ;
;       |instruction_decoder:instruction_decoder_MS|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|instruction_decoder:instruction_decoder_MS                                                                                                                                                                                                                                  ; instruction_decoder                      ; work         ;
;       |instruction_decoder:instruction_decoder_WS|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|instruction_decoder:instruction_decoder_WS                                                                                                                                                                                                                                  ; instruction_decoder                      ; work         ;
;       |instruction_decoder:instruction_decoder_XS|                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|instruction_decoder:instruction_decoder_XS                                                                                                                                                                                                                                  ; instruction_decoder                      ; work         ;
;       |mux_4_32b:regfile_DW_WS_mux|                                  ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|mux_4_32b:regfile_DW_WS_mux                                                                                                                                                                                                                                                 ; mux_4_32b                                ; work         ;
;       |mux_4_5b:regfile_RD_mux|                                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|mux_4_5b:regfile_RD_mux                                                                                                                                                                                                                                                     ; mux_4_5b                                 ; work         ;
;       |mux_4_5b:regfile_S2_mux|                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|mux_4_5b:regfile_S2_mux                                                                                                                                                                                                                                                     ; mux_4_5b                                 ; work         ;
;       |pipeline_register_DX:my_pipeline_register_DX|                 ; 17 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_DX:my_pipeline_register_DX                                                                                                                                                                                                                                ; pipeline_register_DX                     ; work         ;
;          |register_32b:A_register|                                   ; 5 (5)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:A_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:B_register|                                   ; 7 (7)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:B_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:IR_register|                                  ; 5 (5)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:IR_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:PC_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:PC_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;       |pipeline_register_FD:my_pipeline_register_FD|                 ; 1 (0)             ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_FD:my_pipeline_register_FD                                                                                                                                                                                                                                ; pipeline_register_FD                     ; work         ;
;          |register_32b:IR_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_FD:my_pipeline_register_FD|register_32b:IR_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:PC_register|                                  ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_FD:my_pipeline_register_FD|register_32b:PC_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;       |pipeline_register_MW:my_pipeline_register_MW|                 ; 0 (0)             ; 156 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW                                                                                                                                                                                                                                ; pipeline_register_MW                     ; work         ;
;          |register_32b:D_register|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:D_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:IR_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:IR_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:O_register|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:O_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:PC_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:PC_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:exception_flag_register|                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register                                                                                                                                                                                           ; register_32b                             ; work         ;
;       |pipeline_register_XM:my_pipeline_register_XM|                 ; 48 (0)            ; 156 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM                                                                                                                                                                                                                                ; pipeline_register_XM                     ; work         ;
;          |register_32b:B_register|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:B_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:IR_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:IR_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:O_register|                                   ; 48 (48)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register                                                                                                                                                                                                        ; register_32b                             ; work         ;
;          |register_32b:PC_register|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:PC_register                                                                                                                                                                                                       ; register_32b                             ; work         ;
;          |register_32b:exception_flag_register|                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register                                                                                                                                                                                           ; register_32b                             ; work         ;
;       |regfile_32b:my_regfile|                                       ; 1453 (1410)       ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile                                                                                                                                                                                                                                                      ; regfile_32b                              ; work         ;
;          |decoder_32b:writeDecoder|                                  ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|decoder_32b:writeDecoder                                                                                                                                                                                                                             ; decoder_32b                              ; work         ;
;          |register_32b:register_10|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_10                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_11|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_11                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_12|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_12                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_13|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_13                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_14|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_14                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_15|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_15                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_16|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_16                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_17|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_17                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_18|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_18                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_19|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_19                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_1|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_1                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_20|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_20                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_21|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_21                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_22|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_22                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_23|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_23                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_24|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_24                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_25|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_25                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_26|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_26                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_27|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_27                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_28|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_28                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_29|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_29                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_2|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_2                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_30|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_30                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_31|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_31                                                                                                                                                                                                                             ; register_32b                             ; work         ;
;          |register_32b:register_3|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_3                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_4|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_4                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_5|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_5                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_6|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_6                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_7|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_7                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_8|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_8                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;          |register_32b:register_9|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|regfile_32b:my_regfile|register_32b:register_9                                                                                                                                                                                                                              ; register_32b                             ; work         ;
;       |register_32b:program_counter_register|                        ; 40 (40)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:player2_processor|register_32b:program_counter_register                                                                                                                                                                                                                                       ; register_32b                             ; work         ;
;    |vga_controller:vga_ins|                                          ; 1510 (20)         ; 76 (46)      ; 2381824     ; 4            ; 0       ; 2         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                                                                                                                                                                                                  ; vga_controller                           ; work         ;
;       |img_index:img_index_inst|                                     ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                                                                                                                                                                                         ; img_index                                ; work         ;
;          |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; altsyncram                               ; work         ;
;             |altsyncram_0pc1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_0pc1:auto_generated                                                                                                                                                                                          ; altsyncram_0pc1                          ; work         ;
;       |index_identifier_background_two_matrices:my_index_identifier| ; 1446 (665)        ; 6 (0)        ; 2375680     ; 4            ; 0       ; 2         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier                                                                                                                                                                                                                     ; index_identifier_background_two_matrices ; work         ;
;          |arrow_down_img_data:arrow_down_data_inst|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst                                                                                                                                                                            ; arrow_down_img_data                      ; work         ;
;             |altsyncram:altsyncram_component|                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component                                                                                                                                            ; altsyncram                               ; work         ;
;                |altsyncram_lrc1:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component|altsyncram_lrc1:auto_generated                                                                                                             ; altsyncram_lrc1                          ; work         ;
;          |arrow_left_img_data:arrow_left_data_inst|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst                                                                                                                                                                            ; arrow_left_img_data                      ; work         ;
;             |altsyncram:altsyncram_component|                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component                                                                                                                                            ; altsyncram                               ; work         ;
;                |altsyncram_8rc1:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated                                                                                                             ; altsyncram_8rc1                          ; work         ;
;          |arrow_right_img_data:arrow_right_data_inst|                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst                                                                                                                                                                          ; arrow_right_img_data                     ; work         ;
;             |altsyncram:altsyncram_component|                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component                                                                                                                                          ; altsyncram                               ; work         ;
;                |altsyncram_ruc1:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component|altsyncram_ruc1:auto_generated                                                                                                           ; altsyncram_ruc1                          ; work         ;
;          |arrow_up_img_data:arrow_up_data_inst|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst                                                                                                                                                                                ; arrow_up_img_data                        ; work         ;
;             |altsyncram:altsyncram_component|                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component                                                                                                                                                ; altsyncram                               ; work         ;
;                |altsyncram_2lc1:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component|altsyncram_2lc1:auto_generated                                                                                                                 ; altsyncram_2lc1                          ; work         ;
;          |background_data:background_data_inst|                      ; 253 (0)           ; 6 (0)        ; 2211840     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst                                                                                                                                                                                ; background_data                          ; work         ;
;             |altsyncram:altsyncram_component|                        ; 253 (0)           ; 6 (0)        ; 2211840     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component                                                                                                                                                ; altsyncram                               ; work         ;
;                |altsyncram_3ud1:auto_generated|                      ; 253 (0)           ; 6 (6)        ; 2211840     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated                                                                                                                 ; altsyncram_3ud1                          ; work         ;
;                   |decode_6aa:rden_decode|                           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|decode_6aa:rden_decode                                                                                          ; decode_6aa                               ; work         ;
;                   |mux_tob:mux2|                                     ; 212 (212)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|mux_tob:mux2                                                                                                    ; mux_tob                                  ; work         ;
;          |calculate_pixel_location:my_pixel_location|                ; 348 (19)          ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location                                                                                                                                                                          ; calculate_pixel_location                 ; work         ;
;             |lpm_divide:Div0|                                        ; 328 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_divide:Div0                                                                                                                                                          ; lpm_divide                               ; work         ;
;                |lpm_divide_rkm:auto_generated|                       ; 328 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_divide:Div0|lpm_divide_rkm:auto_generated                                                                                                                            ; lpm_divide_rkm                           ; work         ;
;                   |sign_div_unsign_jnh:divider|                      ; 328 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider                                                                                                ; sign_div_unsign_jnh                      ; work         ;
;                      |alt_u_div_qaf:divider|                         ; 328 (328)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider                                                                          ; alt_u_div_qaf                            ; work         ;
;             |lpm_mult:Mult0|                                         ; 1 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_mult:Mult0                                                                                                                                                           ; lpm_mult                                 ; work         ;
;                |mult_tgt:auto_generated|                             ; 1 (1)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_mult:Mult0|mult_tgt:auto_generated                                                                                                                                   ; mult_tgt                                 ; work         ;
;          |lpm_divide:Div0|                                           ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0                                                                                                                                                                                                     ; lpm_divide                               ; work         ;
;             |lpm_divide_rkm:auto_generated|                          ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0|lpm_divide_rkm:auto_generated                                                                                                                                                                       ; lpm_divide_rkm                           ; work         ;
;                |sign_div_unsign_jnh:divider|                         ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider                                                                                                                                           ; sign_div_unsign_jnh                      ; work         ;
;                   |alt_u_div_qaf:divider|                            ; 180 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider                                                                                                                     ; alt_u_div_qaf                            ; work         ;
;          |shakeyShake_img_data:shakeyshake_data_inst|                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst                                                                                                                                                                          ; shakeyShake_img_data                     ; work         ;
;             |altsyncram:altsyncram_component|                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component                                                                                                                                          ; altsyncram                               ; work         ;
;                |altsyncram_4uc1:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component|altsyncram_4uc1:auto_generated                                                                                                           ; altsyncram_4uc1                          ; work         ;
;       |video_sync_generator:LTM_ins|                                 ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                                                                                                                                                                                     ; video_sync_generator                     ; work         ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------------------------+
; Name                                                                                                                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------------------------+
; processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072  ; dmem.mif                      ;
; processor:player1_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif                      ;
; processor:player2_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072  ; dmem.mif                      ;
; processor:player2_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif                      ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_0pc1:auto_generated|ALTSYNCRAM                                                                                ; M9K  ; ROM         ; 256          ; 24           ; --           ; --           ; 6144    ; index_dark_blue.mif           ;
; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component|altsyncram_lrc1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM         ; 4096         ; 8            ; --           ; --           ; 32768   ; arrow_down_data.mif           ;
; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM         ; 4096         ; 8            ; --           ; --           ; 32768   ; arrow_left_data.mif           ;
; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component|altsyncram_ruc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 4096         ; 8            ; --           ; --           ; 32768   ; arrow_right_data.mif          ;
; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component|altsyncram_2lc1:auto_generated|ALTSYNCRAM       ; M9K  ; ROM         ; 4096         ; 8            ; --           ; --           ; 32768   ; arrow_up_data.mif             ;
; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|ALTSYNCRAM       ; M9K  ; ROM         ; 276480       ; 8            ; --           ; --           ; 2211840 ; background_data_dark_blue.mif ;
; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component|altsyncram_4uc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 4096         ; 8            ; --           ; --           ; 32768   ; shakeyShake_data.mif          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div                                 ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:player1_processor|dmem:mydmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:player1_processor|imem:myimem ; imem.v          ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:player2_processor|dmem:mydmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:player2_processor|imem:myimem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[27].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[28].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[29].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[30].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[31].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[27].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[28].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[29].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[30].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register|loop1[31].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[27].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[28].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[29].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[30].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player2_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[31].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[27].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[28].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[29].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[30].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register|loop1[31].a_dffe                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                                       ; Lost fanout                                                                                                                                                 ;
; lcd:mylcd|state2[2..30]                                                                                                                         ; Merged with lcd:mylcd|state2[31]                                                                                                                            ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                                   ; Merged with lcd:mylcd|state1[10]                                                                                                                            ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                              ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                 ;
; processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[63].a_dffe ; Merged with processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[62].a_dffe ;
; processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[63].a_dffe ; Merged with processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[62].a_dffe ;
; lcd:mylcd|state2[31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[0][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[1][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[2][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[3][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[4][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[5][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[6][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[7][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[8][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[9][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[10][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[11][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[12][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[13][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[14][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line2[15][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[0][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[1][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[2][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[3][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[4][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[5][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[6][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[7][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[8][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[9][7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[10][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[11][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[12][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[13][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[14][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|line1[15][7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|state1[10]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|printed_crlf                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; lcd:mylcd|buf_changed_ack                                                                                                                       ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                      ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                                      ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                            ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                            ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                            ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                       ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                       ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION           ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                               ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                               ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                   ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                                         ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                    ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                                        ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                 ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR               ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                               ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                 ; Lost fanout                                                                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                             ; Lost fanout                                                                                                                                                 ;
; Total Number of Removed Registers = 208                                                                                                         ;                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[0][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[1][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[2][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[3][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[4][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[5][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[6][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[7][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[8][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[9][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[10][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[11][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[12][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[13][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[14][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[15][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|printed_crlf                                                                                                                ; Stuck at GND              ; lcd:mylcd|buf_changed_ack                                                                                                          ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3873  ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 248   ;
; Number of registers using Asynchronous Clear ; 3650  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2863  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; lcd:mylcd|line1[13][5]                  ; 1       ;
; lcd:mylcd|line1[7][5]                   ; 1       ;
; lcd:mylcd|line1[15][5]                  ; 1       ;
; lcd:mylcd|line1[5][5]                   ; 1       ;
; lcd:mylcd|line1[8][5]                   ; 1       ;
; lcd:mylcd|line1[2][5]                   ; 1       ;
; lcd:mylcd|line1[10][5]                  ; 1       ;
; lcd:mylcd|line1[0][5]                   ; 1       ;
; lcd:mylcd|line1[9][5]                   ; 1       ;
; lcd:mylcd|line1[3][5]                   ; 1       ;
; lcd:mylcd|line1[11][5]                  ; 1       ;
; lcd:mylcd|line1[1][5]                   ; 1       ;
; lcd:mylcd|line1[6][5]                   ; 1       ;
; lcd:mylcd|line1[12][5]                  ; 1       ;
; lcd:mylcd|line1[14][5]                  ; 1       ;
; lcd:mylcd|line1[4][5]                   ; 1       ;
; lcd:mylcd|line2[9][5]                   ; 3       ;
; lcd:mylcd|line2[11][5]                  ; 3       ;
; lcd:mylcd|line2[15][5]                  ; 3       ;
; lcd:mylcd|line2[13][5]                  ; 3       ;
; lcd:mylcd|line2[0][5]                   ; 3       ;
; lcd:mylcd|line2[2][5]                   ; 3       ;
; lcd:mylcd|line2[6][5]                   ; 3       ;
; lcd:mylcd|line2[4][5]                   ; 3       ;
; lcd:mylcd|line2[8][5]                   ; 3       ;
; lcd:mylcd|line2[10][5]                  ; 3       ;
; lcd:mylcd|line2[14][5]                  ; 3       ;
; lcd:mylcd|line2[12][5]                  ; 3       ;
; lcd:mylcd|line2[1][5]                   ; 3       ;
; lcd:mylcd|line2[3][5]                   ; 3       ;
; lcd:mylcd|line2[7][5]                   ; 3       ;
; lcd:mylcd|line2[5][5]                   ; 3       ;
; Total number of inverted registers = 32 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[4]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|last_data_received[3]                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[39].a_dffe ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[3].a_dffe     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[38].a_dffe ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[4].a_dffe     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[5]                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |skeleton|processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:IR_register|loop1[28].a_dffe                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |skeleton|processor:player2_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:IR_register|loop1[27].a_dffe                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[44].a_dffe    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[62].a_dffe    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][3]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][0]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][2]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][4]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][4]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][1]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][6]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][1]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][2]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][1]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][1]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][4]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][0]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][6]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][4]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][0]                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[1]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[5]                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[43].a_dffe ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[52].a_dffe ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[56].a_dffe ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[20].a_dffe    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[30].a_dffe    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[41].a_dffe ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[54].a_dffe ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register|loop1[57].a_dffe ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[21].a_dffe    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[29].a_dffe    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14]                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[14].a_dffe    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block|loop1[16].a_dffe    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11]                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12]                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|register_32b:program_counter_register|loop1[0].a_dffe                                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|register_32b:program_counter_register|loop1[0].a_dffe                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:B_register|loop1[2].a_dffe                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:B_register|loop1[24].a_dffe                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:A_register|loop1[30].a_dffe                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|pipeline_register_DX:my_pipeline_register_DX|register_32b:A_register|loop1[22].a_dffe                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|register_32b:program_counter_register|loop1[13].a_dffe                                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|register_32b:program_counter_register|loop1[20].a_dffe                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |skeleton|processor:player1_processor|register_32b:program_counter_register|loop1[28].a_dffe                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|register_32b:program_counter_register|loop1[25].a_dffe                                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|register_32b:program_counter_register|loop1[12].a_dffe                                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|register_32b:program_counter_register|loop1[22].a_dffe                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |skeleton|processor:player2_processor|register_32b:program_counter_register|loop1[27].a_dffe                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|register_32b:program_counter_register|loop1[25].a_dffe                                                              ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register|loop1[1].a_dffe                                ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register|loop1[7].a_dffe                                ;
; 15:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register|loop1[17].a_dffe                               ;
; 15:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register|loop1[25].a_dffe                               ;
; 15:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register|loop1[23].a_dffe                               ;
; 15:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register|loop1[27].a_dffe                               ;
; 15:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register|loop1[10].a_dffe                               ;
; 15:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:player2_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register|loop1[12].a_dffe                               ;
; 38:1               ; 7 bits    ; 175 LEs       ; 175 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[0]                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|mux_4_5b:regfile_RD_mux|out[1]                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|mux_4_32b:regfile_DW_WS_mux|out[31]                                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|mux_4_32b:regfile_DW_WS_mux|out[10]                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|mux_4_5b:regfile_RD_mux|out[4]                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|mux_4_32b:regfile_DW_WS_mux|out[30]                                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|mux_4_32b:regfile_DW_WS_mux|out[16]                                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|ALU_input_A_decision_2[5]                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0|shifter4_in[24]                                                                         ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|ALU_input_A_decision_2[14]                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|alu_32b:my_ALU|sra_32b:sra0|shifter4_in[7]                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|mux_4_5b:regfile_S2_mux|out[4]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|product_result[37]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|product_result[43]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|product_result[49]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|product_result[58]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|mux_4_5b:regfile_S2_mux|out[4]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|product_result[34]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|product_result[45]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|product_result[50]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|product_result[62]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |skeleton|data3[4]                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|ALU_input_A[24]                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0|shifter2_in[29]                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|ALU_input_A[0]                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|alu_32b:my_ALU|sra_32b:sra0|shifter2_in[2]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |skeleton|lcd_supposed[0]                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lane_type[2]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0|shifter1_in[30]                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|alu_32b:my_ALU|sra_32b:sra0|shifter1_in[1]                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|index[4]                                                    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_pixel_y0[9]                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |skeleton|processor:player1_processor|regfile_RS2VAL_XS_bypassed[31]                                                                                      ;
; 6:1                ; 27 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:player1_processor|regfile_RS2VAL_XS_bypassed[6]                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |skeleton|processor:player2_processor|regfile_RS2VAL_XS_bypassed[29]                                                                                      ;
; 6:1                ; 27 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:player2_processor|regfile_RS2VAL_XS_bypassed[14]                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_range_index4[1]                                       ;
; 52:1               ; 3 bits    ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_0_value[1]                                            ;
; 52:1               ; 3 bits    ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_1_value[0]                                            ;
; 52:1               ; 3 bits    ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_2_value[0]                                            ;
; 52:1               ; 3 bits    ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_3_value[0]                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:player1_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:player2_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:player2_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component|altsyncram_2lc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component|altsyncram_lrc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component|altsyncram_ruc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component|altsyncram_4uc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_0pc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:player1_processor|imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; imem.mif             ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:player2_processor|imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; imem.mif             ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:player2_processor|dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                                             ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 8                             ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 19                            ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 276480                        ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                             ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                           ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                                          ;
; INIT_FILE                          ; background_data_dark_blue.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3ud1               ; Untyped                                                                                                                          ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                            ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                                                                            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; arrow_up_data.mif    ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2lc1      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                                                                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; arrow_down_data.mif  ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_lrc1      ; Untyped                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                                                                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; arrow_left_data.mif  ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8rc1      ; Untyped                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                  ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; INIT_FILE                          ; arrow_right_data.mif ; Untyped                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ruc1      ; Untyped                                                                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                  ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; INIT_FILE                          ; shakeyShake_data.mif ; Untyped                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_4uc1      ; Untyped                                                                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; index_dark_blue.mif  ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0pc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                                                                                                               ;
; LPM_WIDTHD             ; 19             ; Untyped                                                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_rkm ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                       ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                                                                    ;
; LPM_WIDTHD             ; 19             ; Untyped                                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_rkm ; Untyped                                                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                             ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 19           ; Untyped                                                                                                                        ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                                                        ;
; LPM_WIDTHP                                     ; 29           ; Untyped                                                                                                                        ;
; LPM_WIDTHR                                     ; 29           ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_tgt     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 19           ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 19           ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 5            ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 5            ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 5            ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 5            ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                             ;
; Entity Instance                           ; processor:player1_processor|imem:myimem|altsyncram:altsyncram_component                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; processor:player2_processor|imem:myimem|altsyncram:altsyncram_component                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; processor:player2_processor|dmem:mydmem|altsyncram:altsyncram_component                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 276480                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                            ;
;     -- WIDTH_A                            ; 24                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                        ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                         ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                             ;
; Entity Instance                       ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 19                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 29                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5                                            ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                             ;
;     -- LPM_WIDTHP                     ; 19                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1                                            ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult2                                            ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult3                                            ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
; Entity Instance                       ; vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult4                                            ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                             ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                          ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; SCREEN_HEIGHT[8..5]  ; Input ; Info     ; Stuck at VCC                                                                                                     ;
; SCREEN_HEIGHT[18..9] ; Input ; Info     ; Stuck at GND                                                                                                     ;
; SCREEN_HEIGHT[4..0]  ; Input ; Info     ; Stuck at GND                                                                                                     ;
; SCREEN_WIDTH[18..10] ; Input ; Info     ; Stuck at GND                                                                                                     ;
; SCREEN_WIDTH[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                     ;
; SCREEN_WIDTH[9]      ; Input ; Info     ; Stuck at VCC                                                                                                     ;
; SCREEN_WIDTH[8]      ; Input ; Info     ; Stuck at GND                                                                                                     ;
; SCREEN_WIDTH[7]      ; Input ; Info     ; Stuck at VCC                                                                                                     ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binary_to_seven_segment_converter:comb_155|numToSegment:seg1_encoder"                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "number[4..4]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binary_to_seven_segment_converter:comb_155|numToSegment:seg2_encoder"                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "number[4..4]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binary_to_seven_segment_converter:comb_155|numToSegment:seg3_encoder"                                                                                 ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                        ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; number       ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "number[4..4]" will be connected to GND. ;
; number[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binary_to_seven_segment_converter:comb_155|inverter_32b:B_inverter"                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; to_invert[31..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; to_invert[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inverted[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; write_en ; Input ; Info     ; Stuck at VCC ;
; data[7]  ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_key_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player2_processor"                                                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; ps2_out[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; dmem_out      ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "dmem_out[31..1]" have no fanouts ;
; dmem_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|mux_4_5b:regfile_RD_mux" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at VCC                                          ;
; in3  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_WS"                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shamt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALU_op    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; j_isa     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bne_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jr_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blt_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bex_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:exception_flag_register" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                             ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:D_register" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                           ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:O_register" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                           ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:IR_register" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                 ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                            ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW|register_32b:PC_register" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                 ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                            ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_MS"                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shamt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALU_op    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; target    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; j_isa     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bne_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jal_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jr_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blt_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bex_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; setx_isa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:exception_flag_register" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                             ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:B_register" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                           ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:O_register" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                           ;
+------------------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:IR_register" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                 ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                            ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM|register_32b:PC_register" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                 ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                            ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|carry_select_adder_32b:PC1imm_adder"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mux_8_1b:overflow_mux" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                       ;
; in3  ; Input ; Info     ; Stuck at GND                                                       ;
; in4  ; Input ; Info     ; Stuck at GND                                                       ;
; in5  ; Input ; Info     ; Stuck at GND                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_6b:is_done_checker" ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                           ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; data_operandB[4..1] ; Input ; Info     ; Stuck at GND                                                                                                      ;
; data_operandB[5]    ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; data_operandB[0]    ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker|carry_select_subtracter_32b:subtracter0" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; difference ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; overflow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; isLessThan ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker" ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                         ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; data_operandA ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_6b:is_initial" ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                            ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; data_operandB ; Input ; Info     ; Stuck at GND                                                                                                       ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|carry_select_subtracter_32b:div_subtracter" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                      ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; difference[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; overflow       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; isNotEqual     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|register_64b:divd_quotient_block" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                          ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; data_writeReg[0] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; data_readReg[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_done_checker" ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                 ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; data_operandB[4..1] ; Input ; Info     ; Stuck at GND                                                                                                            ;
; data_operandB[5]    ; Input ; Info     ; Stuck at VCC                                                                                                            ;
; data_operandB[0]    ; Input ; Info     ; Stuck at VCC                                                                                                            ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:eighth_8b_adder1" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:eighth_8b_adder0" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:seventth_8b_adder1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:seventh_8b_adder0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:sixth_8b_adder1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:sixth_8b_adder0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fifth_8b_adder1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fifth_8b_adder0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:fourth_8b_adder0" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:third_8b_adder0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:second_8b_adder0" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0|slow_adder_8b:first_8b_adder" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                       ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; data_operandB[63..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; data_operandB[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial|carry_select_subtracter_32b:subtracter0" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_operandA[31..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; data_operandB[31..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; difference           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; isLessThan           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial" ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                  ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data_operandB ; Input ; Info     ; Stuck at GND                                                                                                             ;
+---------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|carry_select_adder_32b:mult_adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                              ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|register_32b:data_operandB_register" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                             ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                                                                        ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|register_32b:data_operandA_register" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                             ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                                                                        ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|alu_32b:my_ALU" ;
+----------------------+-------+----------+------------------------------+
; Port                 ; Type  ; Severity ; Details                      ;
+----------------------+-------+----------+------------------------------+
; ctrl_ALUopcode[4..3] ; Input ; Info     ; Stuck at GND                 ;
+----------------------+-------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_XS"                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; opcode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALU_op  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; j_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jal_isa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|mux_4_5b:regfile_S2_mux" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|regfile_32b:my_regfile|decoder_32b:readDecoderB" ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                     ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                ;
+--------+-------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|regfile_32b:my_regfile|decoder_32b:readDecoderA" ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                     ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                ;
+--------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|regfile_32b:my_regfile|decoder_32b:writeDecoder"              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_32b[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|regfile_32b:my_regfile"                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; screenIndexReg1[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; screenIndexReg2[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; screenIndexReg3[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_DS"                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shamt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALU_op    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; target    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; add_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addi_isa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sub_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; and_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; or_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sll_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sra_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mul_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; div_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lw_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; j_isa     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jal_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; setx_isa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|carry_select_adder_32b:PC1_adder"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_operandB[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_operandB[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|imem:myimem" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|instruction_decoder:instruction_decoder_FS"                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shamt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALU_op    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; add_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addi_isa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sub_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; and_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; or_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sll_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sra_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mul_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; div_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lw_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bne_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jr_isa    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blt_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bex_isa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; setx_isa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rd_XS_eq_r0_checker" ;
+---------------+-------+----------+--------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                      ;
+---------------+-------+----------+--------------------------------------------------------------+
; data_operandB ; Input ; Info     ; Stuck at GND                                                 ;
+---------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rt_XS_eq_r0_checker" ;
+---------------+-------+----------+--------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                      ;
+---------------+-------+----------+--------------------------------------------------------------+
; data_operandB ; Input ; Info     ; Stuck at GND                                                 ;
+---------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_r0_checker" ;
+---------------+-------+----------+--------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                      ;
+---------------+-------+----------+--------------------------------------------------------------+
; data_operandB ; Input ; Info     ; Stuck at GND                                                 ;
+---------------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|carry_select_adder_32b:adder0" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder1" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                         ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:fourth_8b_adder0" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:third_8b_adder0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:second_8b_adder0" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_operandB[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; data_operandB[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; data_operandA[31..5] ; Input  ; Info     ; Stuck at GND                                                                                    ;
; data_operandB[31..5] ; Input  ; Info     ; Stuck at GND                                                                                    ;
; difference           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; isLessThan           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "processor:player1_processor" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; ps2_out[7..3] ; Input ; Info     ; Stuck at GND         ;
+---------------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 272                         ;
; cycloneiii_ff         ; 3873                        ;
;     CLR               ; 727                         ;
;     CLR SCLR          ; 19                          ;
;     CLR SCLR SLD      ; 82                          ;
;     CLR SLD           ; 134                         ;
;     ENA               ; 175                         ;
;     ENA CLR           ; 2638                        ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 32                          ;
;     SCLR              ; 5                           ;
;     plain             ; 43                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 9602                        ;
;     arith             ; 314                         ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 154                         ;
;     normal            ; 9288                        ;
;         0 data inputs ; 21                          ;
;         1 data inputs ; 60                          ;
;         2 data inputs ; 748                         ;
;         3 data inputs ; 1447                        ;
;         4 data inputs ; 7012                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 464                         ;
;                       ;                             ;
; Max LUT depth         ; 49.20                       ;
; Average LUT depth     ; 14.64                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Sat Apr 22 05:51:25 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/altera/16.0/project/350FinalProject/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/altera/16.0/project/350FinalProject/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/altera/16.0/project/350FinalProject/PS2_Controller.v Line: 9
Info (12021): Found 46 design units, including 46 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1
    Info (12023): Found entity 2: pipeline_register_FD File: C:/altera/16.0/project/350FinalProject/processor.v Line: 273
    Info (12023): Found entity 3: pipeline_register_DX File: C:/altera/16.0/project/350FinalProject/processor.v Line: 282
    Info (12023): Found entity 4: pipeline_register_XM File: C:/altera/16.0/project/350FinalProject/processor.v Line: 293
    Info (12023): Found entity 5: pipeline_register_MW File: C:/altera/16.0/project/350FinalProject/processor.v Line: 307
    Info (12023): Found entity 6: instruction_decoder File: C:/altera/16.0/project/350FinalProject/processor.v Line: 323
    Info (12023): Found entity 7: alu_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 363
    Info (12023): Found entity 8: regfile_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 387
    Info (12023): Found entity 9: register_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 613
    Info (12023): Found entity 10: register_64b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 630
    Info (12023): Found entity 11: mult_div_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 648
    Info (12023): Found entity 12: multiplier_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 677
    Info (12023): Found entity 13: divider_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 748
    Info (12023): Found entity 14: counter32 File: C:/altera/16.0/project/350FinalProject/processor.v Line: 814
    Info (12023): Found entity 15: carry_select_adder_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 870
    Info (12023): Found entity 16: carry_select_adder_64b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 909
    Info (12023): Found entity 17: full_adder_1b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 965
    Info (12023): Found entity 18: slow_adder_8b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 978
    Info (12023): Found entity 19: carry_select_subtracter_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 997
    Info (12023): Found entity 20: inverter_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1027
    Info (12023): Found entity 21: inverter_64b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1043
    Info (12023): Found entity 22: and_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1059
    Info (12023): Found entity 23: or_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1071
    Info (12023): Found entity 24: sll_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1083
    Info (12023): Found entity 25: sra_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1107
    Info (12023): Found entity 26: left_shift_1b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1133
    Info (12023): Found entity 27: left_shift_2b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1146
    Info (12023): Found entity 28: left_shift_4b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1160
    Info (12023): Found entity 29: left_shift_8b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1177
    Info (12023): Found entity 30: left_shift_16b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1198
    Info (12023): Found entity 31: right_shift_1b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1229
    Info (12023): Found entity 32: right_shift_2b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1242
    Info (12023): Found entity 33: right_shift_4b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1256
    Info (12023): Found entity 34: right_shift_8b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1273
    Info (12023): Found entity 35: right_shift_16b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1294
    Info (12023): Found entity 36: equal_to_checker_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1325
    Info (12023): Found entity 37: equal_to_checker_6b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1335
    Info (12023): Found entity 38: equal_to_checker_5b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1357
    Info (12023): Found entity 39: rshift1_64b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1379
    Info (12023): Found entity 40: mux_4_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1395
    Info (12023): Found entity 41: mux_4_5b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1406
    Info (12023): Found entity 42: mux_8_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1417
    Info (12023): Found entity 43: mux_8_1b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1432
    Info (12023): Found entity 44: decoder_32b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1452
    Info (12023): Found entity 45: decoder_8b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1503
    Info (12023): Found entity 46: decoder_4b File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1526
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/altera/16.0/project/350FinalProject/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/altera/16.0/project/350FinalProject/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/altera/16.0/project/350FinalProject/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/altera/16.0/project/350FinalProject/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/altera/16.0/project/350FinalProject/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/altera/16.0/project/350FinalProject/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/altera/16.0/project/350FinalProject/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/altera/16.0/project/350FinalProject/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/altera/16.0/project/350FinalProject/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/altera/16.0/project/350FinalProject/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/altera/16.0/project/350FinalProject/img_data.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(55): created implicit net for "inclock" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(68): created implicit net for "dmem_data_out_data_player2" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(143): created implicit net for "DLY_RST" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 143
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(144): created implicit net for "VGA_CTRL_CLK" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 144
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(144): created implicit net for "AUD_CTRL_CLK" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 144
Warning (10236): Verilog HDL Implicit Net warning at processor.v(75): created implicit net for "rd_XS_eq_rd_WS" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 75
Critical Warning (10846): Verilog HDL Instantiation warning at skeleton.v(127): instance has no name File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 127
Critical Warning (10846): Verilog HDL Instantiation warning at skeleton.v(128): instance has no name File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 128
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "dmem_data_out_player2" at skeleton.v(39) has no driver File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
Warning (10034): Output port "VGA_SYNC" at skeleton.v(23) has no driver File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 23
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/altera/16.0/project/350FinalProject/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/altera/16.0/project/350FinalProject/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/altera/16.0/project/350FinalProject/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "processor" for hierarchy "processor:player1_processor" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at processor.v(67): object "debug_data" assigned a value but never read File: C:/altera/16.0/project/350FinalProject/processor.v Line: 67
Warning (10230): Verilog HDL assignment warning at processor.v(91): truncated value with size 19 to match size of target (18) File: C:/altera/16.0/project/350FinalProject/processor.v Line: 91
Info (12128): Elaborating entity "equal_to_checker_5b" for hierarchy "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 70
Info (12128): Elaborating entity "carry_select_subtracter_32b" for hierarchy "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1375
Info (12128): Elaborating entity "inverter_32b" for hierarchy "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1004
Info (12128): Elaborating entity "carry_select_adder_32b" for hierarchy "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1040
Info (12128): Elaborating entity "slow_adder_8b" for hierarchy "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 880
Info (12128): Elaborating entity "full_adder_1b" for hierarchy "processor:player1_processor|equal_to_checker_5b:rs_XS_eq_rd_MS_checker|carry_select_subtracter_32b:subtracter0|inverter_32b:b_inverter|carry_select_adder_32b:adder0|slow_adder_8b:first_8b_adder|full_adder_1b:loop1[0].a_full_adder" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 990
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "processor:player1_processor|instruction_decoder:instruction_decoder_FS" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 94
Info (12128): Elaborating entity "register_32b" for hierarchy "processor:player1_processor|register_32b:program_counter_register" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 97
Info (12128): Elaborating entity "imem" for hierarchy "processor:player1_processor|imem:myimem" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:player1_processor|imem:myimem|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:player1_processor|imem:myimem|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:player1_processor|imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "processor:player1_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/altera/16.0/project/350FinalProject/db/altsyncram_2m81.tdf Line: 32
Warning (113028): 3905 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/altera/16.0/project/350FinalProject/imem.mif Line: 1
    Warning (113027): Addresses ranging from 191 to 4095 are not initialized File: C:/altera/16.0/project/350FinalProject/imem.mif Line: 1
Info (12128): Elaborating entity "pipeline_register_FD" for hierarchy "processor:player1_processor|pipeline_register_FD:my_pipeline_register_FD" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 123
Info (12128): Elaborating entity "regfile_32b" for hierarchy "processor:player1_processor|regfile_32b:my_regfile" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 130
Info (12128): Elaborating entity "decoder_32b" for hierarchy "processor:player1_processor|regfile_32b:my_regfile|decoder_32b:writeDecoder" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 397
Info (12128): Elaborating entity "mux_4_5b" for hierarchy "processor:player1_processor|mux_4_5b:regfile_S2_mux" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 137
Info (12128): Elaborating entity "pipeline_register_DX" for hierarchy "processor:player1_processor|pipeline_register_DX:my_pipeline_register_DX" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 146
Info (12128): Elaborating entity "alu_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 161
Info (12128): Elaborating entity "and_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|and_32b:and0" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 374
Info (12128): Elaborating entity "or_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|or_32b:or0" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 375
Info (12128): Elaborating entity "sll_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 376
Info (12128): Elaborating entity "left_shift_16b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0|left_shift_16b:shifter16" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1091
Info (12128): Elaborating entity "left_shift_8b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0|left_shift_8b:shifter8" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1094
Info (12128): Elaborating entity "left_shift_4b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0|left_shift_4b:shifter4" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1097
Info (12128): Elaborating entity "left_shift_2b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0|left_shift_2b:shifter2" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1100
Info (12128): Elaborating entity "left_shift_1b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sll_32b:sll0|left_shift_1b:shifter1" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1103
Info (12128): Elaborating entity "sra_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sra_32b:sra0" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 377
Info (12128): Elaborating entity "right_shift_16b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sra_32b:sra0|right_shift_16b:shifter16" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1115
Info (12128): Elaborating entity "right_shift_8b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sra_32b:sra0|right_shift_8b:shifter8" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1118
Info (12128): Elaborating entity "right_shift_4b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sra_32b:sra0|right_shift_4b:shifter4" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1121
Info (12128): Elaborating entity "right_shift_2b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sra_32b:sra0|right_shift_2b:shifter2" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1124
Info (12128): Elaborating entity "right_shift_1b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|sra_32b:sra0|right_shift_1b:shifter1" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1127
Info (12128): Elaborating entity "mult_div_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 378
Info (12128): Elaborating entity "multiplier_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 665
Info (12128): Elaborating entity "counter32" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|counter32:counter" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 696
Info (12128): Elaborating entity "register_64b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|register_64b:product_register" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 699
Info (12128): Elaborating entity "rshift1_64b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|rshift1_64b:right_shifter" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 715
Info (12128): Elaborating entity "equal_to_checker_6b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|equal_to_checker_6b:is_initial" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 727
Info (12128): Elaborating entity "inverter_64b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 731
Info (12128): Elaborating entity "carry_select_adder_64b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|multiplier_32b:my_multiplier|inverter_64b:product_inverter|carry_select_adder_64b:adder0" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 1056
Info (12128): Elaborating entity "divider_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 669
Info (12128): Elaborating entity "equal_to_checker_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mult_div_32b:my_mult_div|divider_32b:my_divider|equal_to_checker_32b:divide_by_zero_checker" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 808
Info (12128): Elaborating entity "mux_8_32b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mux_8_32b:data_result_mux" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 380
Info (12128): Elaborating entity "mux_8_1b" for hierarchy "processor:player1_processor|alu_32b:my_ALU|mux_8_1b:overflow_mux" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 381
Info (12128): Elaborating entity "pipeline_register_XM" for hierarchy "processor:player1_processor|pipeline_register_XM:my_pipeline_register_XM" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 227
Info (12128): Elaborating entity "dmem" for hierarchy "processor:player1_processor|dmem:mydmem" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 244
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "processor:player1_processor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pipeline_register_MW" for hierarchy "processor:player1_processor|pipeline_register_MW:my_pipeline_register_MW" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 249
Info (12128): Elaborating entity "mux_4_32b" for hierarchy "processor:player1_processor|mux_4_32b:regfile_DW_WS_mux" File: C:/altera/16.0/project/350FinalProject/processor.v Line: 267
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 72
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/altera/16.0/project/350FinalProject/PS2_Interface.v Line: 26
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/altera/16.0/project/350FinalProject/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/altera/16.0/project/350FinalProject/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 123
Warning (12125): Using design file binary_to_seven_segment_converter.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: binary_to_seven_segment_converter File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 1
    Info (12023): Found entity 2: numToSegment File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 52
Info (12128): Elaborating entity "binary_to_seven_segment_converter" for hierarchy "binary_to_seven_segment_converter:comb_155" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 127
Warning (10230): Verilog HDL assignment warning at binary_to_seven_segment_converter.v(30): truncated value with size 32 to match size of target (4) File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 30
Warning (10230): Verilog HDL assignment warning at binary_to_seven_segment_converter.v(36): truncated value with size 32 to match size of target (4) File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 36
Warning (10230): Verilog HDL assignment warning at binary_to_seven_segment_converter.v(38): truncated value with size 32 to match size of target (4) File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 38
Info (12128): Elaborating entity "numToSegment" for hierarchy "binary_to_seven_segment_converter:comb_155|numToSegment:seg3_encoder" File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 46
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 143
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/altera/16.0/project/350FinalProject/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 144
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 157
Warning (10230): Verilog HDL assignment warning at vga_controller.v(50): truncated value with size 32 to match size of target (19) File: C:/altera/16.0/project/350FinalProject/vga_controller.v Line: 50
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/altera/16.0/project/350FinalProject/vga_controller.v Line: 40
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/altera/16.0/project/350FinalProject/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/altera/16.0/project/350FinalProject/video_sync_generator.v Line: 80
Warning (12125): Using design file index_identifier_background_two_matrices.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: index_identifier_background_two_matrices File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 1
    Info (12023): Found entity 2: select_indicator_index File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 279
    Info (12023): Found entity 3: calculate_pixel_location File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 298
Info (12128): Elaborating entity "index_identifier_background_two_matrices" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier" File: C:/altera/16.0/project/350FinalProject/vga_controller.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at index_identifier_background_two_matrices.v(127): object "in_arrow_block_range" assigned a value but never read File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at index_identifier_background_two_matrices.v(127): object "in_p1_arrow_range" assigned a value but never read File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at index_identifier_background_two_matrices.v(127): object "in_p2_arrow_range" assigned a value but never read File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 127
Warning (10230): Verilog HDL assignment warning at index_identifier_background_two_matrices.v(260): truncated value with size 24 to match size of target (8) File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 260
Warning (10230): Verilog HDL assignment warning at index_identifier_background_two_matrices.v(269): truncated value with size 24 to match size of target (8) File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 269
Warning (10230): Verilog HDL assignment warning at index_identifier_background_two_matrices.v(273): truncated value with size 24 to match size of target (8) File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 273
Warning (12125): Using design file background_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: background_data File: C:/altera/16.0/project/350FinalProject/background_data.v Line: 39
Info (12128): Elaborating entity "background_data" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 19
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/background_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/background_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/background_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background_data_dark_blue.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "276480"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf
    Info (12023): Found entity 1: altsyncram_3ud1 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_3ud1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_3ud1" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6aa.tdf
    Info (12023): Found entity 1: decode_6aa File: C:/altera/16.0/project/350FinalProject/db/decode_6aa.tdf Line: 23
Info (12128): Elaborating entity "decode_6aa" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|decode_6aa:rden_decode" File: C:/altera/16.0/project/350FinalProject/db/altsyncram_3ud1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tob.tdf
    Info (12023): Found entity 1: mux_tob File: C:/altera/16.0/project/350FinalProject/db/mux_tob.tdf Line: 23
Info (12128): Elaborating entity "mux_tob" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|background_data:background_data_inst|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|mux_tob:mux2" File: C:/altera/16.0/project/350FinalProject/db/altsyncram_3ud1.tdf Line: 41
Warning (12125): Using design file arrow_up_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: arrow_up_img_data File: C:/altera/16.0/project/350FinalProject/arrow_up_img_data.v Line: 39
Info (12128): Elaborating entity "arrow_up_img_data" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/arrow_up_img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/arrow_up_img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/arrow_up_img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "arrow_up_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_2lc1.tdf Line: 211
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2lc1.tdf
    Info (12023): Found entity 1: altsyncram_2lc1 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_2lc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2lc1" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_up_img_data:arrow_up_data_inst|altsyncram:altsyncram_component|altsyncram_2lc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file arrow_down_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: arrow_down_img_data File: C:/altera/16.0/project/350FinalProject/arrow_down_img_data.v Line: 39
Info (12128): Elaborating entity "arrow_down_img_data" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/arrow_down_img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/arrow_down_img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/arrow_down_img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "arrow_down_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_lrc1.tdf Line: 211
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrc1.tdf
    Info (12023): Found entity 1: altsyncram_lrc1 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_lrc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lrc1" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_down_img_data:arrow_down_data_inst|altsyncram:altsyncram_component|altsyncram_lrc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file arrow_left_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: arrow_left_img_data File: C:/altera/16.0/project/350FinalProject/arrow_left_img_data.v Line: 39
Info (12128): Elaborating entity "arrow_left_img_data" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/arrow_left_img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/arrow_left_img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/arrow_left_img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "arrow_left_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_8rc1.tdf Line: 211
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf
    Info (12023): Found entity 1: altsyncram_8rc1 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_8rc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8rc1" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_left_img_data:arrow_left_data_inst|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file arrow_right_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: arrow_right_img_data File: C:/altera/16.0/project/350FinalProject/arrow_right_img_data.v Line: 39
Info (12128): Elaborating entity "arrow_right_img_data" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/arrow_right_img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/arrow_right_img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/arrow_right_img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "arrow_right_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_ruc1.tdf Line: 211
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ruc1.tdf
    Info (12023): Found entity 1: altsyncram_ruc1 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_ruc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ruc1" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|arrow_right_img_data:arrow_right_data_inst|altsyncram:altsyncram_component|altsyncram_ruc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file shakeyshake_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shakeyShake_img_data File: C:/altera/16.0/project/350FinalProject/shakeyshake_img_data.v Line: 39
Info (12128): Elaborating entity "shakeyShake_img_data" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/shakeyshake_img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/shakeyshake_img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/shakeyshake_img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "shakeyShake_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_4uc1.tdf Line: 211
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4uc1.tdf
    Info (12023): Found entity 1: altsyncram_4uc1 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_4uc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4uc1" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|shakeyShake_img_data:shakeyshake_data_inst|altsyncram:altsyncram_component|altsyncram_4uc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "calculate_pixel_location" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 124
Info (12128): Elaborating entity "select_indicator_index" for hierarchy "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|select_indicator_index:p1_indicator_selector" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 163
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/altera/16.0/project/350FinalProject/vga_controller.v Line: 83
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/project/350FinalProject/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/project/350FinalProject/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "index_dark_blue.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0pc1.tdf
    Info (12023): Found entity 1: altsyncram_0pc1 File: C:/altera/16.0/project/350FinalProject/db/altsyncram_0pc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0pc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_0pc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12010): Port "number" on the entity instantiation of "seg1_encoder" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND. File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 48
Warning (12010): Port "number" on the entity instantiation of "seg2_encoder" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND. File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 47
Warning (12010): Port "number" on the entity instantiation of "seg3_encoder" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND. File: C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v Line: 46
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[31]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[30]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[29]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[28]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[27]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[26]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[25]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[24]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[23]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[22]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[21]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[20]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[19]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[18]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[17]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[16]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[15]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[14]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[13]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[12]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[11]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[10]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[9]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[8]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[7]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[6]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[5]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[4]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[3]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[2]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[1]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegA[0]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[31]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[30]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[29]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[28]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[27]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[26]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[25]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[24]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[23]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[22]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[21]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[20]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[19]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[18]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[17]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[16]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[15]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[14]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[13]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[12]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[11]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[10]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[9]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[8]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[7]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[6]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[5]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[4]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[3]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[2]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[1]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player2_processor|regfile_32b:my_regfile|data_readRegB[0]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[31]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[30]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[29]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[28]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[27]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[26]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[25]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[24]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[23]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[22]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[21]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[20]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[19]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[18]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[17]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[16]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[15]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[14]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[13]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[12]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[11]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[10]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[9]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[8]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[7]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[6]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[5]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[4]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[3]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[2]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[1]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegA[0]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[31]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[30]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[29]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[28]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[27]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[26]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[25]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[24]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[23]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[22]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[21]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[20]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[19]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[18]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[17]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[16]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[15]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[14]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[13]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[12]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[11]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[10]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[9]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[8]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[7]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[6]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[5]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[4]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[3]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[2]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[1]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
    Warning (13048): Converted tri-state node "processor:player1_processor|regfile_32b:my_regfile|data_readRegB[0]" into a selector File: C:/altera/16.0/project/350FinalProject/processor.v Line: 625
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|Div0" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 302
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Div0" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 181
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|Mult0" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 303
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Mult5" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Mult1" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 248
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Mult2" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 249
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Mult3" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 250
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Mult4" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 251
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_divide:Div0" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 302
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_divide:Div0" with the following parameter: File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 302
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf
    Info (12023): Found entity 1: lpm_divide_rkm File: C:/altera/16.0/project/350FinalProject/db/lpm_divide_rkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: C:/altera/16.0/project/350FinalProject/db/sign_div_unsign_jnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf
    Info (12023): Found entity 1: alt_u_div_qaf File: C:/altera/16.0/project/350FinalProject/db/alt_u_div_qaf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/altera/16.0/project/350FinalProject/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/altera/16.0/project/350FinalProject/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 181
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0" with the following parameter: File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 181
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_mult:Mult0" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 303
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|calculate_pixel_location:my_pixel_location|lpm_mult:Mult0" with the following parameter: File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 303
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tgt.tdf
    Info (12023): Found entity 1: mult_tgt File: C:/altera/16.0/project/350FinalProject/db/mult_tgt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5" with the following parameter: File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5" File: c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: C:/altera/16.0/project/350FinalProject/db/add_sub_kgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: C:/altera/16.0/project/350FinalProject/db/add_sub_ogh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult5" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 248
Info (12133): Instantiated megafunction "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1" with the following parameter: File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 248
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1" File: c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: C:/altera/16.0/project/350FinalProject/db/add_sub_bfh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: C:/altera/16.0/project/350FinalProject/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_mult:Mult1" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/altera/16.0/project/350FinalProject/lcd.sv Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dmem_data_out_player2[0]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[1]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[2]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[3]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[4]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[5]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[6]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[7]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[8]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[9]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[10]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[11]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[12]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[13]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[14]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[15]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[16]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[17]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[18]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[19]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[20]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[21]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[22]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[23]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[24]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[25]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[26]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[27]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[28]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[29]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[30]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "dmem_data_out_player2[31]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 39
    Warning (13410): Pin "leds[1]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 37
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 37
    Warning (13410): Pin "leds[3]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 37
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 37
    Warning (13410): Pin "leds[5]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 37
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 37
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 37
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 36
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 36
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 36
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg4[0]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg4[1]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg4[2]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg4[3]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg4[4]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg4[5]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg8[0]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg8[1]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg8[2]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg8[3]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg8[4]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "seg8[5]" is stuck at VCC File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 38
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|op_4~6"
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|op_4~8"
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|op_4~10"
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|op_4~12"
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|op_5~16"
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Add10~0" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Add10~2" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Add10~4" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Add10~6" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Add10~8" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
    Info (17048): Logic cell "vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier|Add10~10" File: C:/altera/16.0/project/350FinalProject/index_identifier_background_two_matrices.v Line: 256
Info (144001): Generated suppressed messages file C:/altera/16.0/project/350FinalProject/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "color_select[0]" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 28
    Warning (15610): No output dependent on input pin "color_select[1]" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 28
    Warning (15610): No output dependent on input pin "color_select[2]" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 28
    Warning (15610): No output dependent on input pin "color_select[3]" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 28
    Warning (15610): No output dependent on input pin "color_select[4]" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 28
    Warning (15610): No output dependent on input pin "color_select[5]" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 28
    Warning (15610): No output dependent on input pin "color_select[6]" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 28
    Warning (15610): No output dependent on input pin "color_select[7]" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 28
    Warning (15610): No output dependent on input pin "shakeyShake2In" File: C:/altera/16.0/project/350FinalProject/skeleton.v Line: 29
Info (21057): Implemented 13116 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 258 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 12374 logic cells
    Info (21064): Implemented 464 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 245 warnings
    Info: Peak virtual memory: 1066 megabytes
    Info: Processing ended: Sat Apr 22 05:52:25 2017
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/16.0/project/350FinalProject/output_files/skeleton.map.smsg.


