# BEGIN Project Options
SET flowvendor = Foundation_iSE
SET vhdlsim = True
SET verilogsim = True
SET workingdirectory = F:\PT8612\Xilinx\MGT_Test
SET speedgrade = -10
SET simulationfiles = Behavioral
SET asysymbol = True
SET addpads = False
# SET outputdirectory = F:\PT8612\Xilinx\MGT_Test
SET device = xc4vfx20
SET implementationfiletype = Edif
SET busformat = BusFormatAngleBracketNotRipped
SET foundationsym = False
SET package = ff672
SET createndf = False
SET designentry = VHDL
SET devicefamily = virtex4
SET formalverification = False
SET removerpms = False
# END Project Options
# BEGIN Select
SELECT Pipelined_Divider family Xilinx,_Inc. 3.0
# END Select
# BEGIN Parameters
CSET signed_b=Unsigned
CSET has_aclr=false
CSET divclk_sel=8_Clocks
CSET fractional_b=Integer
CSET divisor_width=32
CSET component_name=mathtest
CSET fractional_width=32
CSET dividend_width=32
CSET sync_enable=CE_Overrides_SCLR
CSET has_sclr=false
CSET has_ce=false
# END Parameters
GENERATE


