<html><body><samp><pre>
<!@TC:1535656975>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Thu Aug 30 14:22:55 2018

#Implementation: impl1

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1535656976> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1535656976> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1535656976> | Setting time resolution to ps
@N: : <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\barrelShifter.vhd:6:7:6:28:@N::@XP_MSG">barrelShifter.vhd(6)</a><!@TM:1535656976> | Top entity is set to corrimientoRotacional.
File C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\barrelShifter.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\barrelShifter.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\barrelShifter.vhd:6:7:6:28:@N:CD630:@XP_MSG">barrelShifter.vhd(6)</a><!@TM:1535656976> | Synthesizing work.corrimientorotacional.barrshift.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\ffsr.vhd:6:7:6:11:@N:CD630:@XP_MSG">ffsr.vhd(6)</a><!@TM:1535656976> | Synthesizing work.ffsr.archffsr.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\ffsr.vhd:21:1:21:4:@N:CD364:@XP_MSG">ffsr.vhd(21)</a><!@TM:1535656976> | Removing redundant assignment.
Post processing for work.ffsr.archffsr
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\andOr.vhd:6:7:6:13:@N:CD630:@XP_MSG">andOr.vhd(6)</a><!@TM:1535656976> | Synthesizing work.andnor.archandnor.
Post processing for work.andnor.archandnor
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\andOr.vhd:24:7:24:12:@N:CD630:@XP_MSG">andOr.vhd(24)</a><!@TM:1535656976> | Synthesizing work.andor.archandor.
Post processing for work.andor.archandor
Post processing for work.corrimientorotacional.barrshift

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 30 14:22:56 2018

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1535656976> | Running in 64-bit mode 
File C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 30 14:22:56 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 30 14:22:56 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1535656975>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1535656978> | Running in 64-bit mode 
File C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\impl1\synwork\Practic2_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 30 14:22:58 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1535656975>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1535656975>
# Thu Aug 30 14:22:58 2018

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1535656979> | No constraint file specified. 
Linked File: <a href="C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\impl1\Practic2_impl1_scck.rpt:@XP_FILE">Practic2_impl1_scck.rpt</a>
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\impl1\Practic2_impl1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1535656979> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1535656979> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist corrimientoRotacional

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                       Requested     Requested     Clock        Clock                   Clock
Level     Clock                       Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------
0 -       andOr|cz_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     8    
============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\asdf1\documents\digitaldesign\practica2dsd\asdfasd\ffsr.vhd:19:0:19:2:@W:MT529:@XP_MSG">ffsr.vhd(19)</a><!@TM:1535656979> | Found inferred clock andOr|cz_inferred_clock which controls 8 sequential elements including ff0.tmp_cl. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 30 14:22:59 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1535656975>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1535656975>
# Thu Aug 30 14:22:59 2018

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1535656981> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1535656981> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\asdf1\documents\digitaldesign\practica2dsd\asdfasd\ffsr.vhd:19:0:19:2:@W:MO129:@XP_MSG">ffsr.vhd(19)</a><!@TM:1535656981> | Sequential instance ff0.tmp_cl is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\asdf1\documents\digitaldesign\practica2dsd\asdfasd\ffsr.vhd:19:0:19:2:@W:MO129:@XP_MSG">ffsr.vhd(19)</a><!@TM:1535656981> | Sequential instance ff1.tmp_cl is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\asdf1\documents\digitaldesign\practica2dsd\asdfasd\ffsr.vhd:19:0:19:2:@W:MO129:@XP_MSG">ffsr.vhd(19)</a><!@TM:1535656981> | Sequential instance ff2.tmp_cl is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\asdf1\documents\digitaldesign\practica2dsd\asdfasd\ffsr.vhd:19:0:19:2:@W:MO129:@XP_MSG">ffsr.vhd(19)</a><!@TM:1535656981> | Sequential instance ff3.tmp_cl is reduced to a combinational gate by constant propagation.</font>

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   998.60ns		   5 /         4

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1535656981> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clk0@|E:ff3.tmp@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk0                port                   4          ff3.tmp        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\impl1\synwork\Practic2_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1535656981> | Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\impl1\Practic2_impl1.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1535656981> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1535656981> | Found inferred clock andOr|cz_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ao.cz"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Aug 30 14:23:01 2018
#


Top view:               corrimientoRotacional
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1535656981> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1535656981> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 998.402

                            Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock              Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------
andOr|cz_inferred_clock     1.0 MHz       625.7 MHz     1000.000      1.598         998.402     inferred     Inferred_clkgroup_0
================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                            |    rise  to  rise   |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------
Starting                 Ending                   |  constraint  slack  |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------
andOr|cz_inferred_clock  andOr|cz_inferred_clock  |  No paths    -      |  1000.000    998.402  |  No paths    -      |  No paths    -    
==========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: andOr|cz_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

             Starting                                                   Arrival            
Instance     Reference                   Type        Pin     Net        Time        Slack  
             Clock                                                                         
-------------------------------------------------------------------------------------------
ff3.tmp      andOr|cz_inferred_clock     FD1S3AX     Q       z_c[3]     1.044       998.402
ff2.tmp      andOr|cz_inferred_clock     FD1S3AX     Q       z_c[2]     1.044       998.402
ff1.tmp      andOr|cz_inferred_clock     FD1S3AX     Q       z_c[1]     1.044       998.402
ff0.tmp      andOr|cz_inferred_clock     FD1S3AX     Q       z_c[0]     1.044       998.402
===========================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

             Starting                                                 Required            
Instance     Reference                   Type        Pin     Net      Time         Slack  
             Clock                                                                        
------------------------------------------------------------------------------------------
ff3.tmp      andOr|cz_inferred_clock     FD1S3AX     D       N_11     999.894      998.402
ff2.tmp      andOr|cz_inferred_clock     FD1S3AX     D       N_12     999.894      998.402
ff1.tmp      andOr|cz_inferred_clock     FD1S3AX     D       N_13     999.894      998.402
ff0.tmp      andOr|cz_inferred_clock     FD1S3AX     D       N_14     999.894      998.402
==========================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\impl1\Practic2_impl1.srr:srsfC:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\asdfasd\impl1\Practic2_impl1.srs:fp:19652:20156:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      1.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     998.402

    Number of logic level(s):                1
    Starting point:                          ff3.tmp / Q
    Ending point:                            ff0.tmp / D
    The start point is clocked by            andOr|cz_inferred_clock [falling] on pin CK
    The end   point is clocked by            andOr|cz_inferred_clock [falling] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
ff3.tmp             FD1S3AX      Q        Out     1.044     1.044       -         
z_c[3]              Net          -        -       -         -           2         
an0.un1_cz_i_m2     ORCALUT4     C        In      0.000     1.044       -         
an0.un1_cz_i_m2     ORCALUT4     Z        Out     0.449     1.493       -         
N_14                Net          -        -       -         -           1         
ff0.tmp             FD1S3AX      D        In      0.000     1.493       -         
==================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 4 of 6864 (0%)
PIC Latch:       0
I/O cells:       10


Details:
FD1S3AX:        4
GSR:            1
IB:             6
INV:            1
OB:             4
ORCALUT4:       4
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 30 14:23:01 2018

###########################################################]

</pre></samp></body></html>
