Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 22 21:10:03 2021
| Host         : AN-GUANGYAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (407)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: u_upg/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (407)
--------------------------------------------------
 There are 407 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.357        0.000                      0                  299        0.069        0.000                      0                  299        2.633        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
u_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out2_cpuclk   {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_cpuclk        95.357        0.000                      0                  299        0.069        0.000                      0                  299       49.020        0.000                       0                   171  
  clkfbout_cpuclk                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_clk/inst/clk_in1
  To Clock:  u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       95.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.357ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.828ns (19.642%)  route 3.388ns (80.358%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626    -3.910    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  u_upg/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.498    -1.956    u_upg/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    -1.832 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.566    -1.266    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124    -1.142 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.615    -0.528    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124    -0.404 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.709     0.305    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y100        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    96.549    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y100        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.483    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X35Y100        FDCE (Setup_fdce_C_CE)      -0.205    95.662    u_upg/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.662    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                 95.357    

Slack (MET) :             95.357ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.828ns (19.642%)  route 3.388ns (80.358%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626    -3.910    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  u_upg/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.498    -1.956    u_upg/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    -1.832 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.566    -1.266    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124    -1.142 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.615    -0.528    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124    -0.404 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.709     0.305    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y100        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    96.549    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y100        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.483    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X35Y100        FDCE (Setup_fdce_C_CE)      -0.205    95.662    u_upg/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.662    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                 95.357    

Slack (MET) :             95.393ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.828ns (19.642%)  route 3.388ns (80.358%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626    -3.910    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  u_upg/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.498    -1.956    u_upg/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    -1.832 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.566    -1.266    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124    -1.142 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.615    -0.528    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124    -0.404 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.709     0.305    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X34Y100        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    96.549    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y100        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.483    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X34Y100        FDCE (Setup_fdce_C_CE)      -0.169    95.698    u_upg/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.698    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                 95.393    

Slack (MET) :             95.406ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.828ns (19.875%)  route 3.338ns (80.125%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626    -3.910    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  u_upg/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.498    -1.956    u_upg/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    -1.832 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.566    -1.266    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124    -1.142 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.615    -0.528    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124    -0.404 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.660     0.256    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y101        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    96.549    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y101        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.483    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X35Y101        FDCE (Setup_fdce_C_CE)      -0.205    95.662    u_upg/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.662    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                 95.406    

Slack (MET) :             95.406ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.828ns (19.875%)  route 3.338ns (80.125%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626    -3.910    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  u_upg/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.498    -1.956    u_upg/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    -1.832 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.566    -1.266    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124    -1.142 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.615    -0.528    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124    -0.404 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.660     0.256    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y101        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    96.549    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y101        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.483    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X35Y101        FDCE (Setup_fdce_C_CE)      -0.205    95.662    u_upg/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.662    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                 95.406    

Slack (MET) :             95.508ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.188ns (27.626%)  route 3.112ns (72.374%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626    -3.910    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.456    -3.454 r  u_upg/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.392    -2.062    u_upg/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X34Y101        LUT6 (Prop_lut6_I4_O)        0.124    -1.938 f  u_upg/inst/upg_inst/s_axi_wdata[5]_i_5/O
                         net (fo=1, routed)           0.872    -1.066    u_upg/inst/upg_inst/s_axi_wdata[5]_i_5_n_0
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.152    -0.914 r  u_upg/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.283    -0.631    u_upg/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I1_O)        0.332    -0.299 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.565     0.266    u_upg/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I3_O)        0.124     0.390 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     0.390    u_upg/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X37Y101        FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    96.549    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.483    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)        0.031    95.898    u_upg/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.898    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 95.508    

Slack (MET) :             95.515ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/wwait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/wwait_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.087ns (25.690%)  route 3.144ns (74.310%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 96.545 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.902ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.634    -3.902    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y98         FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.419    -3.483 r  u_upg/inst/upg_inst/wwait_cnt_reg[8]/Q
                         net (fo=3, routed)           0.847    -2.636    u_upg/inst/upg_inst/wwait_cnt_reg_n_0_[8]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.296    -2.340 r  u_upg/inst/upg_inst/wwait_cnt[15]_i_7/O
                         net (fo=1, routed)           0.582    -1.758    u_upg/inst/upg_inst/wwait_cnt[15]_i_7_n_0
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124    -1.634 r  u_upg/inst/upg_inst/wwait_cnt[15]_i_6/O
                         net (fo=1, routed)           0.836    -0.799    u_upg/inst/upg_inst/wwait_cnt[15]_i_6_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124    -0.675 f  u_upg/inst/upg_inst/wwait_cnt[15]_i_4/O
                         net (fo=15, routed)          0.880     0.205    u_upg/inst/upg_inst/wwait_cnt[15]_i_4_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.124     0.329 r  u_upg/inst/upg_inst/wwait_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     0.329    u_upg/inst/upg_inst/wwait_cnt[15]
    SLICE_X42Y100        FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.503    96.545    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[15]/C
                         clock pessimism             -0.579    95.966    
                         clock uncertainty           -0.199    95.768    
    SLICE_X42Y100        FDCE (Setup_fdce_C_D)        0.077    95.845    u_upg/inst/upg_inst/wwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         95.845    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 95.515    

Slack (MET) :             95.529ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/wwait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/wwait_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.087ns (25.751%)  route 3.134ns (74.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 96.545 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.902ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.634    -3.902    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y98         FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.419    -3.483 r  u_upg/inst/upg_inst/wwait_cnt_reg[8]/Q
                         net (fo=3, routed)           0.847    -2.636    u_upg/inst/upg_inst/wwait_cnt_reg_n_0_[8]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.296    -2.340 r  u_upg/inst/upg_inst/wwait_cnt[15]_i_7/O
                         net (fo=1, routed)           0.582    -1.758    u_upg/inst/upg_inst/wwait_cnt[15]_i_7_n_0
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124    -1.634 r  u_upg/inst/upg_inst/wwait_cnt[15]_i_6/O
                         net (fo=1, routed)           0.836    -0.799    u_upg/inst/upg_inst/wwait_cnt[15]_i_6_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124    -0.675 f  u_upg/inst/upg_inst/wwait_cnt[15]_i_4/O
                         net (fo=15, routed)          0.870     0.195    u_upg/inst/upg_inst/wwait_cnt[15]_i_4_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.124     0.319 r  u_upg/inst/upg_inst/wwait_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     0.319    u_upg/inst/upg_inst/wwait_cnt[14]
    SLICE_X42Y100        FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.503    96.545    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[14]/C
                         clock pessimism             -0.579    95.966    
                         clock uncertainty           -0.199    95.768    
    SLICE_X42Y100        FDCE (Setup_fdce_C_D)        0.081    95.849    u_upg/inst/upg_inst/wwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         95.849    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 95.529    

Slack (MET) :             95.530ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/wwait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/wwait_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.113ns (26.144%)  route 3.144ns (73.856%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 96.545 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.902ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.634    -3.902    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y98         FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.419    -3.483 r  u_upg/inst/upg_inst/wwait_cnt_reg[8]/Q
                         net (fo=3, routed)           0.847    -2.636    u_upg/inst/upg_inst/wwait_cnt_reg_n_0_[8]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.296    -2.340 r  u_upg/inst/upg_inst/wwait_cnt[15]_i_7/O
                         net (fo=1, routed)           0.582    -1.758    u_upg/inst/upg_inst/wwait_cnt[15]_i_7_n_0
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124    -1.634 r  u_upg/inst/upg_inst/wwait_cnt[15]_i_6/O
                         net (fo=1, routed)           0.836    -0.799    u_upg/inst/upg_inst/wwait_cnt[15]_i_6_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124    -0.675 f  u_upg/inst/upg_inst/wwait_cnt[15]_i_4/O
                         net (fo=15, routed)          0.880     0.205    u_upg/inst/upg_inst/wwait_cnt[15]_i_4_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.150     0.355 r  u_upg/inst/upg_inst/wwait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    u_upg/inst/upg_inst/wwait_cnt[1]
    SLICE_X42Y100        FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.503    96.545    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  u_upg/inst/upg_inst/wwait_cnt_reg[1]/C
                         clock pessimism             -0.579    95.966    
                         clock uncertainty           -0.199    95.768    
    SLICE_X42Y100        FDCE (Setup_fdce_C_D)        0.118    95.886    u_upg/inst/upg_inst/wwait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         95.886    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                 95.530    

Slack (MET) :             95.579ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.828ns (20.610%)  route 3.189ns (79.390%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626    -3.910    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  u_upg/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.498    -1.956    u_upg/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    -1.832 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.566    -1.266    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124    -1.142 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.615    -0.528    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124    -0.404 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.511     0.107    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.458    96.090    
                         clock uncertainty           -0.199    95.891    
    SLICE_X36Y103        FDCE (Setup_fdce_C_CE)      -0.205    95.686    u_upg/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.686    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                 95.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.594%)  route 0.127ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y106        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.127    -0.531    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y106        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y106        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.783    
    SLICE_X38Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.600    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.567    -0.796    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y102        FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  u_upg/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.540    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X38Y101        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.837    -0.755    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y101        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.005    -0.760    
    SLICE_X38Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.652    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y105        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.592    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X40Y105        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y105        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.043    -0.799    
    SLICE_X40Y105        FDRE (Hold_fdre_C_D)         0.075    -0.724    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.653%)  route 0.127ns (47.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y106        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.531    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X38Y106        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y106        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.027    -0.783    
    SLICE_X38Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.668    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.041%)  route 0.125ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y106        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.125    -0.533    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X38Y106        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y106        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.027    -0.783    
    SLICE_X38Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.674    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565    -0.798    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/Q
                         net (fo=1, routed)           0.091    -0.566    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data
    SLICE_X38Y100        LUT3 (Prop_lut3_I2_O)        0.045    -0.521 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.521    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX0
    SLICE_X38Y100        FDSE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.837    -0.755    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X38Y100        FDSE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism             -0.030    -0.785    
    SLICE_X38Y100        FDSE (Hold_fdse_C_D)         0.121    -0.664    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563    -0.800    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y107        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.130    -0.529    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X38Y106        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y106        SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.027    -0.783    
    SLICE_X38Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.674    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.182%)  route 0.072ns (27.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X41Y105        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/Q
                         net (fo=4, routed)           0.072    -0.586    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_Write
    SLICE_X40Y105        LUT5 (Prop_lut5_I1_O)        0.045    -0.541 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X40Y105        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X40Y105        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism             -0.030    -0.786    
    SLICE_X40Y105        FDRE (Hold_fdre_C_D)         0.092    -0.694    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/uart_rdat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y104        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.548    u_upg/inst/upg_inst/s_axi_rdata[2]
    SLICE_X38Y105        FDRE                                         r  u_upg/inst/upg_inst/uart_rdat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836    -0.756    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y105        FDRE                                         r  u_upg/inst/upg_inst/uart_rdat_reg[2]/C
                         clock pessimism             -0.027    -0.783    
    SLICE_X38Y105        FDRE (Hold_fdre_C_D)         0.076    -0.707    u_upg/inst/upg_inst/uart_rdat_reg[2]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.331%)  route 0.112ns (37.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565    -0.798    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X39Y102        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=4, routed)           0.112    -0.544    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/tx_Buffer_Full
    SLICE_X38Y102        LUT6 (Prop_lut6_I2_O)        0.045    -0.499 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.499    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X38Y102        FDSE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.837    -0.755    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X38Y102        FDSE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.030    -0.785    
    SLICE_X38Y102        FDSE (Hold_fdse_C_D)         0.121    -0.664    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y105   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y105   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y105   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y105   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X40Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X39Y107   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X39Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X39Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y104   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y104   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y101   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y101   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y101   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y101   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y101   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y101   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y101   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y104   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y104   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y106   u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   u_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT



