INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_divider
INFO: [VRFC 10-311] analyzing module freq_divider_MUX
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_master
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/tb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_master
