// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cos_lut_ap_fixed_12_6_5_3_0_s_HH_
#define _cos_lut_ap_fixed_12_6_5_3_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_dcmp_64ns_64ns_1_2_1.h"
#include "myproject_mul_mul_15ns_12s_27_1_1.h"
#include "sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.h"
#include "sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.h"

namespace ap_rtl {

struct cos_lut_ap_fixed_12_6_5_3_0_s : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<12> > input_V;
    sc_out< sc_lv<8> > ap_return;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const2;
    sc_signal< sc_lv<64> > ap_var_for_const3;
    sc_signal< sc_lv<64> > ap_var_for_const4;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    cos_lut_ap_fixed_12_6_5_3_0_s(sc_module_name name);
    SC_HAS_PROCESS(cos_lut_ap_fixed_12_6_5_3_0_s);

    ~cos_lut_ap_fixed_12_6_5_3_0_s();

    sc_trace_file* mVcdFile;

    sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1* sincos1_1_U;
    sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0* sincos1_0_U;
    myproject_dcmp_64ns_64ns_1_2_1<1,2,64,64,1>* myproject_dcmp_64ns_64ns_1_2_1_U11;
    myproject_dcmp_64ns_64ns_1_2_1<1,2,64,64,1>* myproject_dcmp_64ns_64ns_1_2_1_U12;
    myproject_dcmp_64ns_64ns_1_2_1<1,2,64,64,1>* myproject_dcmp_64ns_64ns_1_2_1_U13;
    myproject_dcmp_64ns_64ns_1_2_1<1,2,64,64,1>* myproject_dcmp_64ns_64ns_1_2_1_U14;
    myproject_mul_mul_15ns_12s_27_1_1<1,1,15,12,27>* myproject_mul_mul_15ns_12s_27_1_1_U15;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > sincos1_1_address0;
    sc_signal< sc_logic > sincos1_1_ce0;
    sc_signal< sc_lv<6> > sincos1_1_q0;
    sc_signal< sc_lv<9> > sincos1_0_address0;
    sc_signal< sc_logic > sincos1_0_ce0;
    sc_signal< sc_lv<7> > sincos1_0_q0;
    sc_signal< sc_lv<6> > p_Val2_60_reg_764;
    sc_signal< sc_lv<6> > p_Val2_60_reg_764_pp0_iter1_reg;
    sc_signal< sc_lv<3> > luTdex1_V_reg_773;
    sc_signal< sc_lv<3> > luTdex1_V_reg_773_pp0_iter1_reg;
    sc_signal< sc_lv<3> > octant_V_reg_778;
    sc_signal< sc_lv<3> > octant_V_reg_778_pp0_iter1_reg;
    sc_signal< sc_lv<3> > octant_V_reg_778_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_10_reg_789;
    sc_signal< sc_lv<1> > tmp_10_reg_789_pp0_iter1_reg;
    sc_signal< sc_lv<6> > p_Result_s_fu_212_p4;
    sc_signal< sc_lv<6> > p_Result_s_reg_794;
    sc_signal< sc_lv<11> > trunc_ln893_fu_236_p1;
    sc_signal< sc_lv<11> > trunc_ln893_reg_799;
    sc_signal< sc_lv<32> > sub_ln894_fu_240_p2;
    sc_signal< sc_lv<32> > sub_ln894_reg_804;
    sc_signal< sc_lv<32> > or_ln899_s_fu_348_p3;
    sc_signal< sc_lv<32> > or_ln899_s_reg_810;
    sc_signal< sc_lv<1> > icmp_ln908_fu_356_p2;
    sc_signal< sc_lv<1> > icmp_ln908_reg_815;
    sc_signal< sc_lv<64> > bitcast_ln729_fu_501_p1;
    sc_signal< sc_lv<1> > or_ln924_fu_531_p2;
    sc_signal< sc_lv<1> > or_ln924_reg_838;
    sc_signal< sc_lv<1> > icmp_ln885_fu_537_p2;
    sc_signal< sc_lv<1> > icmp_ln885_reg_844;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln544_fu_382_p1;
    sc_signal< sc_lv<27> > r_V_fu_753_p2;
    sc_signal< sc_lv<32> > p_Result_27_fu_221_p3;
    sc_signal< sc_lv<32> > l_fu_228_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_250_p2;
    sc_signal< sc_lv<31> > tmp_12_fu_256_p4;
    sc_signal< sc_lv<3> > trunc_ln897_fu_272_p1;
    sc_signal< sc_lv<3> > sub_ln897_fu_276_p2;
    sc_signal< sc_lv<6> > zext_ln897_fu_282_p1;
    sc_signal< sc_lv<6> > lshr_ln897_fu_286_p2;
    sc_signal< sc_lv<6> > p_Result_17_fu_292_p2;
    sc_signal< sc_lv<1> > icmp_ln897_fu_266_p2;
    sc_signal< sc_lv<1> > icmp_ln897_2_fu_297_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_309_p3;
    sc_signal< sc_lv<6> > trunc_ln894_fu_246_p1;
    sc_signal< sc_lv<6> > add_ln899_fu_323_p2;
    sc_signal< sc_lv<1> > p_Result_18_fu_329_p3;
    sc_signal< sc_lv<1> > xor_ln899_fu_317_p2;
    sc_signal< sc_lv<1> > and_ln899_fu_336_p2;
    sc_signal< sc_lv<1> > a_fu_303_p2;
    sc_signal< sc_lv<1> > or_ln899_fu_342_p2;
    sc_signal< sc_lv<9> > p_Result_26_fu_362_p3;
    sc_signal< sc_lv<9> > sub_ln214_fu_369_p2;
    sc_signal< sc_lv<9> > luTdex_V_2_fu_375_p3;
    sc_signal< sc_lv<32> > zext_ln907_2_fu_391_p1;
    sc_signal< sc_lv<32> > add_ln908_fu_394_p2;
    sc_signal< sc_lv<32> > lshr_ln908_fu_399_p2;
    sc_signal< sc_lv<32> > sub_ln908_fu_409_p2;
    sc_signal< sc_lv<64> > m_fu_388_p1;
    sc_signal< sc_lv<64> > zext_ln908_2_fu_414_p1;
    sc_signal< sc_lv<64> > zext_ln908_fu_405_p1;
    sc_signal< sc_lv<64> > shl_ln908_fu_418_p2;
    sc_signal< sc_lv<64> > zext_ln911_fu_431_p1;
    sc_signal< sc_lv<64> > m_12_fu_424_p3;
    sc_signal< sc_lv<64> > m_13_fu_434_p2;
    sc_signal< sc_lv<63> > m_s_fu_440_p4;
    sc_signal< sc_lv<11> > sub_ln915_fu_462_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_454_p3;
    sc_signal< sc_lv<11> > add_ln915_fu_467_p2;
    sc_signal< sc_lv<11> > select_ln915_fu_473_p3;
    sc_signal< sc_lv<64> > m_22_fu_450_p1;
    sc_signal< sc_lv<12> > tmp_8_fu_481_p3;
    sc_signal< sc_lv<64> > p_Result_28_fu_489_p5;
    sc_signal< sc_lv<52> > trunc_ln6_fu_509_p4;
    sc_signal< sc_lv<1> > icmp_ln924_2_fu_525_p2;
    sc_signal< sc_lv<1> > icmp_ln924_fu_519_p2;
    sc_signal< sc_lv<3> > add_ln147_fu_542_p2;
    sc_signal< sc_lv<2> > tmp_11_fu_547_p4;
    sc_signal< sc_lv<7> > sub_ln703_fu_571_p2;
    sc_signal< sc_lv<7> > zext_ln1265_fu_563_p1;
    sc_signal< sc_lv<1> > icmp_ln146_fu_587_p2;
    sc_signal< sc_lv<1> > icmp_ln146_1_fu_592_p2;
    sc_signal< sc_lv<1> > icmp_ln146_2_fu_603_p2;
    sc_signal< sc_lv<1> > icmp_ln146_3_fu_608_p2;
    sc_signal< sc_lv<1> > and_ln146_fu_613_p2;
    sc_signal< sc_lv<1> > icmp_ln147_fu_557_p2;
    sc_signal< sc_lv<1> > xor_ln147_fu_625_p2;
    sc_signal< sc_lv<1> > icmp_ln148_fu_631_p2;
    sc_signal< sc_lv<1> > icmp_ln148_1_fu_636_p2;
    sc_signal< sc_lv<1> > and_ln148_1_fu_647_p2;
    sc_signal< sc_lv<1> > and_ln148_fu_641_p2;
    sc_signal< sc_lv<1> > grp_fu_154_p2;
    sc_signal< sc_lv<1> > grp_fu_159_p2;
    sc_signal< sc_lv<1> > or_ln154_1_fu_659_p2;
    sc_signal< sc_lv<1> > and_ln154_1_fu_665_p2;
    sc_signal< sc_lv<1> > grp_fu_164_p2;
    sc_signal< sc_lv<1> > grp_fu_169_p2;
    sc_signal< sc_lv<1> > or_ln155_fu_675_p2;
    sc_signal< sc_lv<1> > and_ln155_1_fu_681_p2;
    sc_signal< sc_lv<1> > and_ln154_fu_670_p2;
    sc_signal< sc_lv<1> > and_ln155_fu_686_p2;
    sc_signal< sc_lv<1> > and_ln148_2_fu_653_p2;
    sc_signal< sc_lv<8> > zext_ln1265_1_fu_567_p1;
    sc_signal< sc_lv<8> > sext_ln703_fu_577_p1;
    sc_signal< sc_lv<1> > and_ln147_fu_619_p2;
    sc_signal< sc_lv<1> > or_ln146_fu_597_p2;
    sc_signal< sc_lv<7> > sub_ln703_1_fu_581_p2;
    sc_signal< sc_lv<7> > select_ln154_2_fu_719_p3;
    sc_signal< sc_lv<1> > or_ln154_fu_699_p2;
    sc_signal< sc_lv<8> > select_ln154_fu_691_p3;
    sc_signal< sc_lv<8> > select_ln154_1_fu_705_p3;
    sc_signal< sc_lv<1> > or_ln154_2_fu_713_p2;
    sc_signal< sc_lv<1> > or_ln154_3_fu_739_p2;
    sc_signal< sc_lv<8> > select_ln154_3_fu_731_p3;
    sc_signal< sc_lv<8> > sext_ln154_fu_727_p1;
    sc_signal< sc_lv<15> > r_V_fu_753_p0;
    sc_signal< sc_logic > grp_fu_154_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > grp_fu_159_ce;
    sc_signal< sc_logic > grp_fu_164_ce;
    sc_signal< sc_logic > grp_fu_169_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<64> ap_const_lv64_3FC0000000000000;
    static const sc_lv<64> ap_const_lv64_3FEC000000000000;
    static const sc_lv<64> ap_const_lv64_3FD8000000000000;
    static const sc_lv<64> ap_const_lv64_3FE4000000000000;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<26> ap_const_lv26_3FFFFFF;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_FFFFFFCB;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFCA;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<11> ap_const_lv11_3FE;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<8> ap_const_lv8_2D;
    static const sc_lv<8> ap_const_lv8_D2;
    static const sc_lv<27> ap_const_lv27_28BE;
    static const sc_lv<5> ap_const_lv5_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_a_fu_303_p2();
    void thread_add_ln147_fu_542_p2();
    void thread_add_ln899_fu_323_p2();
    void thread_add_ln908_fu_394_p2();
    void thread_add_ln915_fu_467_p2();
    void thread_and_ln146_fu_613_p2();
    void thread_and_ln147_fu_619_p2();
    void thread_and_ln148_1_fu_647_p2();
    void thread_and_ln148_2_fu_653_p2();
    void thread_and_ln148_fu_641_p2();
    void thread_and_ln154_1_fu_665_p2();
    void thread_and_ln154_fu_670_p2();
    void thread_and_ln155_1_fu_681_p2();
    void thread_and_ln155_fu_686_p2();
    void thread_and_ln899_fu_336_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_bitcast_ln729_fu_501_p1();
    void thread_grp_fu_154_ce();
    void thread_grp_fu_159_ce();
    void thread_grp_fu_164_ce();
    void thread_grp_fu_169_ce();
    void thread_icmp_ln146_1_fu_592_p2();
    void thread_icmp_ln146_2_fu_603_p2();
    void thread_icmp_ln146_3_fu_608_p2();
    void thread_icmp_ln146_fu_587_p2();
    void thread_icmp_ln147_fu_557_p2();
    void thread_icmp_ln148_1_fu_636_p2();
    void thread_icmp_ln148_fu_631_p2();
    void thread_icmp_ln885_fu_537_p2();
    void thread_icmp_ln897_2_fu_297_p2();
    void thread_icmp_ln897_fu_266_p2();
    void thread_icmp_ln908_fu_356_p2();
    void thread_icmp_ln924_2_fu_525_p2();
    void thread_icmp_ln924_fu_519_p2();
    void thread_l_fu_228_p3();
    void thread_lsb_index_fu_250_p2();
    void thread_lshr_ln897_fu_286_p2();
    void thread_lshr_ln908_fu_399_p2();
    void thread_luTdex_V_2_fu_375_p3();
    void thread_m_12_fu_424_p3();
    void thread_m_13_fu_434_p2();
    void thread_m_22_fu_450_p1();
    void thread_m_fu_388_p1();
    void thread_m_s_fu_440_p4();
    void thread_or_ln146_fu_597_p2();
    void thread_or_ln154_1_fu_659_p2();
    void thread_or_ln154_2_fu_713_p2();
    void thread_or_ln154_3_fu_739_p2();
    void thread_or_ln154_fu_699_p2();
    void thread_or_ln155_fu_675_p2();
    void thread_or_ln899_fu_342_p2();
    void thread_or_ln899_s_fu_348_p3();
    void thread_or_ln924_fu_531_p2();
    void thread_p_Result_17_fu_292_p2();
    void thread_p_Result_18_fu_329_p3();
    void thread_p_Result_26_fu_362_p3();
    void thread_p_Result_27_fu_221_p3();
    void thread_p_Result_28_fu_489_p5();
    void thread_p_Result_s_fu_212_p4();
    void thread_r_V_fu_753_p0();
    void thread_select_ln154_1_fu_705_p3();
    void thread_select_ln154_2_fu_719_p3();
    void thread_select_ln154_3_fu_731_p3();
    void thread_select_ln154_fu_691_p3();
    void thread_select_ln915_fu_473_p3();
    void thread_sext_ln154_fu_727_p1();
    void thread_sext_ln703_fu_577_p1();
    void thread_shl_ln908_fu_418_p2();
    void thread_sincos1_0_address0();
    void thread_sincos1_0_ce0();
    void thread_sincos1_1_address0();
    void thread_sincos1_1_ce0();
    void thread_sub_ln214_fu_369_p2();
    void thread_sub_ln703_1_fu_581_p2();
    void thread_sub_ln703_fu_571_p2();
    void thread_sub_ln894_fu_240_p2();
    void thread_sub_ln897_fu_276_p2();
    void thread_sub_ln908_fu_409_p2();
    void thread_sub_ln915_fu_462_p2();
    void thread_tmp_11_fu_547_p4();
    void thread_tmp_12_fu_256_p4();
    void thread_tmp_13_fu_309_p3();
    void thread_tmp_14_fu_454_p3();
    void thread_tmp_8_fu_481_p3();
    void thread_trunc_ln6_fu_509_p4();
    void thread_trunc_ln893_fu_236_p1();
    void thread_trunc_ln894_fu_246_p1();
    void thread_trunc_ln897_fu_272_p1();
    void thread_xor_ln147_fu_625_p2();
    void thread_xor_ln899_fu_317_p2();
    void thread_zext_ln1265_1_fu_567_p1();
    void thread_zext_ln1265_fu_563_p1();
    void thread_zext_ln544_fu_382_p1();
    void thread_zext_ln897_fu_282_p1();
    void thread_zext_ln907_2_fu_391_p1();
    void thread_zext_ln908_2_fu_414_p1();
    void thread_zext_ln908_fu_405_p1();
    void thread_zext_ln911_fu_431_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
