# Introduction



```
testset_mid.json # testset's module id in raw dataset


```

# 命名规则

<是否具备sva[verilog,sva]>-<bug来源[machine, rtllm]>-<bug类型[function, syntax]>-<备注[train,test,etc.]>.json