#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Apr 23 15:34:28 2018
# Process ID: 1720
# Current directory: D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10968 D:\Jack\NTHU\2018_spring\LD exp\Lab08\Lab081\Lab081.xpr
# Log file: D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/vivado.log
# Journal file: D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 728.371 ; gain = 97.863
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 15:48:20 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 808.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 808.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 16:54:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 808.660 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 808.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 16:55:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 808.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 16:57:34 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 808.910 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 808.910 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v:35]
ERROR: [VRFC 10-1040] module speaker_t ignored due to previous errors [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v:35]
ERROR: [VRFC 10-1040] module speaker_t ignored due to previous errors [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v:35]
ERROR: [VRFC 10-1040] module speaker_t ignored due to previous errors [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_in_left is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:03:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 813.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 813.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_in_left is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:10:33 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 816.418 ; gain = 0.422
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 816.418 ; gain = 0.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_in_left is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:14:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 816.418 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:15:35 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 816.418 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 816.418 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:20:12 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 816.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:21:50 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 819.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:30:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 826.176 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 826.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net audio_sdin is not permitted [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:43]
ERROR: [VRFC 10-91] audio_sdin2 is not declared [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:43]
ERROR: [VRFC 10-1040] module speaker_control ignored due to previous errors [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net audio_sdin is not permitted [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:43]
ERROR: [VRFC 10-91] audio_sdin2 is not declared [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:43]
ERROR: [VRFC 10-1040] module speaker_control ignored due to previous errors [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:33:22 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 826.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:34:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 826.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:37:38 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 826.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:40:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 826.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'speaker_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
"xvlog -m64 --relax -prj speaker_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97e97f0b639464fae17210eb8c678d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_t_behav xil_defaultlib.speaker_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/note_gen.v" Line 1. Module note_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker
Compiling module xil_defaultlib.speaker_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_t_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Jack/NTHU/2018_spring/LD -notrace
couldn't read file "D:/Jack/NTHU/2018_spring/LD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 23 17:41:40 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "speaker_t_behav -key {Behavioral:sim_1:Functional:speaker_t} -tclbatch {speaker_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source speaker_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'speaker_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 826.176 ; gain = 0.000
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Apr 23 18:29:40 2018] Launched synth_1...
Run output will be captured here: D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.runs/synth_1/runme.log
[Mon Apr 23 18:29:40 2018] Launched impl_1...
Run output will be captured here: D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.runs/impl_1/runme.log
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 826.176 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A27F86A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A27F86A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F86A
set_property PROGRAM.FILE {D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.runs/impl_1/speaker.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.runs/impl_1/speaker.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F86A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F86A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F86A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 19:23:15 2018...
