
---------- Begin Simulation Statistics ----------
final_tick                                 5758718500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177467                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899808                       # Number of bytes of host memory used
host_op_rate                                   177533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.35                       # Real time elapsed on the host
host_tick_rate                              102197713                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005759                       # Number of seconds simulated
sim_ticks                                  5758718500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956412                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1598349                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1599046                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               882                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1600383                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             141                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              141                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1608824                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2757                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4675851                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4676130                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               684                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1479051                       # Number of branches committed
system.cpu.commit.bw_lim_events                185630                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          618483                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000211                       # Number of instructions committed
system.cpu.commit.committedOps               10003965                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11407210                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.876986                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.862018                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8399268     73.63%     73.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       969396      8.50%     82.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       406125      3.56%     85.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       403908      3.54%     89.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       308252      2.70%     91.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       166688      1.46%     93.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       516494      4.53%     97.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        51449      0.45%     98.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       185630      1.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11407210                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2417                       # Number of function calls committed.
system.cpu.commit.int_insts                   8532197                       # Number of committed integer instructions.
system.cpu.commit.loads                       2926491                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5610049     56.08%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             449      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2926491     29.25%     85.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1466906     14.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10003965                       # Class of committed instruction
system.cpu.commit.refs                        4393397                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       248                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10003754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.151744                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.151744                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               9648658                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   204                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1564028                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10671136                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   419763                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    823703                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5806                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   667                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                589151                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1608824                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    689638                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      10781440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   410                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10909098                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   12008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.139686                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             699637                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1601106                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.947181                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11487081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.950173                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9338469     81.30%     81.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    59357      0.52%     81.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    89084      0.78%     82.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    61691      0.54%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   815927      7.10%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    11953      0.10%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   613539      5.34%     95.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   489078      4.26%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     7983      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11487081                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           30357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  756                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1566841                       # Number of branches executed
system.cpu.iew.exec_nop                           238                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.921379                       # Inst execution rate
system.cpu.iew.exec_refs                      4649832                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1554080                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   74484                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3096190                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               118                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1554734                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10616390                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3095752                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               985                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10611928                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                772686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5806                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                778728                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              727                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       169691                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        87824                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            185                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11392402                       # num instructions consuming a value
system.cpu.iew.wb_count                      10524489                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577557                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6579756                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.913787                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10611496                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13706316                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7493053                       # number of integer regfile writes
system.cpu.ipc                               0.868249                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.868249                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5962099     56.18%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  508      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3095918     29.17%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1554305     14.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10612917                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       48346                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004555                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     193      0.40%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48056     99.40%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    94      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10660821                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32760465                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10524159                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11227661                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10616119                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10612917                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  33                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          612366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               131                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       200892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11487081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.923900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.780366                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8287683     72.15%     72.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              729628      6.35%     78.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              537143      4.68%     83.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              439611      3.83%     87.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              590960      5.14%     92.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              554712      4.83%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108880      0.95%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              208222      1.81%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30242      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11487081                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.921465                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    437                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                923                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          330                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               870                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2621                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2518                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3096190                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1554734                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8483598                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     65                       # number of misc regfile writes
system.cpu.numCycles                         11517438                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  941138                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11474654                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3819                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   633367                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 405015                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   227                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18416232                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10625600                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12183632                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1192725                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8240136                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5806                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               8710111                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   708928                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13722680                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3934                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                101                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2896117                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              632                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21777611                       # The number of ROB reads
system.cpu.rob.rob_writes                    21324811                       # The number of ROB writes
system.cpu.timesIdled                             317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      372                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      92                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       198494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        528188                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       328661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       658475                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            129                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                473                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198171                       # Transaction distribution
system.membus.trans_dist::CleanEvict              323                       # Transaction distribution
system.membus.trans_dist::ReadExReq            326394                       # Transaction distribution
system.membus.trans_dist::ReadExResp           326394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           473                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2827                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       855055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 855055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            329694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  329694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              329694                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1411426500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1662058250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       526428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          324                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             532                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           452                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2828                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       987060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                988288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        49664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41906560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41956224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          198623                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12682944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           528437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000246                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 528307     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    130      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             528437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          657818500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         491213500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            678998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   47                       # number of demand (read+write) hits
system.l2.demand_hits::total                      118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  71                       # number of overall hits
system.l2.overall_hits::.cpu.data                  47                       # number of overall hits
system.l2.overall_hits::total                     118                       # number of overall hits
system.l2.demand_misses::.cpu.inst                381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             326487                       # number of demand (read+write) misses
system.l2.demand_misses::total                 326868                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               381                       # number of overall misses
system.l2.overall_misses::.cpu.data            326487                       # number of overall misses
system.l2.overall_misses::total                326868                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31174000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44385490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44416664500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31174000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44385490500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44416664500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           326534                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               326986                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          326534                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              326986                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.842920                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999639                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.842920                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999639                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81821.522310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 135948.722307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 135885.631203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81821.522310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 135948.722307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 135885.631203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198171                       # number of writebacks
system.l2.writebacks::total                    198171                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        326487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            326868                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       326487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           326868                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  41120630001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41147994001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27364000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  41120630001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41147994001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.842920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999639                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.842920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999639                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71821.522310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 125948.751408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125885.660270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71821.522310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 125948.751408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125885.660270                       # average overall mshr miss latency
system.l2.replacements                         198623                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       328257                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           328257                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       328257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       328257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          326395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              326395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44377543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44377543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 135962.693975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135962.693975                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       326395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         326395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  41113603001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41113603001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 125962.723084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125962.723084                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31174000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31174000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.842920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.842920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81821.522310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81821.522310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27364000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27364000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.842920                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.842920                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71821.522310                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71821.522310                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.741935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.741935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86380.434783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86380.434783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7027000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7027000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.741935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.741935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76380.434783                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76380.434783                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2827                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2827                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2828                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2828                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2827                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2827                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     65889500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     65889500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 23307.216130                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23307.216130                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 104477.411161                       # Cycle average of tags in use
system.l2.tags.total_refs                      655646                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    329696                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.988638                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1006.475088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       132.911300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     103338.024773                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.788407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.797099                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         5328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        51800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        73343                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5597488                       # Number of tag accesses
system.l2.tags.data_accesses                  5597488                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20895104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20919488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12682944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12682944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          326486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              326867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       198171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4234275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3628429485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3632663760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4234275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4234275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2202389994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2202389994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2202389994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4234275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3628429485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5835053754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    326486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000302802500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12372                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              597810                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186957                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      326867                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198171                       # Number of write requests accepted
system.mem_ctrls.readBursts                    326867                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198171                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12428                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21293406500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1634335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27422162750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     65143.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                83893.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   301817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  183985                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                326867                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198171                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   75762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   31687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   20795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   14159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    857.139592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   749.757212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.951165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1177      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2052      5.23%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          980      2.50%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1646      4.20%     14.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1068      2.72%     17.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2059      5.25%     22.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2333      5.95%     28.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2532      6.46%     35.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25353     64.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.417764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.430347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1004.904681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        12370     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.013660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.012915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.160503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12279     99.25%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.14%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               76      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12372                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20919488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12680768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20919488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12682944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3632.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2202.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3632.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2202.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   17.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5758680500                       # Total gap between requests
system.mem_ctrls.avgGap                      10968.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20895104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12680768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4234275.386095014401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3628429484.789020061493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2202012131.692146301270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       326486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       198171                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11688750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  27410474000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113544909500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30679.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     83956.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    572964.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            140265300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74548980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1167589920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          515762100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     454218960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1598001270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        865662720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4816049250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        836.305725                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2162839250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    192140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3403739250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            139636980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             74211225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1166240460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          518486940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     454218960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1583400720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        877957920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4814153205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        835.976477                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2194048500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    192140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3372530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       689048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           689048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       689048                       # number of overall hits
system.cpu.icache.overall_hits::total          689048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          590                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            590                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          590                       # number of overall misses
system.cpu.icache.overall_misses::total           590                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40693000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40693000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40693000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40693000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       689638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       689638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       689638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       689638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68971.186441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68971.186441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68971.186441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68971.186441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          324                       # number of writebacks
system.cpu.icache.writebacks::total               324                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          138                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32628500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32628500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000655                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000655                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000655                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000655                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72186.946903                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72186.946903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72186.946903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72186.946903                       # average overall mshr miss latency
system.cpu.icache.replacements                    324                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       689048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          689048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          590                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           590                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40693000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40693000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       689638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       689638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68971.186441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68971.186441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32628500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32628500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72186.946903                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72186.946903                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.875714                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              689500                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1525.442478                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.875714                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1379728                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1379728                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3101041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3101041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3101045                       # number of overall hits
system.cpu.dcache.overall_hits::total         3101045                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1460805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1460805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1460808                       # number of overall misses
system.cpu.dcache.overall_misses::total       1460808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 163194344351                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 163194344351                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 163194344351                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 163194344351                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4561846                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4561846                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4561853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4561853                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.320222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.320222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.320223                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.320223                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111715.351707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111715.351707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 111715.122282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111715.122282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               122                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.147541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       328257                       # number of writebacks
system.cpu.dcache.writebacks::total            328257                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1131446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1131446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1131446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1131446                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       329359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       329359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       329362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       329362                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44993284352                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44993284352                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44993554352                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44993554352                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.072199                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072199                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.072199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072199                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 136608.637845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 136608.637845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 136608.213309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 136608.213309                       # average overall mshr miss latency
system.cpu.dcache.replacements                 328337                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3094615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3094615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3094955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3094955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51227.941176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51227.941176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8207500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8207500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67830.578512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67830.578512                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6426                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6426                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1457642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1457642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 163057412999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 163057412999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1464068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1464068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.995611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.995611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111863.827331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111863.827331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1131227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1131227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  44868386000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44868386000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.222951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.222951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 137458.100884                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 137458.100884                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    119513852                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    119513852                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 42335.760538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 42335.760538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    116690852                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    116690852                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 41335.760538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 41335.760538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.573173                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3430440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            329361                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.415441                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.573173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9453135                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9453135                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5758718500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5758718500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
