/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_scom_perv_e_unused.H $    */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2020                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_perv_e_H_UNUSED__
#define __p10_scom_perv_e_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace perv
{
#endif


//>> [CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_INVERT_CORE_PDLYS]
static const uint64_t CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_INVERT_CORE_PDLYS = 0x0001832cull;

static const uint32_t CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_INVERT_CORE_PDLYS_CORE_PDLYS_INVERT = 0;
//<< [CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_INVERT_CORE_PDLYS]
// perv/reg00028.H

//>> [CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_OVERRIDE_CORE_SYNC_ENABLE]
static const uint64_t CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_OVERRIDE_CORE_SYNC_ENABLE = 0x00018330ull;

static const uint32_t CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_OVERRIDE_CORE_SYNC_ENABLE_ENABLE_OVERRIDE = 0;
static const uint32_t CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_OVERRIDE_CORE_SYNC_ENABLE_VALUE_OVERRIDE = 1;
//<< [CLK_ADJ_00_SKEW_WRAP_SKEWADJ_SET_OVERRIDE_CORE_SYNC_ENABLE]
// perv/reg00028.H

//>> [CLK_ADJ_01_DCADJ_WRAP_MEASURE_HISTORY]
static const uint64_t CLK_ADJ_01_DCADJ_WRAP_MEASURE_HISTORY = 0x00014316ull;

static const uint32_t CLK_ADJ_01_DCADJ_WRAP_MEASURE_HISTORY_1 = 0;
static const uint32_t CLK_ADJ_01_DCADJ_WRAP_MEASURE_HISTORY_1_LEN = 8;
static const uint32_t CLK_ADJ_01_DCADJ_WRAP_MEASURE_HISTORY_2 = 8;
static const uint32_t CLK_ADJ_01_DCADJ_WRAP_MEASURE_HISTORY_2_LEN = 8;
//<< [CLK_ADJ_01_DCADJ_WRAP_MEASURE_HISTORY]
// perv/reg00028.H

//>> [CLK_ADJ_01_DCADJ_WRAP_SET_ADJUST_MODE]
static const uint64_t CLK_ADJ_01_DCADJ_WRAP_SET_ADJUST_MODE = 0x00014302ull;

static const uint32_t CLK_ADJ_01_DCADJ_WRAP_SET_ADJUST_MODE_SET_ADJUST_MD = 1;
//<< [CLK_ADJ_01_DCADJ_WRAP_SET_ADJUST_MODE]
// perv/reg00028.H

//>> [CLK_ADJ_01_DCADJ_WRAP_SET_HOLD_MODE]
static const uint64_t CLK_ADJ_01_DCADJ_WRAP_SET_HOLD_MODE = 0x00014301ull;

static const uint32_t CLK_ADJ_01_DCADJ_WRAP_SET_HOLD_MODE_SET_HOLD_MD = 0;
//<< [CLK_ADJ_01_DCADJ_WRAP_SET_HOLD_MODE]
// perv/reg00028.H

//>> [CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_INVERT_CORE_IS_LATE]
static const uint64_t CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_INVERT_CORE_IS_LATE = 0x0001432aull;

static const uint32_t CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_INVERT_CORE_IS_LATE_CORE_IS_LATE_INVERT = 0;
//<< [CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_INVERT_CORE_IS_LATE]
// perv/reg00028.H

//>> [CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_WAIT_CNT]
static const uint64_t CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_WAIT_CNT = 0x00014328ull;

static const uint32_t CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_WAIT_CNT_WAIT_CNT_VALUE = 0;
static const uint32_t CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_WAIT_CNT_WAIT_CNT_VALUE_LEN = 6;
//<< [CLK_ADJ_01_SKEW_WRAP_SKEWADJ_SET_WAIT_CNT]
// perv/reg00028.H

//>> [CLK_ADJ_03_DCADJ_WRAP_DCC_OVERRIDE]
static const uint64_t CLK_ADJ_03_DCADJ_WRAP_DCC_OVERRIDE = 0x00011306ull;

static const uint32_t CLK_ADJ_03_DCADJ_WRAP_DCC_OVERRIDE_ENABLE = 0;
static const uint32_t CLK_ADJ_03_DCADJ_WRAP_DCC_OVERRIDE_VALUE = 4;
static const uint32_t CLK_ADJ_03_DCADJ_WRAP_DCC_OVERRIDE_VALUE_LEN = 8;
//<< [CLK_ADJ_03_DCADJ_WRAP_DCC_OVERRIDE]
// perv/reg00028.H

//>> [CLK_ADJ_03_DCADJ_WRAP_SET_MEASURE_ONLY_MODE]
static const uint64_t CLK_ADJ_03_DCADJ_WRAP_SET_MEASURE_ONLY_MODE = 0x00011311ull;

static const uint32_t CLK_ADJ_03_DCADJ_WRAP_SET_MEASURE_ONLY_MODE_SET_MEASURE_ONLY_MD_SET1 = 4;
//<< [CLK_ADJ_03_DCADJ_WRAP_SET_MEASURE_ONLY_MODE]
// perv/reg00028.H

//>> [CLK_ADJ_03_SKEW_WRAP_SKEWADJ_SET_HOLD_MODE]
static const uint64_t CLK_ADJ_03_SKEW_WRAP_SKEWADJ_SET_HOLD_MODE = 0x00011321ull;

static const uint32_t CLK_ADJ_03_SKEW_WRAP_SKEWADJ_SET_HOLD_MODE_SINGLE_STEP_MD_SET = 0;
static const uint32_t CLK_ADJ_03_SKEW_WRAP_SKEWADJ_SET_HOLD_MODE_ONE_SHOT_MD_SET = 1;
static const uint32_t CLK_ADJ_03_SKEW_WRAP_SKEWADJ_SET_HOLD_MODE_ADJUST_MD_SET = 2;
static const uint32_t CLK_ADJ_03_SKEW_WRAP_SKEWADJ_SET_HOLD_MODE_HOLD_MD_SET = 3;
static const uint32_t CLK_ADJ_03_SKEW_WRAP_SKEWADJ_SET_HOLD_MODE_INIT_MD_SET = 4;
//<< [CLK_ADJ_03_SKEW_WRAP_SKEWADJ_SET_HOLD_MODE]
// perv/reg00028.H

//>> [QMETRA0_TR1_TRACE_LO_DATA_REG]
static const uint64_t QMETRA0_TR1_TRACE_LO_DATA_REG = 0x00018441ull;

static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t QMETRA0_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
//<< [QMETRA0_TR1_TRACE_LO_DATA_REG]
// perv/reg00028.H

//>> [QMETRA0_TR1_CONFIG]
static const uint64_t QMETRA0_TR1_CONFIG = 0x00018442ull;

static const uint32_t QMETRA0_TR1_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t QMETRA0_TR1_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t QMETRA0_TR1_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t QMETRA0_TR1_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t QMETRA0_TR1_CONFIG_BANK_MODE = 10;
static const uint32_t QMETRA0_TR1_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t QMETRA0_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t QMETRA0_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t QMETRA0_TR1_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t QMETRA0_TR1_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t QMETRA0_TR1_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t QMETRA0_TR1_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t QMETRA0_TR1_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t QMETRA0_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t QMETRA0_TR1_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t QMETRA0_TR1_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
//<< [QMETRA0_TR1_CONFIG]
// perv/reg00028.H

//>> [EPS_DBG_TRACE_REG_1]
static const uint64_t EPS_DBG_TRACE_REG_1 = 0x000107ceull;

static const uint32_t EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_DO = 0;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_DO_LEN = 2;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_DO = 2;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_DO_LEN = 2;
static const uint32_t EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_DO = 4;
static const uint32_t EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_DO_LEN = 2;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_DO = 6;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_DO_LEN = 2;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_DO = 8;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_DO_LEN = 2;
static const uint32_t EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_DO = 10;
static const uint32_t EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_DO_LEN = 2;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_WAITN = 24;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_WAITN = 25;
static const uint32_t EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_WAITN = 26;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_WAITN = 27;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_WAITN = 28;
static const uint32_t EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_WAITN = 29;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CONDITION1_ACTION_BANK = 36;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CONDITION2_ACTION_BANK = 37;
static const uint32_t EPS_DBG_TRACE_REG_1_1_C2_TIMEOUT_ACTION_BANK = 38;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CONDITION1_ACTION_BANK = 39;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CONDITION2_ACTION_BANK = 40;
static const uint32_t EPS_DBG_TRACE_REG_1_2_C2_TIMEOUT_ACTION_BANK = 41;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CHECKSTOP_MODE_LT = 48;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CHECKSTOP_MODE_LT_LEN = 3;
static const uint32_t EPS_DBG_TRACE_REG_1_1_CHECKSTOP_MODE_SELECTOR = 51;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CHECKSTOP_MODE_LT = 52;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CHECKSTOP_MODE_LT_LEN = 3;
static const uint32_t EPS_DBG_TRACE_REG_1_2_CHECKSTOP_MODE_SELECTOR = 55;
//<< [EPS_DBG_TRACE_REG_1]
// perv/reg00028.H

//>> [FSXCOMP_FSXLOG_M1A_DATA_AREA_10]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_10_FSI = 0x0000284aull;
static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_10_FSI_BYTE = 0x00002928ull;
static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_10_RW = 0x0005004aull;

static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_10_MDA_M1A_DATA_AREA_10 = 0;
static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_10_MDA_M1A_DATA_AREA_10_LEN = 32;
//<< [FSXCOMP_FSXLOG_M1A_DATA_AREA_10]
// perv/reg00028.H

//>> [FSXCOMP_FSXLOG_M1A_DATA_AREA_7]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_7_FSI = 0x00002847ull;
static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_7_FSI_BYTE = 0x0000291cull;
static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_7_RW = 0x00050047ull;

static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_7_MDA_M1A_DATA_AREA_7 = 0;
static const uint32_t FSXCOMP_FSXLOG_M1A_DATA_AREA_7_MDA_M1A_DATA_AREA_7_LEN = 32;
//<< [FSXCOMP_FSXLOG_M1A_DATA_AREA_7]
// perv/reg00028.H

//>> [FSXCOMP_FSXLOG_M2A_DATA_AREA_14]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_M2A_DATA_AREA_14_FSI = 0x000028ceull;
static const uint32_t FSXCOMP_FSXLOG_M2A_DATA_AREA_14_FSI_BYTE = 0x00002b38ull;
static const uint32_t FSXCOMP_FSXLOG_M2A_DATA_AREA_14_RW = 0x000500ceull;

static const uint32_t FSXCOMP_FSXLOG_M2A_DATA_AREA_14_MDA_M2A_DATA_AREA_14 = 0;
static const uint32_t FSXCOMP_FSXLOG_M2A_DATA_AREA_14_MDA_M2A_DATA_AREA_14_LEN = 32;
//<< [FSXCOMP_FSXLOG_M2A_DATA_AREA_14]
// perv/reg00028.H

//>> [FSXCOMP_FSXLOG_M2B_DATA_AREA_1]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_M2B_DATA_AREA_1_FSI = 0x00002901ull;
static const uint32_t FSXCOMP_FSXLOG_M2B_DATA_AREA_1_FSI_BYTE = 0x00002c04ull;
static const uint32_t FSXCOMP_FSXLOG_M2B_DATA_AREA_1_RO = 0x00050101ull;

static const uint32_t FSXCOMP_FSXLOG_M2B_DATA_AREA_1_MDA_M2B_DATA_AREA_1 = 0;
static const uint32_t FSXCOMP_FSXLOG_M2B_DATA_AREA_1_MDA_M2B_DATA_AREA_1_LEN = 32;
//<< [FSXCOMP_FSXLOG_M2B_DATA_AREA_1]
// perv/reg00028.H

//>> [L3TRA0_TR0_CONFIG]
static const uint64_t L3TRA0_TR0_CONFIG = 0x00018202ull;

static const uint32_t L3TRA0_TR0_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t L3TRA0_TR0_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t L3TRA0_TR0_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t L3TRA0_TR0_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t L3TRA0_TR0_CONFIG_BANK_MODE = 10;
static const uint32_t L3TRA0_TR0_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t L3TRA0_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t L3TRA0_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t L3TRA0_TR0_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t L3TRA0_TR0_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t L3TRA0_TR0_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t L3TRA0_TR0_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t L3TRA0_TR0_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t L3TRA0_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t L3TRA0_TR0_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t L3TRA0_TR0_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
//<< [L3TRA0_TR0_CONFIG]
// perv/reg00028.H

//>> [L3TRA1_TR0_TRACE_HI_DATA_REG]
static const uint64_t L3TRA1_TR0_TRACE_HI_DATA_REG = 0x00018240ull;

static const uint32_t L3TRA1_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t L3TRA1_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
//<< [L3TRA1_TR0_TRACE_HI_DATA_REG]
// perv/reg00028.H

//>> [L3TRA1_TR0_CONFIG_1]
static const uint64_t L3TRA1_TR0_CONFIG_1 = 0x00018244ull;

static const uint32_t L3TRA1_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t L3TRA1_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
//<< [L3TRA1_TR0_CONFIG_1]
// perv/reg00028.H

//>> [L3TRA1_TR1_CONFIG]
static const uint64_t L3TRA1_TR1_CONFIG = 0x00018262ull;

static const uint32_t L3TRA1_TR1_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t L3TRA1_TR1_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t L3TRA1_TR1_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t L3TRA1_TR1_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t L3TRA1_TR1_CONFIG_BANK_MODE = 10;
static const uint32_t L3TRA1_TR1_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t L3TRA1_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t L3TRA1_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t L3TRA1_TR1_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t L3TRA1_TR1_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t L3TRA1_TR1_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t L3TRA1_TR1_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t L3TRA1_TR1_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t L3TRA1_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t L3TRA1_TR1_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t L3TRA1_TR1_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
//<< [L3TRA1_TR1_CONFIG]
// perv/reg00028.H

//>> [L3TRA2_TR1_TRACE_LO_DATA_REG]
static const uint64_t L3TRA2_TR1_TRACE_LO_DATA_REG = 0x000182a1ull;

static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t L3TRA2_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
//<< [L3TRA2_TR1_TRACE_LO_DATA_REG]
// perv/reg00028.H

//>> [L3TRA3_TR0_CONFIG_9]
static const uint64_t L3TRA3_TR0_CONFIG_9 = 0x000182c9ull;

static const uint32_t L3TRA3_TR0_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t L3TRA3_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t L3TRA3_TR0_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t L3TRA3_TR0_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t L3TRA3_TR0_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t L3TRA3_TR0_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t L3TRA3_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
static const uint32_t L3TRA3_TR0_CONFIG_9_SPARE_LT = 37;
//<< [L3TRA3_TR0_CONFIG_9]
// perv/reg00028.H

//>> [L3TRA3_TR1_CONFIG_0]
static const uint64_t L3TRA3_TR1_CONFIG_0 = 0x000182e3ull;

static const uint32_t L3TRA3_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t L3TRA3_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
//<< [L3TRA3_TR1_CONFIG_0]
// perv/reg00028.H

//>> [OTPC_M_MEASURE_REG7]
static const uint64_t OTPC_M_MEASURE_REG7 = 0x00010017ull;

static const uint32_t OTPC_M_MEASURE_REG7_SEEPROM_MEASUREMENT7_DATA = 0;
static const uint32_t OTPC_M_MEASURE_REG7_SEEPROM_MEASUREMENT7_DATA_LEN = 64;
//<< [OTPC_M_MEASURE_REG7]
// perv/reg00028.H

//>> [OTPC_M_MODE_REGISTER]
static const uint64_t OTPC_M_MODE_REGISTER = 0x00010008ull;

static const uint32_t OTPC_M_MODE_REGISTER_DCOMP_ENABLE = 0;
static const uint32_t OTPC_M_MODE_REGISTER_ECC_ENABLE = 1;
static const uint32_t OTPC_M_MODE_REGISTER_ECC_CHK_DISABLE = 3;
//<< [OTPC_M_MODE_REGISTER]
// perv/reg00028.H

//>> [REC_ERR_MST1_REG3]
static const uint64_t REC_ERR_MST1_REG3 = 0x000f0047ull;

static const uint32_t REC_ERR_MST1_REG3_48_MST1_RESPONSE_BIT = 0;
static const uint32_t REC_ERR_MST1_REG3_48_MST1_ERROR_CODE = 1;
static const uint32_t REC_ERR_MST1_REG3_48_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_49_MST1_RESPONSE_BIT = 4;
static const uint32_t REC_ERR_MST1_REG3_49_MST1_ERROR_CODE = 5;
static const uint32_t REC_ERR_MST1_REG3_49_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_50_MST1_RESPONSE_BIT = 8;
static const uint32_t REC_ERR_MST1_REG3_50_MST1_ERROR_CODE = 9;
static const uint32_t REC_ERR_MST1_REG3_50_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_51_MST1_RESPONSE_BIT = 12;
static const uint32_t REC_ERR_MST1_REG3_51_MST1_ERROR_CODE = 13;
static const uint32_t REC_ERR_MST1_REG3_51_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_52_MST1_RESPONSE_BIT = 16;
static const uint32_t REC_ERR_MST1_REG3_52_MST1_ERROR_CODE = 17;
static const uint32_t REC_ERR_MST1_REG3_52_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_53_MST1_RESPONSE_BIT = 20;
static const uint32_t REC_ERR_MST1_REG3_53_MST1_ERROR_CODE = 21;
static const uint32_t REC_ERR_MST1_REG3_53_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_54_MST1_RESPONSE_BIT = 24;
static const uint32_t REC_ERR_MST1_REG3_54_MST1_ERROR_CODE = 25;
static const uint32_t REC_ERR_MST1_REG3_54_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_55_MST1_RESPONSE_BIT = 28;
static const uint32_t REC_ERR_MST1_REG3_55_MST1_ERROR_CODE = 29;
static const uint32_t REC_ERR_MST1_REG3_55_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_56_MST1_RESPONSE_BIT = 32;
static const uint32_t REC_ERR_MST1_REG3_56_MST1_ERROR_CODE = 33;
static const uint32_t REC_ERR_MST1_REG3_56_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_57_MST1_RESPONSE_BIT = 36;
static const uint32_t REC_ERR_MST1_REG3_57_MST1_ERROR_CODE = 37;
static const uint32_t REC_ERR_MST1_REG3_57_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_58_MST1_RESPONSE_BIT = 40;
static const uint32_t REC_ERR_MST1_REG3_58_MST1_ERROR_CODE = 41;
static const uint32_t REC_ERR_MST1_REG3_58_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_59_MST1_RESPONSE_BIT = 44;
static const uint32_t REC_ERR_MST1_REG3_59_MST1_ERROR_CODE = 45;
static const uint32_t REC_ERR_MST1_REG3_59_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_60_MST1_RESPONSE_BIT = 48;
static const uint32_t REC_ERR_MST1_REG3_60_MST1_ERROR_CODE = 49;
static const uint32_t REC_ERR_MST1_REG3_60_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_61_MST1_RESPONSE_BIT = 52;
static const uint32_t REC_ERR_MST1_REG3_61_MST1_ERROR_CODE = 53;
static const uint32_t REC_ERR_MST1_REG3_61_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_62_MST1_RESPONSE_BIT = 56;
static const uint32_t REC_ERR_MST1_REG3_62_MST1_ERROR_CODE = 57;
static const uint32_t REC_ERR_MST1_REG3_62_MST1_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST1_REG3_63_MST1_RESPONSE_BIT = 60;
static const uint32_t REC_ERR_MST1_REG3_63_MST1_ERROR_CODE = 61;
static const uint32_t REC_ERR_MST1_REG3_63_MST1_ERROR_CODE_LEN = 3;
//<< [REC_ERR_MST1_REG3]
// perv/reg00028.H

//>> [REC_ERR_MST5_REG2]
static const uint64_t REC_ERR_MST5_REG2 = 0x000f0056ull;

static const uint32_t REC_ERR_MST5_REG2_32_MST5_RESPONSE_BIT = 0;
static const uint32_t REC_ERR_MST5_REG2_32_MST5_ERROR_CODE = 1;
static const uint32_t REC_ERR_MST5_REG2_32_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_33_MST5_RESPONSE_BIT = 4;
static const uint32_t REC_ERR_MST5_REG2_33_MST5_ERROR_CODE = 5;
static const uint32_t REC_ERR_MST5_REG2_33_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_34_MST5_RESPONSE_BIT = 8;
static const uint32_t REC_ERR_MST5_REG2_34_MST5_ERROR_CODE = 9;
static const uint32_t REC_ERR_MST5_REG2_34_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_35_MST5_RESPONSE_BIT = 12;
static const uint32_t REC_ERR_MST5_REG2_35_MST5_ERROR_CODE = 13;
static const uint32_t REC_ERR_MST5_REG2_35_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_36_MST5_RESPONSE_BIT = 16;
static const uint32_t REC_ERR_MST5_REG2_36_MST5_ERROR_CODE = 17;
static const uint32_t REC_ERR_MST5_REG2_36_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_37_MST5_RESPONSE_BIT = 20;
static const uint32_t REC_ERR_MST5_REG2_37_MST5_ERROR_CODE = 21;
static const uint32_t REC_ERR_MST5_REG2_37_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_38_MST5_RESPONSE_BIT = 24;
static const uint32_t REC_ERR_MST5_REG2_38_MST5_ERROR_CODE = 25;
static const uint32_t REC_ERR_MST5_REG2_38_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_39_MST5_RESPONSE_BIT = 28;
static const uint32_t REC_ERR_MST5_REG2_39_MST5_ERROR_CODE = 29;
static const uint32_t REC_ERR_MST5_REG2_39_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_40_MST5_RESPONSE_BIT = 32;
static const uint32_t REC_ERR_MST5_REG2_40_MST5_ERROR_CODE = 33;
static const uint32_t REC_ERR_MST5_REG2_40_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_41_MST5_RESPONSE_BIT = 36;
static const uint32_t REC_ERR_MST5_REG2_41_MST5_ERROR_CODE = 37;
static const uint32_t REC_ERR_MST5_REG2_41_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_42_MST5_RESPONSE_BIT = 40;
static const uint32_t REC_ERR_MST5_REG2_42_MST5_ERROR_CODE = 41;
static const uint32_t REC_ERR_MST5_REG2_42_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_43_MST5_RESPONSE_BIT = 44;
static const uint32_t REC_ERR_MST5_REG2_43_MST5_ERROR_CODE = 45;
static const uint32_t REC_ERR_MST5_REG2_43_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_44_MST5_RESPONSE_BIT = 48;
static const uint32_t REC_ERR_MST5_REG2_44_MST5_ERROR_CODE = 49;
static const uint32_t REC_ERR_MST5_REG2_44_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_45_MST5_RESPONSE_BIT = 52;
static const uint32_t REC_ERR_MST5_REG2_45_MST5_ERROR_CODE = 53;
static const uint32_t REC_ERR_MST5_REG2_45_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_46_MST5_RESPONSE_BIT = 56;
static const uint32_t REC_ERR_MST5_REG2_46_MST5_ERROR_CODE = 57;
static const uint32_t REC_ERR_MST5_REG2_46_MST5_ERROR_CODE_LEN = 3;
static const uint32_t REC_ERR_MST5_REG2_47_MST5_RESPONSE_BIT = 60;
static const uint32_t REC_ERR_MST5_REG2_47_MST5_ERROR_CODE = 61;
static const uint32_t REC_ERR_MST5_REG2_47_MST5_ERROR_CODE_LEN = 3;
//<< [REC_ERR_MST5_REG2]
// perv/reg00028.H

//>> [SINGLE_OTP_ROM_OTPROM_REG105]
static const uint64_t SINGLE_OTP_ROM_OTPROM_REG105 = 0x00018069ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG105_REGISTER105 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG105_REGISTER105_LEN = 64;
//<< [SINGLE_OTP_ROM_OTPROM_REG105]
// perv/reg00028.H

//>> [SINGLE_OTP_ROM_OTPROM_REG14]
static const uint64_t SINGLE_OTP_ROM_OTPROM_REG14 = 0x0001800eull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG14_REGISTER14 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG14_REGISTER14_LEN = 64;
//<< [SINGLE_OTP_ROM_OTPROM_REG14]
// perv/reg00028.H

//>> [SINGLE_OTP_ROM_OTPROM_REG23]
static const uint64_t SINGLE_OTP_ROM_OTPROM_REG23 = 0x00018017ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG23_REGISTER23 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG23_REGISTER23_LEN = 64;
//<< [SINGLE_OTP_ROM_OTPROM_REG23]
// perv/reg00028.H

//>> [SINGLE_OTP_ROM_OTPROM_REG4]
static const uint64_t SINGLE_OTP_ROM_OTPROM_REG4 = 0x00018004ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG4_REGISTER4 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG4_REGISTER4_LEN = 64;
//<< [SINGLE_OTP_ROM_OTPROM_REG4]
// perv/reg00028.H

//>> [SINGLE_OTP_ROM_OTPROM_REG42]
static const uint64_t SINGLE_OTP_ROM_OTPROM_REG42 = 0x0001802aull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG42_REGISTER42 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG42_REGISTER42_LEN = 64;
//<< [SINGLE_OTP_ROM_OTPROM_REG42]
// perv/reg00028.H

//>> [SINGLE_OTP_ROM_OTPROM_REG75]
static const uint64_t SINGLE_OTP_ROM_OTPROM_REG75 = 0x0001804bull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG75_REGISTER75 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG75_REGISTER75_LEN = 64;
//<< [SINGLE_OTP_ROM_OTPROM_REG75]
// perv/reg00028.H

//>> [SINGLE_OTP_ROM_OTPROM_REG80]
static const uint64_t SINGLE_OTP_ROM_OTPROM_REG80 = 0x00018050ull;

static const uint32_t SINGLE_OTP_ROM_OTPROM_REG80_REGISTER80 = 0;
static const uint32_t SINGLE_OTP_ROM_OTPROM_REG80_REGISTER80_LEN = 64;
//<< [SINGLE_OTP_ROM_OTPROM_REG80]
// perv/reg00028.H

//>> [TOD_LOW_ORDER_STEP_REG]
static const uint64_t TOD_LOW_ORDER_STEP_REG = 0x00040023ull;

static const uint32_t TOD_LOW_ORDER_STEP_REG_LOW_ORDER_STEP_COUNTER_VALUE = 0;
static const uint32_t TOD_LOW_ORDER_STEP_REG_LOW_ORDER_STEP_COUNTER_VALUE_LEN = 6;
static const uint32_t TOD_LOW_ORDER_STEP_REG_REG_0X23_SPARE_06_07 = 6;
static const uint32_t TOD_LOW_ORDER_STEP_REG_REG_0X23_SPARE_06_07_LEN = 2;
//<< [TOD_LOW_ORDER_STEP_REG]
// perv/reg00028.H

//>> [TRA1_TR0_CONFIG_1]
static const uint64_t TRA1_TR0_CONFIG_1 = 0x00010484ull;

static const uint32_t TRA1_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TRA1_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
//<< [TRA1_TR0_CONFIG_1]
// perv/reg00029.H

//>> [TRA3_TR0_CONFIG_9]
static const uint64_t TRA3_TR0_CONFIG_9 = 0x00010589ull;

static const uint32_t TRA3_TR0_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t TRA3_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t TRA3_TR0_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t TRA3_TR0_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t TRA3_TR0_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t TRA3_TR0_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t TRA3_TR0_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t TRA3_TR0_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t TRA3_TR0_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t TRA3_TR0_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t TRA3_TR0_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t TRA3_TR0_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t TRA3_TR0_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t TRA3_TR0_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t TRA3_TR0_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t TRA3_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
static const uint32_t TRA3_TR0_CONFIG_9_SPARE_LT = 37;
//<< [TRA3_TR0_CONFIG_9]
// perv/reg00029.H

//>> [TRA3_TR1_CONFIG_0]
static const uint64_t TRA3_TR1_CONFIG_0 = 0x000105c3ull;

static const uint32_t TRA3_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t TRA3_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
//<< [TRA3_TR1_CONFIG_0]
// perv/reg00029.H

//>> [TRA4_TR1_CONFIG_1]
static const uint64_t TRA4_TR1_CONFIG_1 = 0x00010644ull;

static const uint32_t TRA4_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TRA4_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
//<< [TRA4_TR1_CONFIG_1]
// perv/reg00029.H

//>> [TRA5_TR1_TRACE_HI_DATA_REG]
static const uint64_t TRA5_TR1_TRACE_HI_DATA_REG = 0x000106c0ull;

static const uint32_t TRA5_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TRA5_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
//<< [TRA5_TR1_TRACE_HI_DATA_REG]
// perv/reg00029.H

//>> [TRA6_TR0_TRACE_LO_DATA_REG]
static const uint64_t TRA6_TR0_TRACE_LO_DATA_REG = 0x00010701ull;

static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TRA6_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
//<< [TRA6_TR0_TRACE_LO_DATA_REG]
// perv/reg00029.H

//>> [TRA6_TR0_CONFIG]
static const uint64_t TRA6_TR0_CONFIG = 0x00010702ull;

static const uint32_t TRA6_TR0_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TRA6_TR0_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TRA6_TR0_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TRA6_TR0_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TRA6_TR0_CONFIG_BANK_MODE = 10;
static const uint32_t TRA6_TR0_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TRA6_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TRA6_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TRA6_TR0_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TRA6_TR0_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TRA6_TR0_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TRA6_TR0_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TRA6_TR0_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TRA6_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TRA6_TR0_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TRA6_TR0_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
//<< [TRA6_TR0_CONFIG]
// perv/reg00029.H

//>> [TRA6_TR0_CONFIG_0]
static const uint64_t TRA6_TR0_CONFIG_0 = 0x00010703ull;

static const uint32_t TRA6_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t TRA6_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
//<< [TRA6_TR0_CONFIG_0]
// perv/reg00029.H

//>> [TRA6_TR1_CONFIG_9]
static const uint64_t TRA6_TR1_CONFIG_9 = 0x00010749ull;

static const uint32_t TRA6_TR1_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t TRA6_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t TRA6_TR1_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t TRA6_TR1_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t TRA6_TR1_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t TRA6_TR1_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t TRA6_TR1_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t TRA6_TR1_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t TRA6_TR1_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t TRA6_TR1_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t TRA6_TR1_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t TRA6_TR1_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t TRA6_TR1_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t TRA6_TR1_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t TRA6_TR1_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t TRA6_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
static const uint32_t TRA6_TR1_CONFIG_9_SPARE_LT = 37;
//<< [TRA6_TR1_CONFIG_9]
// perv/reg00029.H

//>> [FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_FSI = 0x00002932ull;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_FSI_BYTE = 0x00002cc8ull;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_WO_CLEAR = 0x00050132ull;

static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_0_SPARE = 0;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TPFSI_TP_DBG_PCB_DATA_PAR_DIS_DC = 1;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TPFSI_TP_DBG_PCB_TYPE_PAR_DIS_DC = 2;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_3_SPARE = 3;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TP_PIB_DISABLE_PARITY_DC = 4;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TP_PIB_TRACE_MODE_DATA_DC = 5;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TP_PIB_VSB_SBE_TRACE_MODE = 6;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TP_TPCPERV_VSB_TRACE_STOP = 7;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TP_GPIO_PIB_TIMEOUT = 8;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TP_GPIO_PIB_TIMEOUT_LEN = 3;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_SPARE_PIB_CONTROL = 11;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_TPCFSI_OPB_SW_RESET_DC = 12;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_13_SPARE_OPB_CONTROL = 13;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_14_SPARE_OPB_CONTROL = 14;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_15_SPARE_OPB_CONTROL = 15;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_16_SPARE = 16;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_17_SPARE = 17;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_18_SPARE = 18;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_19_SPARE = 19;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_20_SPARE = 20;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_21_FREE_USAGE = 21;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_22_FREE_USAGE = 22;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_23_FREE_USAGE = 23;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_24_FREE_USAGE = 24;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_25_FREE_USAGE = 25;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_26_FREE_USAGE = 26;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_27_FREE_USAGE = 27;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_28_FREE_USAGE = 28;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_29_FREE_USAGE = 29;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_30_FREE_USAGE = 30;
static const uint32_t FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR_ROOT_CTRL2_31_FREE_USAGE = 31;
//<< [FSXCOMP_FSXLOG_ROOT_CTRL2_CLEAR]
// perv/reg00028.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "perv/reg00028_unused.H"
#include "perv/reg00029_unused.H"
#endif
#endif
