// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FFT,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.358000,HLS_SYN_LAT=271,HLS_SYN_TPT=36,HLS_SYN_MEM=54,HLS_SYN_DSP=120,HLS_SYN_FF=14290,HLS_SYN_LUT=22618,HLS_VERSION=2020_1}" *)

module FFT (
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt
);

parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 10;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] data_IN_M_real_q0;
wire   [31:0] data_IN_M_imag_q0;
wire    Block_codeRepl113_pr_U0_ap_start;
wire    Block_codeRepl113_pr_U0_ap_done;
wire    Block_codeRepl113_pr_U0_ap_continue;
wire    Block_codeRepl113_pr_U0_ap_idle;
wire    Block_codeRepl113_pr_U0_ap_ready;
wire   [4:0] Block_codeRepl113_pr_U0_data_IN_M_real_address0;
wire    Block_codeRepl113_pr_U0_data_IN_M_real_ce0;
wire   [4:0] Block_codeRepl113_pr_U0_data_IN_M_imag_address0;
wire    Block_codeRepl113_pr_U0_data_IN_M_imag_ce0;
wire   [4:0] Block_codeRepl113_pr_U0_xin_M_imag_address0;
wire    Block_codeRepl113_pr_U0_xin_M_imag_ce0;
wire    Block_codeRepl113_pr_U0_xin_M_imag_we0;
wire   [31:0] Block_codeRepl113_pr_U0_xin_M_imag_d0;
wire   [4:0] Block_codeRepl113_pr_U0_xin_M_real_address0;
wire    Block_codeRepl113_pr_U0_xin_M_real_ce0;
wire    Block_codeRepl113_pr_U0_xin_M_real_we0;
wire   [31:0] Block_codeRepl113_pr_U0_xin_M_real_d0;
wire    ap_channel_done_xin_M_real;
wire    Block_codeRepl113_pr_U0_xin_M_real_full_n;
reg    ap_sync_reg_channel_write_xin_M_real;
wire    ap_sync_channel_write_xin_M_real;
wire    ap_channel_done_xin_M_imag;
wire    Block_codeRepl113_pr_U0_xin_M_imag_full_n;
reg    ap_sync_reg_channel_write_xin_M_imag;
wire    ap_sync_channel_write_xin_M_imag;
wire    bitreverse_U0_ap_start;
wire    bitreverse_U0_ap_done;
wire    bitreverse_U0_ap_continue;
wire    bitreverse_U0_ap_idle;
wire    bitreverse_U0_ap_ready;
wire   [4:0] bitreverse_U0_xin_M_real_address0;
wire    bitreverse_U0_xin_M_real_ce0;
wire   [4:0] bitreverse_U0_data_OUT0_M_real_address0;
wire    bitreverse_U0_data_OUT0_M_real_ce0;
wire    bitreverse_U0_data_OUT0_M_real_we0;
wire   [31:0] bitreverse_U0_data_OUT0_M_real_d0;
wire   [4:0] bitreverse_U0_xin_M_imag_address0;
wire    bitreverse_U0_xin_M_imag_ce0;
wire   [4:0] bitreverse_U0_data_OUT0_M_imag_address0;
wire    bitreverse_U0_data_OUT0_M_imag_ce0;
wire    bitreverse_U0_data_OUT0_M_imag_we0;
wire   [31:0] bitreverse_U0_data_OUT0_M_imag_d0;
wire    ap_channel_done_data_OUT0_M_imag;
wire    bitreverse_U0_data_OUT0_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT0_M_imag;
wire    ap_sync_channel_write_data_OUT0_M_imag;
wire    ap_channel_done_data_OUT0_M_real;
wire    bitreverse_U0_data_OUT0_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT0_M_real;
wire    ap_sync_channel_write_data_OUT0_M_real;
wire    FFT053_U0_ap_start;
wire    FFT053_U0_ap_done;
wire    FFT053_U0_ap_continue;
wire    FFT053_U0_ap_idle;
wire    FFT053_U0_ap_ready;
wire   [4:0] FFT053_U0_data_IN_M_real_address0;
wire    FFT053_U0_data_IN_M_real_ce0;
wire   [4:0] FFT053_U0_data_IN_M_real_address1;
wire    FFT053_U0_data_IN_M_real_ce1;
wire   [4:0] FFT053_U0_data_IN_M_imag_address0;
wire    FFT053_U0_data_IN_M_imag_ce0;
wire   [4:0] FFT053_U0_data_IN_M_imag_address1;
wire    FFT053_U0_data_IN_M_imag_ce1;
wire   [4:0] FFT053_U0_data_OUT1_M_imag_address0;
wire    FFT053_U0_data_OUT1_M_imag_ce0;
wire    FFT053_U0_data_OUT1_M_imag_we0;
wire   [31:0] FFT053_U0_data_OUT1_M_imag_d0;
wire   [4:0] FFT053_U0_data_OUT1_M_imag_address1;
wire    FFT053_U0_data_OUT1_M_imag_ce1;
wire    FFT053_U0_data_OUT1_M_imag_we1;
wire   [31:0] FFT053_U0_data_OUT1_M_imag_d1;
wire   [4:0] FFT053_U0_data_OUT1_M_real_address0;
wire    FFT053_U0_data_OUT1_M_real_ce0;
wire    FFT053_U0_data_OUT1_M_real_we0;
wire   [31:0] FFT053_U0_data_OUT1_M_real_d0;
wire   [4:0] FFT053_U0_data_OUT1_M_real_address1;
wire    FFT053_U0_data_OUT1_M_real_ce1;
wire    FFT053_U0_data_OUT1_M_real_we1;
wire   [31:0] FFT053_U0_data_OUT1_M_real_d1;
wire    ap_channel_done_data_OUT1_M_real;
wire    FFT053_U0_data_OUT1_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT1_M_real;
wire    ap_sync_channel_write_data_OUT1_M_real;
wire    ap_channel_done_data_OUT1_M_imag;
wire    FFT053_U0_data_OUT1_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT1_M_imag;
wire    ap_sync_channel_write_data_OUT1_M_imag;
wire    FFT054_U0_ap_start;
wire    FFT054_U0_ap_done;
wire    FFT054_U0_ap_continue;
wire    FFT054_U0_ap_idle;
wire    FFT054_U0_ap_ready;
wire   [4:0] FFT054_U0_data_OUT2_M_imag_address0;
wire    FFT054_U0_data_OUT2_M_imag_ce0;
wire    FFT054_U0_data_OUT2_M_imag_we0;
wire   [31:0] FFT054_U0_data_OUT2_M_imag_d0;
wire   [4:0] FFT054_U0_data_OUT2_M_imag_address1;
wire    FFT054_U0_data_OUT2_M_imag_ce1;
wire    FFT054_U0_data_OUT2_M_imag_we1;
wire   [31:0] FFT054_U0_data_OUT2_M_imag_d1;
wire   [4:0] FFT054_U0_data_OUT2_M_real_address0;
wire    FFT054_U0_data_OUT2_M_real_ce0;
wire    FFT054_U0_data_OUT2_M_real_we0;
wire   [31:0] FFT054_U0_data_OUT2_M_real_d0;
wire   [4:0] FFT054_U0_data_OUT2_M_real_address1;
wire    FFT054_U0_data_OUT2_M_real_ce1;
wire    FFT054_U0_data_OUT2_M_real_we1;
wire   [31:0] FFT054_U0_data_OUT2_M_real_d1;
wire   [4:0] FFT054_U0_data_OUT1_M_real_address0;
wire    FFT054_U0_data_OUT1_M_real_ce0;
wire   [4:0] FFT054_U0_data_OUT1_M_real_address1;
wire    FFT054_U0_data_OUT1_M_real_ce1;
wire   [4:0] FFT054_U0_data_OUT1_M_imag_address0;
wire    FFT054_U0_data_OUT1_M_imag_ce0;
wire   [4:0] FFT054_U0_data_OUT1_M_imag_address1;
wire    FFT054_U0_data_OUT1_M_imag_ce1;
wire    ap_channel_done_data_OUT2_M_real;
wire    FFT054_U0_data_OUT2_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT2_M_real;
wire    ap_sync_channel_write_data_OUT2_M_real;
wire    ap_channel_done_data_OUT2_M_imag;
wire    FFT054_U0_data_OUT2_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT2_M_imag;
wire    ap_sync_channel_write_data_OUT2_M_imag;
wire    FFT055_U0_ap_start;
wire    FFT055_U0_ap_done;
wire    FFT055_U0_ap_continue;
wire    FFT055_U0_ap_idle;
wire    FFT055_U0_ap_ready;
wire   [4:0] FFT055_U0_data_OUT3_M_imag_address0;
wire    FFT055_U0_data_OUT3_M_imag_ce0;
wire    FFT055_U0_data_OUT3_M_imag_we0;
wire   [31:0] FFT055_U0_data_OUT3_M_imag_d0;
wire   [4:0] FFT055_U0_data_OUT3_M_imag_address1;
wire    FFT055_U0_data_OUT3_M_imag_ce1;
wire    FFT055_U0_data_OUT3_M_imag_we1;
wire   [31:0] FFT055_U0_data_OUT3_M_imag_d1;
wire   [4:0] FFT055_U0_data_OUT3_M_real_address0;
wire    FFT055_U0_data_OUT3_M_real_ce0;
wire    FFT055_U0_data_OUT3_M_real_we0;
wire   [31:0] FFT055_U0_data_OUT3_M_real_d0;
wire   [4:0] FFT055_U0_data_OUT3_M_real_address1;
wire    FFT055_U0_data_OUT3_M_real_ce1;
wire    FFT055_U0_data_OUT3_M_real_we1;
wire   [31:0] FFT055_U0_data_OUT3_M_real_d1;
wire   [4:0] FFT055_U0_data_OUT2_M_real_address0;
wire    FFT055_U0_data_OUT2_M_real_ce0;
wire   [4:0] FFT055_U0_data_OUT2_M_real_address1;
wire    FFT055_U0_data_OUT2_M_real_ce1;
wire   [4:0] FFT055_U0_data_OUT2_M_imag_address0;
wire    FFT055_U0_data_OUT2_M_imag_ce0;
wire   [4:0] FFT055_U0_data_OUT2_M_imag_address1;
wire    FFT055_U0_data_OUT2_M_imag_ce1;
wire    ap_channel_done_data_OUT3_M_real;
wire    FFT055_U0_data_OUT3_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT3_M_real;
wire    ap_sync_channel_write_data_OUT3_M_real;
wire    ap_channel_done_data_OUT3_M_imag;
wire    FFT055_U0_data_OUT3_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT3_M_imag;
wire    ap_sync_channel_write_data_OUT3_M_imag;
wire    FFT056_U0_ap_start;
wire    FFT056_U0_ap_done;
wire    FFT056_U0_ap_continue;
wire    FFT056_U0_ap_idle;
wire    FFT056_U0_ap_ready;
wire   [4:0] FFT056_U0_data_OUT4_M_imag_address0;
wire    FFT056_U0_data_OUT4_M_imag_ce0;
wire    FFT056_U0_data_OUT4_M_imag_we0;
wire   [31:0] FFT056_U0_data_OUT4_M_imag_d0;
wire   [4:0] FFT056_U0_data_OUT4_M_imag_address1;
wire    FFT056_U0_data_OUT4_M_imag_ce1;
wire    FFT056_U0_data_OUT4_M_imag_we1;
wire   [31:0] FFT056_U0_data_OUT4_M_imag_d1;
wire   [4:0] FFT056_U0_data_OUT4_M_real_address0;
wire    FFT056_U0_data_OUT4_M_real_ce0;
wire    FFT056_U0_data_OUT4_M_real_we0;
wire   [31:0] FFT056_U0_data_OUT4_M_real_d0;
wire   [4:0] FFT056_U0_data_OUT4_M_real_address1;
wire    FFT056_U0_data_OUT4_M_real_ce1;
wire    FFT056_U0_data_OUT4_M_real_we1;
wire   [31:0] FFT056_U0_data_OUT4_M_real_d1;
wire   [4:0] FFT056_U0_data_OUT3_M_real_address0;
wire    FFT056_U0_data_OUT3_M_real_ce0;
wire   [4:0] FFT056_U0_data_OUT3_M_real_address1;
wire    FFT056_U0_data_OUT3_M_real_ce1;
wire   [4:0] FFT056_U0_data_OUT3_M_imag_address0;
wire    FFT056_U0_data_OUT3_M_imag_ce0;
wire   [4:0] FFT056_U0_data_OUT3_M_imag_address1;
wire    FFT056_U0_data_OUT3_M_imag_ce1;
wire    ap_channel_done_data_OUT4_M_real;
wire    FFT056_U0_data_OUT4_M_real_full_n;
reg    ap_sync_reg_channel_write_data_OUT4_M_real;
wire    ap_sync_channel_write_data_OUT4_M_real;
wire    ap_channel_done_data_OUT4_M_imag;
wire    FFT056_U0_data_OUT4_M_imag_full_n;
reg    ap_sync_reg_channel_write_data_OUT4_M_imag;
wire    ap_sync_channel_write_data_OUT4_M_imag;
wire    FFT057_U0_ap_start;
wire    FFT057_U0_ap_done;
wire    FFT057_U0_ap_continue;
wire    FFT057_U0_ap_idle;
wire    FFT057_U0_ap_ready;
wire   [4:0] FFT057_U0_data_OUT4_M_real_address0;
wire    FFT057_U0_data_OUT4_M_real_ce0;
wire   [4:0] FFT057_U0_data_OUT4_M_real_address1;
wire    FFT057_U0_data_OUT4_M_real_ce1;
wire   [4:0] FFT057_U0_data_OUT4_M_imag_address0;
wire    FFT057_U0_data_OUT4_M_imag_ce0;
wire   [4:0] FFT057_U0_data_OUT4_M_imag_address1;
wire    FFT057_U0_data_OUT4_M_imag_ce1;
wire   [4:0] FFT057_U0_xout_M_real_address0;
wire    FFT057_U0_xout_M_real_ce0;
wire    FFT057_U0_xout_M_real_we0;
wire   [31:0] FFT057_U0_xout_M_real_d0;
wire   [4:0] FFT057_U0_xout_M_real_address1;
wire    FFT057_U0_xout_M_real_ce1;
wire    FFT057_U0_xout_M_real_we1;
wire   [31:0] FFT057_U0_xout_M_real_d1;
wire   [4:0] FFT057_U0_xout_M_imag_address0;
wire    FFT057_U0_xout_M_imag_ce0;
wire    FFT057_U0_xout_M_imag_we0;
wire   [31:0] FFT057_U0_xout_M_imag_d0;
wire   [4:0] FFT057_U0_xout_M_imag_address1;
wire    FFT057_U0_xout_M_imag_ce1;
wire    FFT057_U0_xout_M_imag_we1;
wire   [31:0] FFT057_U0_xout_M_imag_d1;
wire    ap_channel_done_xout_M_imag;
wire    FFT057_U0_xout_M_imag_full_n;
reg    ap_sync_reg_channel_write_xout_M_imag;
wire    ap_sync_channel_write_xout_M_imag;
wire    ap_channel_done_xout_M_real;
wire    FFT057_U0_xout_M_real_full_n;
reg    ap_sync_reg_channel_write_xout_M_real;
wire    ap_sync_channel_write_xout_M_real;
wire    Block_codeRepl11320_U0_ap_start;
wire    Block_codeRepl11320_U0_ap_done;
wire    Block_codeRepl11320_U0_ap_continue;
wire    Block_codeRepl11320_U0_ap_idle;
wire    Block_codeRepl11320_U0_ap_ready;
wire   [4:0] Block_codeRepl11320_U0_data_OUT_M_real_address0;
wire    Block_codeRepl11320_U0_data_OUT_M_real_ce0;
wire    Block_codeRepl11320_U0_data_OUT_M_real_we0;
wire   [31:0] Block_codeRepl11320_U0_data_OUT_M_real_d0;
wire   [4:0] Block_codeRepl11320_U0_data_OUT_M_imag_address0;
wire    Block_codeRepl11320_U0_data_OUT_M_imag_ce0;
wire    Block_codeRepl11320_U0_data_OUT_M_imag_we0;
wire   [31:0] Block_codeRepl11320_U0_data_OUT_M_imag_d0;
wire   [4:0] Block_codeRepl11320_U0_xout_M_imag_address0;
wire    Block_codeRepl11320_U0_xout_M_imag_ce0;
wire   [4:0] Block_codeRepl11320_U0_xout_M_real_address0;
wire    Block_codeRepl11320_U0_xout_M_real_ce0;
wire    ap_sync_continue;
wire   [31:0] xin_M_imag_i_q0;
wire   [31:0] xin_M_imag_t_q0;
wire    xin_M_imag_i_full_n;
wire    xin_M_imag_t_empty_n;
wire   [31:0] xin_M_real_i_q0;
wire   [31:0] xin_M_real_t_q0;
wire    xin_M_real_i_full_n;
wire    xin_M_real_t_empty_n;
wire   [31:0] data_OUT0_M_real_i_q0;
wire   [31:0] data_OUT0_M_real_i_q1;
wire   [31:0] data_OUT0_M_real_t_q0;
wire   [31:0] data_OUT0_M_real_t_q1;
wire    data_OUT0_M_real_i_full_n;
wire    data_OUT0_M_real_t_empty_n;
wire   [31:0] data_OUT0_M_real_t_d1;
wire    data_OUT0_M_real_t_we1;
wire   [31:0] data_OUT0_M_imag_i_q0;
wire   [31:0] data_OUT0_M_imag_i_q1;
wire   [31:0] data_OUT0_M_imag_t_q0;
wire   [31:0] data_OUT0_M_imag_t_q1;
wire    data_OUT0_M_imag_i_full_n;
wire    data_OUT0_M_imag_t_empty_n;
wire   [31:0] data_OUT0_M_imag_t_d1;
wire    data_OUT0_M_imag_t_we1;
wire   [31:0] data_OUT1_M_imag_i_q0;
wire   [31:0] data_OUT1_M_imag_i_q1;
wire   [31:0] data_OUT1_M_imag_t_q0;
wire   [31:0] data_OUT1_M_imag_t_q1;
wire    data_OUT1_M_imag_i_full_n;
wire    data_OUT1_M_imag_t_empty_n;
wire   [31:0] data_OUT1_M_real_i_q0;
wire   [31:0] data_OUT1_M_real_i_q1;
wire   [31:0] data_OUT1_M_real_t_q0;
wire   [31:0] data_OUT1_M_real_t_q1;
wire    data_OUT1_M_real_i_full_n;
wire    data_OUT1_M_real_t_empty_n;
wire   [31:0] data_OUT2_M_imag_i_q0;
wire   [31:0] data_OUT2_M_imag_i_q1;
wire   [31:0] data_OUT2_M_imag_t_q0;
wire   [31:0] data_OUT2_M_imag_t_q1;
wire    data_OUT2_M_imag_i_full_n;
wire    data_OUT2_M_imag_t_empty_n;
wire   [31:0] data_OUT2_M_real_i_q0;
wire   [31:0] data_OUT2_M_real_i_q1;
wire   [31:0] data_OUT2_M_real_t_q0;
wire   [31:0] data_OUT2_M_real_t_q1;
wire    data_OUT2_M_real_i_full_n;
wire    data_OUT2_M_real_t_empty_n;
wire   [31:0] data_OUT3_M_imag_i_q0;
wire   [31:0] data_OUT3_M_imag_i_q1;
wire   [31:0] data_OUT3_M_imag_t_q0;
wire   [31:0] data_OUT3_M_imag_t_q1;
wire    data_OUT3_M_imag_i_full_n;
wire    data_OUT3_M_imag_t_empty_n;
wire   [31:0] data_OUT3_M_real_i_q0;
wire   [31:0] data_OUT3_M_real_i_q1;
wire   [31:0] data_OUT3_M_real_t_q0;
wire   [31:0] data_OUT3_M_real_t_q1;
wire    data_OUT3_M_real_i_full_n;
wire    data_OUT3_M_real_t_empty_n;
wire   [31:0] data_OUT4_M_imag_i_q0;
wire   [31:0] data_OUT4_M_imag_i_q1;
wire   [31:0] data_OUT4_M_imag_t_q0;
wire   [31:0] data_OUT4_M_imag_t_q1;
wire    data_OUT4_M_imag_i_full_n;
wire    data_OUT4_M_imag_t_empty_n;
wire   [31:0] data_OUT4_M_real_i_q0;
wire   [31:0] data_OUT4_M_real_i_q1;
wire   [31:0] data_OUT4_M_real_t_q0;
wire   [31:0] data_OUT4_M_real_t_q1;
wire    data_OUT4_M_real_i_full_n;
wire    data_OUT4_M_real_t_empty_n;
wire   [31:0] xout_M_real_i_q0;
wire   [31:0] xout_M_real_t_q0;
wire    xout_M_real_i_full_n;
wire    xout_M_real_t_empty_n;
wire   [31:0] xout_M_imag_i_q0;
wire   [31:0] xout_M_imag_t_q0;
wire    xout_M_imag_i_full_n;
wire    xout_M_imag_t_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    Block_codeRepl113_pr_U0_start_full_n;
wire    Block_codeRepl113_pr_U0_start_write;
wire    bitreverse_U0_start_full_n;
wire    bitreverse_U0_start_write;
wire    FFT053_U0_start_full_n;
wire    FFT053_U0_start_write;
wire    FFT054_U0_start_full_n;
wire    FFT054_U0_start_write;
wire    FFT055_U0_start_full_n;
wire    FFT055_U0_start_write;
wire    FFT056_U0_start_full_n;
wire    FFT056_U0_start_write;
wire    FFT057_U0_start_full_n;
wire    FFT057_U0_start_write;
wire    Block_codeRepl11320_U0_start_full_n;
wire    Block_codeRepl11320_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_xin_M_real = 1'b0;
#0 ap_sync_reg_channel_write_xin_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT0_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT0_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT1_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT1_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT2_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT2_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT3_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT3_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT4_M_real = 1'b0;
#0 ap_sync_reg_channel_write_data_OUT4_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_xout_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_xout_M_real = 1'b0;
end

FFT_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
FFT_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .data_IN_M_real_address0(Block_codeRepl113_pr_U0_data_IN_M_real_address0),
    .data_IN_M_real_ce0(Block_codeRepl113_pr_U0_data_IN_M_real_ce0),
    .data_IN_M_real_q0(data_IN_M_real_q0),
    .data_IN_M_imag_address0(Block_codeRepl113_pr_U0_data_IN_M_imag_address0),
    .data_IN_M_imag_ce0(Block_codeRepl113_pr_U0_data_IN_M_imag_ce0),
    .data_IN_M_imag_q0(data_IN_M_imag_q0),
    .data_OUT_M_real_address0(Block_codeRepl11320_U0_data_OUT_M_real_address0),
    .data_OUT_M_real_ce0(Block_codeRepl11320_U0_data_OUT_M_real_ce0),
    .data_OUT_M_real_we0(Block_codeRepl11320_U0_data_OUT_M_real_we0),
    .data_OUT_M_real_d0(Block_codeRepl11320_U0_data_OUT_M_real_d0),
    .data_OUT_M_imag_address0(Block_codeRepl11320_U0_data_OUT_M_imag_address0),
    .data_OUT_M_imag_ce0(Block_codeRepl11320_U0_data_OUT_M_imag_ce0),
    .data_OUT_M_imag_we0(Block_codeRepl11320_U0_data_OUT_M_imag_we0),
    .data_OUT_M_imag_d0(Block_codeRepl11320_U0_data_OUT_M_imag_d0)
);

Block_codeRepl113_pr Block_codeRepl113_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_codeRepl113_pr_U0_ap_start),
    .ap_done(Block_codeRepl113_pr_U0_ap_done),
    .ap_continue(Block_codeRepl113_pr_U0_ap_continue),
    .ap_idle(Block_codeRepl113_pr_U0_ap_idle),
    .ap_ready(Block_codeRepl113_pr_U0_ap_ready),
    .data_IN_M_real_address0(Block_codeRepl113_pr_U0_data_IN_M_real_address0),
    .data_IN_M_real_ce0(Block_codeRepl113_pr_U0_data_IN_M_real_ce0),
    .data_IN_M_real_q0(data_IN_M_real_q0),
    .data_IN_M_imag_address0(Block_codeRepl113_pr_U0_data_IN_M_imag_address0),
    .data_IN_M_imag_ce0(Block_codeRepl113_pr_U0_data_IN_M_imag_ce0),
    .data_IN_M_imag_q0(data_IN_M_imag_q0),
    .xin_M_imag_address0(Block_codeRepl113_pr_U0_xin_M_imag_address0),
    .xin_M_imag_ce0(Block_codeRepl113_pr_U0_xin_M_imag_ce0),
    .xin_M_imag_we0(Block_codeRepl113_pr_U0_xin_M_imag_we0),
    .xin_M_imag_d0(Block_codeRepl113_pr_U0_xin_M_imag_d0),
    .xin_M_real_address0(Block_codeRepl113_pr_U0_xin_M_real_address0),
    .xin_M_real_ce0(Block_codeRepl113_pr_U0_xin_M_real_ce0),
    .xin_M_real_we0(Block_codeRepl113_pr_U0_xin_M_real_we0),
    .xin_M_real_d0(Block_codeRepl113_pr_U0_xin_M_real_d0)
);

bitreverse bitreverse_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(bitreverse_U0_ap_start),
    .ap_done(bitreverse_U0_ap_done),
    .ap_continue(bitreverse_U0_ap_continue),
    .ap_idle(bitreverse_U0_ap_idle),
    .ap_ready(bitreverse_U0_ap_ready),
    .xin_M_real_address0(bitreverse_U0_xin_M_real_address0),
    .xin_M_real_ce0(bitreverse_U0_xin_M_real_ce0),
    .xin_M_real_q0(xin_M_real_t_q0),
    .data_OUT0_M_real_address0(bitreverse_U0_data_OUT0_M_real_address0),
    .data_OUT0_M_real_ce0(bitreverse_U0_data_OUT0_M_real_ce0),
    .data_OUT0_M_real_we0(bitreverse_U0_data_OUT0_M_real_we0),
    .data_OUT0_M_real_d0(bitreverse_U0_data_OUT0_M_real_d0),
    .xin_M_imag_address0(bitreverse_U0_xin_M_imag_address0),
    .xin_M_imag_ce0(bitreverse_U0_xin_M_imag_ce0),
    .xin_M_imag_q0(xin_M_imag_t_q0),
    .data_OUT0_M_imag_address0(bitreverse_U0_data_OUT0_M_imag_address0),
    .data_OUT0_M_imag_ce0(bitreverse_U0_data_OUT0_M_imag_ce0),
    .data_OUT0_M_imag_we0(bitreverse_U0_data_OUT0_M_imag_we0),
    .data_OUT0_M_imag_d0(bitreverse_U0_data_OUT0_M_imag_d0)
);

FFT053 FFT053_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT053_U0_ap_start),
    .ap_done(FFT053_U0_ap_done),
    .ap_continue(FFT053_U0_ap_continue),
    .ap_idle(FFT053_U0_ap_idle),
    .ap_ready(FFT053_U0_ap_ready),
    .data_IN_M_real_address0(FFT053_U0_data_IN_M_real_address0),
    .data_IN_M_real_ce0(FFT053_U0_data_IN_M_real_ce0),
    .data_IN_M_real_q0(data_OUT0_M_real_t_q0),
    .data_IN_M_real_address1(FFT053_U0_data_IN_M_real_address1),
    .data_IN_M_real_ce1(FFT053_U0_data_IN_M_real_ce1),
    .data_IN_M_real_q1(data_OUT0_M_real_t_q1),
    .data_IN_M_imag_address0(FFT053_U0_data_IN_M_imag_address0),
    .data_IN_M_imag_ce0(FFT053_U0_data_IN_M_imag_ce0),
    .data_IN_M_imag_q0(data_OUT0_M_imag_t_q0),
    .data_IN_M_imag_address1(FFT053_U0_data_IN_M_imag_address1),
    .data_IN_M_imag_ce1(FFT053_U0_data_IN_M_imag_ce1),
    .data_IN_M_imag_q1(data_OUT0_M_imag_t_q1),
    .data_OUT1_M_imag_address0(FFT053_U0_data_OUT1_M_imag_address0),
    .data_OUT1_M_imag_ce0(FFT053_U0_data_OUT1_M_imag_ce0),
    .data_OUT1_M_imag_we0(FFT053_U0_data_OUT1_M_imag_we0),
    .data_OUT1_M_imag_d0(FFT053_U0_data_OUT1_M_imag_d0),
    .data_OUT1_M_imag_address1(FFT053_U0_data_OUT1_M_imag_address1),
    .data_OUT1_M_imag_ce1(FFT053_U0_data_OUT1_M_imag_ce1),
    .data_OUT1_M_imag_we1(FFT053_U0_data_OUT1_M_imag_we1),
    .data_OUT1_M_imag_d1(FFT053_U0_data_OUT1_M_imag_d1),
    .data_OUT1_M_real_address0(FFT053_U0_data_OUT1_M_real_address0),
    .data_OUT1_M_real_ce0(FFT053_U0_data_OUT1_M_real_ce0),
    .data_OUT1_M_real_we0(FFT053_U0_data_OUT1_M_real_we0),
    .data_OUT1_M_real_d0(FFT053_U0_data_OUT1_M_real_d0),
    .data_OUT1_M_real_address1(FFT053_U0_data_OUT1_M_real_address1),
    .data_OUT1_M_real_ce1(FFT053_U0_data_OUT1_M_real_ce1),
    .data_OUT1_M_real_we1(FFT053_U0_data_OUT1_M_real_we1),
    .data_OUT1_M_real_d1(FFT053_U0_data_OUT1_M_real_d1)
);

FFT054 FFT054_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT054_U0_ap_start),
    .ap_done(FFT054_U0_ap_done),
    .ap_continue(FFT054_U0_ap_continue),
    .ap_idle(FFT054_U0_ap_idle),
    .ap_ready(FFT054_U0_ap_ready),
    .data_OUT2_M_imag_address0(FFT054_U0_data_OUT2_M_imag_address0),
    .data_OUT2_M_imag_ce0(FFT054_U0_data_OUT2_M_imag_ce0),
    .data_OUT2_M_imag_we0(FFT054_U0_data_OUT2_M_imag_we0),
    .data_OUT2_M_imag_d0(FFT054_U0_data_OUT2_M_imag_d0),
    .data_OUT2_M_imag_address1(FFT054_U0_data_OUT2_M_imag_address1),
    .data_OUT2_M_imag_ce1(FFT054_U0_data_OUT2_M_imag_ce1),
    .data_OUT2_M_imag_we1(FFT054_U0_data_OUT2_M_imag_we1),
    .data_OUT2_M_imag_d1(FFT054_U0_data_OUT2_M_imag_d1),
    .data_OUT2_M_real_address0(FFT054_U0_data_OUT2_M_real_address0),
    .data_OUT2_M_real_ce0(FFT054_U0_data_OUT2_M_real_ce0),
    .data_OUT2_M_real_we0(FFT054_U0_data_OUT2_M_real_we0),
    .data_OUT2_M_real_d0(FFT054_U0_data_OUT2_M_real_d0),
    .data_OUT2_M_real_address1(FFT054_U0_data_OUT2_M_real_address1),
    .data_OUT2_M_real_ce1(FFT054_U0_data_OUT2_M_real_ce1),
    .data_OUT2_M_real_we1(FFT054_U0_data_OUT2_M_real_we1),
    .data_OUT2_M_real_d1(FFT054_U0_data_OUT2_M_real_d1),
    .data_OUT1_M_real_address0(FFT054_U0_data_OUT1_M_real_address0),
    .data_OUT1_M_real_ce0(FFT054_U0_data_OUT1_M_real_ce0),
    .data_OUT1_M_real_q0(data_OUT1_M_real_t_q0),
    .data_OUT1_M_real_address1(FFT054_U0_data_OUT1_M_real_address1),
    .data_OUT1_M_real_ce1(FFT054_U0_data_OUT1_M_real_ce1),
    .data_OUT1_M_real_q1(data_OUT1_M_real_t_q1),
    .data_OUT1_M_imag_address0(FFT054_U0_data_OUT1_M_imag_address0),
    .data_OUT1_M_imag_ce0(FFT054_U0_data_OUT1_M_imag_ce0),
    .data_OUT1_M_imag_q0(data_OUT1_M_imag_t_q0),
    .data_OUT1_M_imag_address1(FFT054_U0_data_OUT1_M_imag_address1),
    .data_OUT1_M_imag_ce1(FFT054_U0_data_OUT1_M_imag_ce1),
    .data_OUT1_M_imag_q1(data_OUT1_M_imag_t_q1)
);

FFT055 FFT055_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT055_U0_ap_start),
    .ap_done(FFT055_U0_ap_done),
    .ap_continue(FFT055_U0_ap_continue),
    .ap_idle(FFT055_U0_ap_idle),
    .ap_ready(FFT055_U0_ap_ready),
    .data_OUT3_M_imag_address0(FFT055_U0_data_OUT3_M_imag_address0),
    .data_OUT3_M_imag_ce0(FFT055_U0_data_OUT3_M_imag_ce0),
    .data_OUT3_M_imag_we0(FFT055_U0_data_OUT3_M_imag_we0),
    .data_OUT3_M_imag_d0(FFT055_U0_data_OUT3_M_imag_d0),
    .data_OUT3_M_imag_address1(FFT055_U0_data_OUT3_M_imag_address1),
    .data_OUT3_M_imag_ce1(FFT055_U0_data_OUT3_M_imag_ce1),
    .data_OUT3_M_imag_we1(FFT055_U0_data_OUT3_M_imag_we1),
    .data_OUT3_M_imag_d1(FFT055_U0_data_OUT3_M_imag_d1),
    .data_OUT3_M_real_address0(FFT055_U0_data_OUT3_M_real_address0),
    .data_OUT3_M_real_ce0(FFT055_U0_data_OUT3_M_real_ce0),
    .data_OUT3_M_real_we0(FFT055_U0_data_OUT3_M_real_we0),
    .data_OUT3_M_real_d0(FFT055_U0_data_OUT3_M_real_d0),
    .data_OUT3_M_real_address1(FFT055_U0_data_OUT3_M_real_address1),
    .data_OUT3_M_real_ce1(FFT055_U0_data_OUT3_M_real_ce1),
    .data_OUT3_M_real_we1(FFT055_U0_data_OUT3_M_real_we1),
    .data_OUT3_M_real_d1(FFT055_U0_data_OUT3_M_real_d1),
    .data_OUT2_M_real_address0(FFT055_U0_data_OUT2_M_real_address0),
    .data_OUT2_M_real_ce0(FFT055_U0_data_OUT2_M_real_ce0),
    .data_OUT2_M_real_q0(data_OUT2_M_real_t_q0),
    .data_OUT2_M_real_address1(FFT055_U0_data_OUT2_M_real_address1),
    .data_OUT2_M_real_ce1(FFT055_U0_data_OUT2_M_real_ce1),
    .data_OUT2_M_real_q1(data_OUT2_M_real_t_q1),
    .data_OUT2_M_imag_address0(FFT055_U0_data_OUT2_M_imag_address0),
    .data_OUT2_M_imag_ce0(FFT055_U0_data_OUT2_M_imag_ce0),
    .data_OUT2_M_imag_q0(data_OUT2_M_imag_t_q0),
    .data_OUT2_M_imag_address1(FFT055_U0_data_OUT2_M_imag_address1),
    .data_OUT2_M_imag_ce1(FFT055_U0_data_OUT2_M_imag_ce1),
    .data_OUT2_M_imag_q1(data_OUT2_M_imag_t_q1)
);

FFT056 FFT056_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT056_U0_ap_start),
    .ap_done(FFT056_U0_ap_done),
    .ap_continue(FFT056_U0_ap_continue),
    .ap_idle(FFT056_U0_ap_idle),
    .ap_ready(FFT056_U0_ap_ready),
    .data_OUT4_M_imag_address0(FFT056_U0_data_OUT4_M_imag_address0),
    .data_OUT4_M_imag_ce0(FFT056_U0_data_OUT4_M_imag_ce0),
    .data_OUT4_M_imag_we0(FFT056_U0_data_OUT4_M_imag_we0),
    .data_OUT4_M_imag_d0(FFT056_U0_data_OUT4_M_imag_d0),
    .data_OUT4_M_imag_address1(FFT056_U0_data_OUT4_M_imag_address1),
    .data_OUT4_M_imag_ce1(FFT056_U0_data_OUT4_M_imag_ce1),
    .data_OUT4_M_imag_we1(FFT056_U0_data_OUT4_M_imag_we1),
    .data_OUT4_M_imag_d1(FFT056_U0_data_OUT4_M_imag_d1),
    .data_OUT4_M_real_address0(FFT056_U0_data_OUT4_M_real_address0),
    .data_OUT4_M_real_ce0(FFT056_U0_data_OUT4_M_real_ce0),
    .data_OUT4_M_real_we0(FFT056_U0_data_OUT4_M_real_we0),
    .data_OUT4_M_real_d0(FFT056_U0_data_OUT4_M_real_d0),
    .data_OUT4_M_real_address1(FFT056_U0_data_OUT4_M_real_address1),
    .data_OUT4_M_real_ce1(FFT056_U0_data_OUT4_M_real_ce1),
    .data_OUT4_M_real_we1(FFT056_U0_data_OUT4_M_real_we1),
    .data_OUT4_M_real_d1(FFT056_U0_data_OUT4_M_real_d1),
    .data_OUT3_M_real_address0(FFT056_U0_data_OUT3_M_real_address0),
    .data_OUT3_M_real_ce0(FFT056_U0_data_OUT3_M_real_ce0),
    .data_OUT3_M_real_q0(data_OUT3_M_real_t_q0),
    .data_OUT3_M_real_address1(FFT056_U0_data_OUT3_M_real_address1),
    .data_OUT3_M_real_ce1(FFT056_U0_data_OUT3_M_real_ce1),
    .data_OUT3_M_real_q1(data_OUT3_M_real_t_q1),
    .data_OUT3_M_imag_address0(FFT056_U0_data_OUT3_M_imag_address0),
    .data_OUT3_M_imag_ce0(FFT056_U0_data_OUT3_M_imag_ce0),
    .data_OUT3_M_imag_q0(data_OUT3_M_imag_t_q0),
    .data_OUT3_M_imag_address1(FFT056_U0_data_OUT3_M_imag_address1),
    .data_OUT3_M_imag_ce1(FFT056_U0_data_OUT3_M_imag_ce1),
    .data_OUT3_M_imag_q1(data_OUT3_M_imag_t_q1)
);

FFT057 FFT057_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT057_U0_ap_start),
    .ap_done(FFT057_U0_ap_done),
    .ap_continue(FFT057_U0_ap_continue),
    .ap_idle(FFT057_U0_ap_idle),
    .ap_ready(FFT057_U0_ap_ready),
    .data_OUT4_M_real_address0(FFT057_U0_data_OUT4_M_real_address0),
    .data_OUT4_M_real_ce0(FFT057_U0_data_OUT4_M_real_ce0),
    .data_OUT4_M_real_q0(data_OUT4_M_real_t_q0),
    .data_OUT4_M_real_address1(FFT057_U0_data_OUT4_M_real_address1),
    .data_OUT4_M_real_ce1(FFT057_U0_data_OUT4_M_real_ce1),
    .data_OUT4_M_real_q1(data_OUT4_M_real_t_q1),
    .data_OUT4_M_imag_address0(FFT057_U0_data_OUT4_M_imag_address0),
    .data_OUT4_M_imag_ce0(FFT057_U0_data_OUT4_M_imag_ce0),
    .data_OUT4_M_imag_q0(data_OUT4_M_imag_t_q0),
    .data_OUT4_M_imag_address1(FFT057_U0_data_OUT4_M_imag_address1),
    .data_OUT4_M_imag_ce1(FFT057_U0_data_OUT4_M_imag_ce1),
    .data_OUT4_M_imag_q1(data_OUT4_M_imag_t_q1),
    .xout_M_real_address0(FFT057_U0_xout_M_real_address0),
    .xout_M_real_ce0(FFT057_U0_xout_M_real_ce0),
    .xout_M_real_we0(FFT057_U0_xout_M_real_we0),
    .xout_M_real_d0(FFT057_U0_xout_M_real_d0),
    .xout_M_real_address1(FFT057_U0_xout_M_real_address1),
    .xout_M_real_ce1(FFT057_U0_xout_M_real_ce1),
    .xout_M_real_we1(FFT057_U0_xout_M_real_we1),
    .xout_M_real_d1(FFT057_U0_xout_M_real_d1),
    .xout_M_imag_address0(FFT057_U0_xout_M_imag_address0),
    .xout_M_imag_ce0(FFT057_U0_xout_M_imag_ce0),
    .xout_M_imag_we0(FFT057_U0_xout_M_imag_we0),
    .xout_M_imag_d0(FFT057_U0_xout_M_imag_d0),
    .xout_M_imag_address1(FFT057_U0_xout_M_imag_address1),
    .xout_M_imag_ce1(FFT057_U0_xout_M_imag_ce1),
    .xout_M_imag_we1(FFT057_U0_xout_M_imag_we1),
    .xout_M_imag_d1(FFT057_U0_xout_M_imag_d1)
);

Block_codeRepl11320_s Block_codeRepl11320_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_codeRepl11320_U0_ap_start),
    .ap_done(Block_codeRepl11320_U0_ap_done),
    .ap_continue(Block_codeRepl11320_U0_ap_continue),
    .ap_idle(Block_codeRepl11320_U0_ap_idle),
    .ap_ready(Block_codeRepl11320_U0_ap_ready),
    .data_OUT_M_real_address0(Block_codeRepl11320_U0_data_OUT_M_real_address0),
    .data_OUT_M_real_ce0(Block_codeRepl11320_U0_data_OUT_M_real_ce0),
    .data_OUT_M_real_we0(Block_codeRepl11320_U0_data_OUT_M_real_we0),
    .data_OUT_M_real_d0(Block_codeRepl11320_U0_data_OUT_M_real_d0),
    .data_OUT_M_imag_address0(Block_codeRepl11320_U0_data_OUT_M_imag_address0),
    .data_OUT_M_imag_ce0(Block_codeRepl11320_U0_data_OUT_M_imag_ce0),
    .data_OUT_M_imag_we0(Block_codeRepl11320_U0_data_OUT_M_imag_we0),
    .data_OUT_M_imag_d0(Block_codeRepl11320_U0_data_OUT_M_imag_d0),
    .xout_M_imag_address0(Block_codeRepl11320_U0_xout_M_imag_address0),
    .xout_M_imag_ce0(Block_codeRepl11320_U0_xout_M_imag_ce0),
    .xout_M_imag_q0(xout_M_imag_t_q0),
    .xout_M_real_address0(Block_codeRepl11320_U0_xout_M_real_address0),
    .xout_M_real_ce0(Block_codeRepl11320_U0_xout_M_real_ce0),
    .xout_M_real_q0(xout_M_real_t_q0)
);

FFT_xin_M_imag #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xin_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_codeRepl113_pr_U0_xin_M_imag_address0),
    .i_ce0(Block_codeRepl113_pr_U0_xin_M_imag_ce0),
    .i_we0(Block_codeRepl113_pr_U0_xin_M_imag_we0),
    .i_d0(Block_codeRepl113_pr_U0_xin_M_imag_d0),
    .i_q0(xin_M_imag_i_q0),
    .t_address0(bitreverse_U0_xin_M_imag_address0),
    .t_ce0(bitreverse_U0_xin_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(xin_M_imag_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xin_M_imag_i_full_n),
    .i_write(ap_channel_done_xin_M_imag),
    .t_empty_n(xin_M_imag_t_empty_n),
    .t_read(bitreverse_U0_ap_ready)
);

FFT_xin_M_imag #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xin_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_codeRepl113_pr_U0_xin_M_real_address0),
    .i_ce0(Block_codeRepl113_pr_U0_xin_M_real_ce0),
    .i_we0(Block_codeRepl113_pr_U0_xin_M_real_we0),
    .i_d0(Block_codeRepl113_pr_U0_xin_M_real_d0),
    .i_q0(xin_M_real_i_q0),
    .t_address0(bitreverse_U0_xin_M_real_address0),
    .t_ce0(bitreverse_U0_xin_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(xin_M_real_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xin_M_real_i_full_n),
    .i_write(ap_channel_done_xin_M_real),
    .t_empty_n(xin_M_real_t_empty_n),
    .t_read(bitreverse_U0_ap_ready)
);

FFT_data_OUT0_M_reOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT0_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(bitreverse_U0_data_OUT0_M_real_address0),
    .i_ce0(bitreverse_U0_data_OUT0_M_real_ce0),
    .i_we0(bitreverse_U0_data_OUT0_M_real_we0),
    .i_d0(bitreverse_U0_data_OUT0_M_real_d0),
    .i_q0(data_OUT0_M_real_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(data_OUT0_M_real_i_q1),
    .t_address0(FFT053_U0_data_IN_M_real_address0),
    .t_ce0(FFT053_U0_data_IN_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT0_M_real_t_q0),
    .t_address1(FFT053_U0_data_IN_M_real_address1),
    .t_ce1(FFT053_U0_data_IN_M_real_ce1),
    .t_q1(data_OUT0_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT0_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT0_M_real),
    .t_empty_n(data_OUT0_M_real_t_empty_n),
    .t_read(FFT053_U0_ap_ready)
);

FFT_data_OUT0_M_reOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT0_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(bitreverse_U0_data_OUT0_M_imag_address0),
    .i_ce0(bitreverse_U0_data_OUT0_M_imag_ce0),
    .i_we0(bitreverse_U0_data_OUT0_M_imag_we0),
    .i_d0(bitreverse_U0_data_OUT0_M_imag_d0),
    .i_q0(data_OUT0_M_imag_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(data_OUT0_M_imag_i_q1),
    .t_address0(FFT053_U0_data_IN_M_imag_address0),
    .t_ce0(FFT053_U0_data_IN_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT0_M_imag_t_q0),
    .t_address1(FFT053_U0_data_IN_M_imag_address1),
    .t_ce1(FFT053_U0_data_IN_M_imag_ce1),
    .t_q1(data_OUT0_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT0_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT0_M_imag),
    .t_empty_n(data_OUT0_M_imag_t_empty_n),
    .t_read(FFT053_U0_ap_ready)
);

FFT_data_OUT1_M_ig8j #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT1_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT053_U0_data_OUT1_M_imag_address0),
    .i_ce0(FFT053_U0_data_OUT1_M_imag_ce0),
    .i_we0(FFT053_U0_data_OUT1_M_imag_we0),
    .i_d0(FFT053_U0_data_OUT1_M_imag_d0),
    .i_q0(data_OUT1_M_imag_i_q0),
    .i_address1(FFT053_U0_data_OUT1_M_imag_address1),
    .i_ce1(FFT053_U0_data_OUT1_M_imag_ce1),
    .i_we1(FFT053_U0_data_OUT1_M_imag_we1),
    .i_d1(FFT053_U0_data_OUT1_M_imag_d1),
    .i_q1(data_OUT1_M_imag_i_q1),
    .t_address0(FFT054_U0_data_OUT1_M_imag_address0),
    .t_ce0(FFT054_U0_data_OUT1_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT1_M_imag_t_q0),
    .t_address1(FFT054_U0_data_OUT1_M_imag_address1),
    .t_ce1(FFT054_U0_data_OUT1_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT1_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT1_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT1_M_imag),
    .t_empty_n(data_OUT1_M_imag_t_empty_n),
    .t_read(FFT054_U0_ap_ready)
);

FFT_data_OUT1_M_ig8j #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT1_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT053_U0_data_OUT1_M_real_address0),
    .i_ce0(FFT053_U0_data_OUT1_M_real_ce0),
    .i_we0(FFT053_U0_data_OUT1_M_real_we0),
    .i_d0(FFT053_U0_data_OUT1_M_real_d0),
    .i_q0(data_OUT1_M_real_i_q0),
    .i_address1(FFT053_U0_data_OUT1_M_real_address1),
    .i_ce1(FFT053_U0_data_OUT1_M_real_ce1),
    .i_we1(FFT053_U0_data_OUT1_M_real_we1),
    .i_d1(FFT053_U0_data_OUT1_M_real_d1),
    .i_q1(data_OUT1_M_real_i_q1),
    .t_address0(FFT054_U0_data_OUT1_M_real_address0),
    .t_ce0(FFT054_U0_data_OUT1_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT1_M_real_t_q0),
    .t_address1(FFT054_U0_data_OUT1_M_real_address1),
    .t_ce1(FFT054_U0_data_OUT1_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT1_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT1_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT1_M_real),
    .t_empty_n(data_OUT1_M_real_t_empty_n),
    .t_read(FFT054_U0_ap_ready)
);

FFT_data_OUT1_M_ig8j #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT2_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT054_U0_data_OUT2_M_imag_address0),
    .i_ce0(FFT054_U0_data_OUT2_M_imag_ce0),
    .i_we0(FFT054_U0_data_OUT2_M_imag_we0),
    .i_d0(FFT054_U0_data_OUT2_M_imag_d0),
    .i_q0(data_OUT2_M_imag_i_q0),
    .i_address1(FFT054_U0_data_OUT2_M_imag_address1),
    .i_ce1(FFT054_U0_data_OUT2_M_imag_ce1),
    .i_we1(FFT054_U0_data_OUT2_M_imag_we1),
    .i_d1(FFT054_U0_data_OUT2_M_imag_d1),
    .i_q1(data_OUT2_M_imag_i_q1),
    .t_address0(FFT055_U0_data_OUT2_M_imag_address0),
    .t_ce0(FFT055_U0_data_OUT2_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT2_M_imag_t_q0),
    .t_address1(FFT055_U0_data_OUT2_M_imag_address1),
    .t_ce1(FFT055_U0_data_OUT2_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT2_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT2_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT2_M_imag),
    .t_empty_n(data_OUT2_M_imag_t_empty_n),
    .t_read(FFT055_U0_ap_ready)
);

FFT_data_OUT1_M_ig8j #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT2_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT054_U0_data_OUT2_M_real_address0),
    .i_ce0(FFT054_U0_data_OUT2_M_real_ce0),
    .i_we0(FFT054_U0_data_OUT2_M_real_we0),
    .i_d0(FFT054_U0_data_OUT2_M_real_d0),
    .i_q0(data_OUT2_M_real_i_q0),
    .i_address1(FFT054_U0_data_OUT2_M_real_address1),
    .i_ce1(FFT054_U0_data_OUT2_M_real_ce1),
    .i_we1(FFT054_U0_data_OUT2_M_real_we1),
    .i_d1(FFT054_U0_data_OUT2_M_real_d1),
    .i_q1(data_OUT2_M_real_i_q1),
    .t_address0(FFT055_U0_data_OUT2_M_real_address0),
    .t_ce0(FFT055_U0_data_OUT2_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT2_M_real_t_q0),
    .t_address1(FFT055_U0_data_OUT2_M_real_address1),
    .t_ce1(FFT055_U0_data_OUT2_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT2_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT2_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT2_M_real),
    .t_empty_n(data_OUT2_M_real_t_empty_n),
    .t_read(FFT055_U0_ap_ready)
);

FFT_data_OUT1_M_ig8j #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT3_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT055_U0_data_OUT3_M_imag_address0),
    .i_ce0(FFT055_U0_data_OUT3_M_imag_ce0),
    .i_we0(FFT055_U0_data_OUT3_M_imag_we0),
    .i_d0(FFT055_U0_data_OUT3_M_imag_d0),
    .i_q0(data_OUT3_M_imag_i_q0),
    .i_address1(FFT055_U0_data_OUT3_M_imag_address1),
    .i_ce1(FFT055_U0_data_OUT3_M_imag_ce1),
    .i_we1(FFT055_U0_data_OUT3_M_imag_we1),
    .i_d1(FFT055_U0_data_OUT3_M_imag_d1),
    .i_q1(data_OUT3_M_imag_i_q1),
    .t_address0(FFT056_U0_data_OUT3_M_imag_address0),
    .t_ce0(FFT056_U0_data_OUT3_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT3_M_imag_t_q0),
    .t_address1(FFT056_U0_data_OUT3_M_imag_address1),
    .t_ce1(FFT056_U0_data_OUT3_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT3_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT3_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT3_M_imag),
    .t_empty_n(data_OUT3_M_imag_t_empty_n),
    .t_read(FFT056_U0_ap_ready)
);

FFT_data_OUT1_M_ig8j #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT3_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT055_U0_data_OUT3_M_real_address0),
    .i_ce0(FFT055_U0_data_OUT3_M_real_ce0),
    .i_we0(FFT055_U0_data_OUT3_M_real_we0),
    .i_d0(FFT055_U0_data_OUT3_M_real_d0),
    .i_q0(data_OUT3_M_real_i_q0),
    .i_address1(FFT055_U0_data_OUT3_M_real_address1),
    .i_ce1(FFT055_U0_data_OUT3_M_real_ce1),
    .i_we1(FFT055_U0_data_OUT3_M_real_we1),
    .i_d1(FFT055_U0_data_OUT3_M_real_d1),
    .i_q1(data_OUT3_M_real_i_q1),
    .t_address0(FFT056_U0_data_OUT3_M_real_address0),
    .t_ce0(FFT056_U0_data_OUT3_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT3_M_real_t_q0),
    .t_address1(FFT056_U0_data_OUT3_M_real_address1),
    .t_ce1(FFT056_U0_data_OUT3_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT3_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT3_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT3_M_real),
    .t_empty_n(data_OUT3_M_real_t_empty_n),
    .t_read(FFT056_U0_ap_ready)
);

FFT_data_OUT1_M_ig8j #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT4_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT056_U0_data_OUT4_M_imag_address0),
    .i_ce0(FFT056_U0_data_OUT4_M_imag_ce0),
    .i_we0(FFT056_U0_data_OUT4_M_imag_we0),
    .i_d0(FFT056_U0_data_OUT4_M_imag_d0),
    .i_q0(data_OUT4_M_imag_i_q0),
    .i_address1(FFT056_U0_data_OUT4_M_imag_address1),
    .i_ce1(FFT056_U0_data_OUT4_M_imag_ce1),
    .i_we1(FFT056_U0_data_OUT4_M_imag_we1),
    .i_d1(FFT056_U0_data_OUT4_M_imag_d1),
    .i_q1(data_OUT4_M_imag_i_q1),
    .t_address0(FFT057_U0_data_OUT4_M_imag_address0),
    .t_ce0(FFT057_U0_data_OUT4_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT4_M_imag_t_q0),
    .t_address1(FFT057_U0_data_OUT4_M_imag_address1),
    .t_ce1(FFT057_U0_data_OUT4_M_imag_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT4_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT4_M_imag_i_full_n),
    .i_write(ap_channel_done_data_OUT4_M_imag),
    .t_empty_n(data_OUT4_M_imag_t_empty_n),
    .t_read(FFT057_U0_ap_ready)
);

FFT_data_OUT1_M_ig8j #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_OUT4_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT056_U0_data_OUT4_M_real_address0),
    .i_ce0(FFT056_U0_data_OUT4_M_real_ce0),
    .i_we0(FFT056_U0_data_OUT4_M_real_we0),
    .i_d0(FFT056_U0_data_OUT4_M_real_d0),
    .i_q0(data_OUT4_M_real_i_q0),
    .i_address1(FFT056_U0_data_OUT4_M_real_address1),
    .i_ce1(FFT056_U0_data_OUT4_M_real_ce1),
    .i_we1(FFT056_U0_data_OUT4_M_real_we1),
    .i_d1(FFT056_U0_data_OUT4_M_real_d1),
    .i_q1(data_OUT4_M_real_i_q1),
    .t_address0(FFT057_U0_data_OUT4_M_real_address0),
    .t_ce0(FFT057_U0_data_OUT4_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(data_OUT4_M_real_t_q0),
    .t_address1(FFT057_U0_data_OUT4_M_real_address1),
    .t_ce1(FFT057_U0_data_OUT4_M_real_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(data_OUT4_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(data_OUT4_M_real_i_full_n),
    .i_write(ap_channel_done_data_OUT4_M_real),
    .t_empty_n(data_OUT4_M_real_t_empty_n),
    .t_read(FFT057_U0_ap_ready)
);

FFT_xout_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xout_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT057_U0_xout_M_real_address0),
    .i_ce0(FFT057_U0_xout_M_real_ce0),
    .i_we0(FFT057_U0_xout_M_real_we0),
    .i_d0(FFT057_U0_xout_M_real_d0),
    .i_q0(xout_M_real_i_q0),
    .i_address1(FFT057_U0_xout_M_real_address1),
    .i_ce1(FFT057_U0_xout_M_real_ce1),
    .i_we1(FFT057_U0_xout_M_real_we1),
    .i_d1(FFT057_U0_xout_M_real_d1),
    .t_address0(Block_codeRepl11320_U0_xout_M_real_address0),
    .t_ce0(Block_codeRepl11320_U0_xout_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(xout_M_real_t_q0),
    .t_address1(5'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xout_M_real_i_full_n),
    .i_write(ap_channel_done_xout_M_real),
    .t_empty_n(xout_M_real_t_empty_n),
    .t_read(Block_codeRepl11320_U0_ap_ready)
);

FFT_xout_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xout_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(FFT057_U0_xout_M_imag_address0),
    .i_ce0(FFT057_U0_xout_M_imag_ce0),
    .i_we0(FFT057_U0_xout_M_imag_we0),
    .i_d0(FFT057_U0_xout_M_imag_d0),
    .i_q0(xout_M_imag_i_q0),
    .i_address1(FFT057_U0_xout_M_imag_address1),
    .i_ce1(FFT057_U0_xout_M_imag_ce1),
    .i_we1(FFT057_U0_xout_M_imag_we1),
    .i_d1(FFT057_U0_xout_M_imag_d1),
    .t_address0(Block_codeRepl11320_U0_xout_M_imag_address0),
    .t_ce0(Block_codeRepl11320_U0_xout_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(xout_M_imag_t_q0),
    .t_address1(5'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xout_M_imag_i_full_n),
    .i_write(ap_channel_done_xout_M_imag),
    .t_empty_n(xout_M_imag_t_empty_n),
    .t_read(Block_codeRepl11320_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT0_M_imag <= 1'b0;
    end else begin
        if (((bitreverse_U0_ap_done & bitreverse_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT0_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT0_M_imag <= ap_sync_channel_write_data_OUT0_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT0_M_real <= 1'b0;
    end else begin
        if (((bitreverse_U0_ap_done & bitreverse_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT0_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT0_M_real <= ap_sync_channel_write_data_OUT0_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT1_M_imag <= 1'b0;
    end else begin
        if (((FFT053_U0_ap_done & FFT053_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT1_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT1_M_imag <= ap_sync_channel_write_data_OUT1_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT1_M_real <= 1'b0;
    end else begin
        if (((FFT053_U0_ap_done & FFT053_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT1_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT1_M_real <= ap_sync_channel_write_data_OUT1_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT2_M_imag <= 1'b0;
    end else begin
        if (((FFT054_U0_ap_done & FFT054_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT2_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT2_M_imag <= ap_sync_channel_write_data_OUT2_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT2_M_real <= 1'b0;
    end else begin
        if (((FFT054_U0_ap_done & FFT054_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT2_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT2_M_real <= ap_sync_channel_write_data_OUT2_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT3_M_imag <= 1'b0;
    end else begin
        if (((FFT055_U0_ap_done & FFT055_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT3_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT3_M_imag <= ap_sync_channel_write_data_OUT3_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT3_M_real <= 1'b0;
    end else begin
        if (((FFT055_U0_ap_done & FFT055_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT3_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT3_M_real <= ap_sync_channel_write_data_OUT3_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT4_M_imag <= 1'b0;
    end else begin
        if (((FFT056_U0_ap_done & FFT056_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT4_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT4_M_imag <= ap_sync_channel_write_data_OUT4_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_data_OUT4_M_real <= 1'b0;
    end else begin
        if (((FFT056_U0_ap_done & FFT056_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_data_OUT4_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_data_OUT4_M_real <= ap_sync_channel_write_data_OUT4_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_xin_M_imag <= 1'b0;
    end else begin
        if (((Block_codeRepl113_pr_U0_ap_done & Block_codeRepl113_pr_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_xin_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_xin_M_imag <= ap_sync_channel_write_xin_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_xin_M_real <= 1'b0;
    end else begin
        if (((Block_codeRepl113_pr_U0_ap_done & Block_codeRepl113_pr_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_xin_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_xin_M_real <= ap_sync_channel_write_xin_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_xout_M_imag <= 1'b0;
    end else begin
        if (((FFT057_U0_ap_done & FFT057_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_xout_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_xout_M_imag <= ap_sync_channel_write_xout_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_xout_M_real <= 1'b0;
    end else begin
        if (((FFT057_U0_ap_done & FFT057_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_xout_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_xout_M_real <= ap_sync_channel_write_xout_M_real;
        end
    end
end

assign Block_codeRepl11320_U0_ap_continue = 1'b1;

assign Block_codeRepl11320_U0_ap_start = (xout_M_real_t_empty_n & xout_M_imag_t_empty_n);

assign Block_codeRepl11320_U0_start_full_n = 1'b1;

assign Block_codeRepl11320_U0_start_write = 1'b0;

assign Block_codeRepl113_pr_U0_ap_continue = (ap_sync_channel_write_xin_M_real & ap_sync_channel_write_xin_M_imag);

assign Block_codeRepl113_pr_U0_ap_start = ap_start;

assign Block_codeRepl113_pr_U0_start_full_n = 1'b1;

assign Block_codeRepl113_pr_U0_start_write = 1'b0;

assign Block_codeRepl113_pr_U0_xin_M_imag_full_n = xin_M_imag_i_full_n;

assign Block_codeRepl113_pr_U0_xin_M_real_full_n = xin_M_real_i_full_n;

assign FFT053_U0_ap_continue = (ap_sync_channel_write_data_OUT1_M_real & ap_sync_channel_write_data_OUT1_M_imag);

assign FFT053_U0_ap_start = (data_OUT0_M_real_t_empty_n & data_OUT0_M_imag_t_empty_n);

assign FFT053_U0_data_OUT1_M_imag_full_n = data_OUT1_M_imag_i_full_n;

assign FFT053_U0_data_OUT1_M_real_full_n = data_OUT1_M_real_i_full_n;

assign FFT053_U0_start_full_n = 1'b1;

assign FFT053_U0_start_write = 1'b0;

assign FFT054_U0_ap_continue = (ap_sync_channel_write_data_OUT2_M_real & ap_sync_channel_write_data_OUT2_M_imag);

assign FFT054_U0_ap_start = (data_OUT1_M_real_t_empty_n & data_OUT1_M_imag_t_empty_n);

assign FFT054_U0_data_OUT2_M_imag_full_n = data_OUT2_M_imag_i_full_n;

assign FFT054_U0_data_OUT2_M_real_full_n = data_OUT2_M_real_i_full_n;

assign FFT054_U0_start_full_n = 1'b1;

assign FFT054_U0_start_write = 1'b0;

assign FFT055_U0_ap_continue = (ap_sync_channel_write_data_OUT3_M_real & ap_sync_channel_write_data_OUT3_M_imag);

assign FFT055_U0_ap_start = (data_OUT2_M_real_t_empty_n & data_OUT2_M_imag_t_empty_n);

assign FFT055_U0_data_OUT3_M_imag_full_n = data_OUT3_M_imag_i_full_n;

assign FFT055_U0_data_OUT3_M_real_full_n = data_OUT3_M_real_i_full_n;

assign FFT055_U0_start_full_n = 1'b1;

assign FFT055_U0_start_write = 1'b0;

assign FFT056_U0_ap_continue = (ap_sync_channel_write_data_OUT4_M_real & ap_sync_channel_write_data_OUT4_M_imag);

assign FFT056_U0_ap_start = (data_OUT3_M_real_t_empty_n & data_OUT3_M_imag_t_empty_n);

assign FFT056_U0_data_OUT4_M_imag_full_n = data_OUT4_M_imag_i_full_n;

assign FFT056_U0_data_OUT4_M_real_full_n = data_OUT4_M_real_i_full_n;

assign FFT056_U0_start_full_n = 1'b1;

assign FFT056_U0_start_write = 1'b0;

assign FFT057_U0_ap_continue = (ap_sync_channel_write_xout_M_real & ap_sync_channel_write_xout_M_imag);

assign FFT057_U0_ap_start = (data_OUT4_M_real_t_empty_n & data_OUT4_M_imag_t_empty_n);

assign FFT057_U0_start_full_n = 1'b1;

assign FFT057_U0_start_write = 1'b0;

assign FFT057_U0_xout_M_imag_full_n = xout_M_imag_i_full_n;

assign FFT057_U0_xout_M_real_full_n = xout_M_real_i_full_n;

assign ap_channel_done_data_OUT0_M_imag = ((ap_sync_reg_channel_write_data_OUT0_M_imag ^ 1'b1) & bitreverse_U0_ap_done);

assign ap_channel_done_data_OUT0_M_real = ((ap_sync_reg_channel_write_data_OUT0_M_real ^ 1'b1) & bitreverse_U0_ap_done);

assign ap_channel_done_data_OUT1_M_imag = ((ap_sync_reg_channel_write_data_OUT1_M_imag ^ 1'b1) & FFT053_U0_ap_done);

assign ap_channel_done_data_OUT1_M_real = ((ap_sync_reg_channel_write_data_OUT1_M_real ^ 1'b1) & FFT053_U0_ap_done);

assign ap_channel_done_data_OUT2_M_imag = ((ap_sync_reg_channel_write_data_OUT2_M_imag ^ 1'b1) & FFT054_U0_ap_done);

assign ap_channel_done_data_OUT2_M_real = ((ap_sync_reg_channel_write_data_OUT2_M_real ^ 1'b1) & FFT054_U0_ap_done);

assign ap_channel_done_data_OUT3_M_imag = ((ap_sync_reg_channel_write_data_OUT3_M_imag ^ 1'b1) & FFT055_U0_ap_done);

assign ap_channel_done_data_OUT3_M_real = ((ap_sync_reg_channel_write_data_OUT3_M_real ^ 1'b1) & FFT055_U0_ap_done);

assign ap_channel_done_data_OUT4_M_imag = ((ap_sync_reg_channel_write_data_OUT4_M_imag ^ 1'b1) & FFT056_U0_ap_done);

assign ap_channel_done_data_OUT4_M_real = ((ap_sync_reg_channel_write_data_OUT4_M_real ^ 1'b1) & FFT056_U0_ap_done);

assign ap_channel_done_xin_M_imag = ((ap_sync_reg_channel_write_xin_M_imag ^ 1'b1) & Block_codeRepl113_pr_U0_ap_done);

assign ap_channel_done_xin_M_real = ((ap_sync_reg_channel_write_xin_M_real ^ 1'b1) & Block_codeRepl113_pr_U0_ap_done);

assign ap_channel_done_xout_M_imag = ((ap_sync_reg_channel_write_xout_M_imag ^ 1'b1) & FFT057_U0_ap_done);

assign ap_channel_done_xout_M_real = ((ap_sync_reg_channel_write_xout_M_real ^ 1'b1) & FFT057_U0_ap_done);

assign ap_done = Block_codeRepl11320_U0_ap_done;

assign ap_idle = ((xout_M_imag_t_empty_n ^ 1'b1) & (xout_M_real_t_empty_n ^ 1'b1) & (data_OUT4_M_real_t_empty_n ^ 1'b1) & (data_OUT4_M_imag_t_empty_n ^ 1'b1) & (data_OUT3_M_real_t_empty_n ^ 1'b1) & (data_OUT3_M_imag_t_empty_n ^ 1'b1) & (data_OUT2_M_real_t_empty_n ^ 1'b1) & (data_OUT2_M_imag_t_empty_n ^ 1'b1) & (data_OUT1_M_real_t_empty_n ^ 1'b1) & (data_OUT1_M_imag_t_empty_n ^ 1'b1) & (data_OUT0_M_imag_t_empty_n ^ 1'b1) & (data_OUT0_M_real_t_empty_n ^ 1'b1) & (xin_M_real_t_empty_n ^ 1'b1) & (xin_M_imag_t_empty_n ^ 1'b1) & bitreverse_U0_ap_idle & FFT057_U0_ap_idle & FFT056_U0_ap_idle & FFT055_U0_ap_idle & FFT054_U0_ap_idle & FFT053_U0_ap_idle & Block_codeRepl113_pr_U0_ap_idle & Block_codeRepl11320_U0_ap_idle);

assign ap_ready = Block_codeRepl113_pr_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_channel_write_data_OUT0_M_imag = ((bitreverse_U0_data_OUT0_M_imag_full_n & ap_channel_done_data_OUT0_M_imag) | ap_sync_reg_channel_write_data_OUT0_M_imag);

assign ap_sync_channel_write_data_OUT0_M_real = ((bitreverse_U0_data_OUT0_M_real_full_n & ap_channel_done_data_OUT0_M_real) | ap_sync_reg_channel_write_data_OUT0_M_real);

assign ap_sync_channel_write_data_OUT1_M_imag = ((ap_channel_done_data_OUT1_M_imag & FFT053_U0_data_OUT1_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT1_M_imag);

assign ap_sync_channel_write_data_OUT1_M_real = ((ap_channel_done_data_OUT1_M_real & FFT053_U0_data_OUT1_M_real_full_n) | ap_sync_reg_channel_write_data_OUT1_M_real);

assign ap_sync_channel_write_data_OUT2_M_imag = ((ap_channel_done_data_OUT2_M_imag & FFT054_U0_data_OUT2_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT2_M_imag);

assign ap_sync_channel_write_data_OUT2_M_real = ((ap_channel_done_data_OUT2_M_real & FFT054_U0_data_OUT2_M_real_full_n) | ap_sync_reg_channel_write_data_OUT2_M_real);

assign ap_sync_channel_write_data_OUT3_M_imag = ((ap_channel_done_data_OUT3_M_imag & FFT055_U0_data_OUT3_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT3_M_imag);

assign ap_sync_channel_write_data_OUT3_M_real = ((ap_channel_done_data_OUT3_M_real & FFT055_U0_data_OUT3_M_real_full_n) | ap_sync_reg_channel_write_data_OUT3_M_real);

assign ap_sync_channel_write_data_OUT4_M_imag = ((ap_channel_done_data_OUT4_M_imag & FFT056_U0_data_OUT4_M_imag_full_n) | ap_sync_reg_channel_write_data_OUT4_M_imag);

assign ap_sync_channel_write_data_OUT4_M_real = ((ap_channel_done_data_OUT4_M_real & FFT056_U0_data_OUT4_M_real_full_n) | ap_sync_reg_channel_write_data_OUT4_M_real);

assign ap_sync_channel_write_xin_M_imag = ((ap_channel_done_xin_M_imag & Block_codeRepl113_pr_U0_xin_M_imag_full_n) | ap_sync_reg_channel_write_xin_M_imag);

assign ap_sync_channel_write_xin_M_real = ((ap_channel_done_xin_M_real & Block_codeRepl113_pr_U0_xin_M_real_full_n) | ap_sync_reg_channel_write_xin_M_real);

assign ap_sync_channel_write_xout_M_imag = ((ap_channel_done_xout_M_imag & FFT057_U0_xout_M_imag_full_n) | ap_sync_reg_channel_write_xout_M_imag);

assign ap_sync_channel_write_xout_M_real = ((ap_channel_done_xout_M_real & FFT057_U0_xout_M_real_full_n) | ap_sync_reg_channel_write_xout_M_real);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Block_codeRepl11320_U0_ap_done;

assign ap_sync_ready = Block_codeRepl113_pr_U0_ap_ready;

assign bitreverse_U0_ap_continue = (ap_sync_channel_write_data_OUT0_M_real & ap_sync_channel_write_data_OUT0_M_imag);

assign bitreverse_U0_ap_start = (xin_M_real_t_empty_n & xin_M_imag_t_empty_n);

assign bitreverse_U0_data_OUT0_M_imag_full_n = data_OUT0_M_imag_i_full_n;

assign bitreverse_U0_data_OUT0_M_real_full_n = data_OUT0_M_real_i_full_n;

assign bitreverse_U0_start_full_n = 1'b1;

assign bitreverse_U0_start_write = 1'b0;

assign data_OUT0_M_imag_t_d1 = 32'd0;

assign data_OUT0_M_imag_t_we1 = 1'b0;

assign data_OUT0_M_real_t_d1 = 32'd0;

assign data_OUT0_M_real_t_we1 = 1'b0;

endmodule //FFT
