$date
	Sat Sep 05 23:57:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var reg 1 $ a $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module U2 $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var reg 2 ' nextstate [1:0] $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
0&
0%
1$
0#
0"
0!
$end
#1
b1 '
b0 (
1%
#2
0%
#3
b10 '
b1 (
1%
#4
0%
#5
b11 '
b10 (
1%
#6
b1 '
b0 (
0%
1&
#7
b10 '
b1 (
1%
0&
#8
0%
#9
b1 '
b0 (
1%
1&
#10
0%
#11
b11 (
b10 '
1%
0$
0&
#12
0%
#13
b1 '
b10 (
1%
#14
0%
#15
b0 '
b1 (
1%
#16
0%
#17
b11 '
b0 (
1%
1&
#18
0%
0&
#19
b10 '
b11 (
1%
#20
b11 '
b0 (
0%
1&
#21
1%
#22
0%
0&
#23
b10 '
b11 (
1%
#24
0%
