

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2'
================================================================
* Date:           Fri Sep 20 23:14:18 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  2.566 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |       11|       11|  73.337 ns|  73.337 ns|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_1_VITIS_LOOP_149_2  |        9|        9|         2|          1|          1|     9|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     104|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|       8|       2|    -|
|Multiplexer      |        -|     -|       0|      81|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      24|     187|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                           Memory                           |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |convolve2d_horizontal_unsigned_char_unsigned_char_filter_U  |edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_convolve2d_horizontal_udEe  |        0|  8|   2|    0|     9|    8|     1|           72|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                       |                                                                                  |        0|  8|   2|    0|     9|    8|     1|           72|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln147_1_fu_135_p2      |         +|   0|  0|   9|           2|           1|
    |add_ln147_fu_109_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln149_fu_182_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln151_fu_171_p2        |         +|   0|  0|   7|           4|           4|
    |normal_factor_4_fu_238_p2  |         +|   0|  0|  12|           5|           5|
    |empty_fu_161_p2            |         -|   0|  0|   7|           4|           4|
    |neg9_fu_214_p2             |         -|   0|  0|   9|           1|           2|
    |abscond10_fu_220_p2        |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln147_fu_103_p2       |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln149_fu_121_p2       |      icmp|   0|  0|   9|           2|           2|
    |abs11_fu_226_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln131_fu_127_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln147_fu_141_p3     |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 104|          35|          32|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten41_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_r_load                 |   9|          2|    2|          4|
    |c_fu_48                                 |   9|          2|    2|          4|
    |indvar_flatten41_fu_56                  |   9|          2|    4|          8|
    |normal_factor_fu_44                     |   9|          2|    5|         10|
    |r_fu_52                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   23|         46|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_fu_48                  |  2|   0|    2|          0|
    |indvar_flatten41_fu_56   |  4|   0|    4|          0|
    |normal_factor_fu_44      |  5|   0|    5|          0|
    |r_fu_52                  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2|  return value|
|normal_factor_8_out         |  out|    5|      ap_vld|                                    normal_factor_8_out|       pointer|
|normal_factor_8_out_ap_vld  |  out|    1|      ap_vld|                                    normal_factor_8_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%normal_factor = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:132->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 5 'alloca' 'normal_factor' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:130->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:131->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten41"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln131 = store i2 0, i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:131->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 10 'store' 'store_ln131' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln130 = store i2 0, i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:130->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 11 'store' 'store_ln130' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln132 = store i5 0, i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:132->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 12 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i66"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i4 %indvar_flatten41" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 14 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%icmp_ln147 = icmp_eq  i4 %indvar_flatten41_load, i4 9" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 15 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln147 = add i4 %indvar_flatten41_load, i4 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 16 'add' 'add_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.inc5.i69, void %for.end7.i72.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 17 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:149->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 18 'load' 'c_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 19 'load' 'r_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.54ns)   --->   "%icmp_ln149 = icmp_eq  i2 %c_load, i2 3" [../EdgedetectBaseline_host/src/edgedetect.cpp:149->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 20 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.17ns)   --->   "%select_ln131 = select i1 %icmp_ln149, i2 0, i2 %c_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:131->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 21 'select' 'select_ln131' <Predicate = (!icmp_ln147)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%add_ln147_1 = add i2 %r_load, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 22 'add' 'add_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.17ns)   --->   "%select_ln147 = select i1 %icmp_ln149, i2 %add_ln147_1, i2 %r_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 23 'select' 'select_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i2 %select_ln147" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 24 'zext' 'zext_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln147, i2 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 25 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = sub i4 %p_shl, i4 %zext_ln147" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 26 'sub' 'empty' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i2 %select_ln131" [../EdgedetectBaseline_host/src/edgedetect.cpp:149->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 27 'zext' 'zext_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln151 = add i4 %zext_ln149, i4 %empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 28 'add' 'add_ln151' <Predicate = (!icmp_ln147)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i4 %add_ln151" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 29 'zext' 'zext_ln151' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr = getelementptr i8 %convolve2d_horizontal_unsigned_char_unsigned_char_filter, i64 0, i64 %zext_ln151" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 30 'getelementptr' 'convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%convolve2d_horizontal_unsigned_char_unsigned_char_filter_load = load i4 %convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 31 'load' 'convolve2d_horizontal_unsigned_char_unsigned_char_filter_load' <Predicate = (!icmp_ln147)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 9> <ROM>
ST_1 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln149 = add i2 %select_ln131, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:149->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 32 'add' 'add_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln147 = store i4 %add_ln147, i4 %indvar_flatten41" [../EdgedetectBaseline_host/src/edgedetect.cpp:147->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 33 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln131 = store i2 %select_ln147, i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:131->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 34 'store' 'store_ln131' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln130 = store i2 %add_ln149, i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:130->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 35 'store' 'store_ln130' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%normal_factor_load = load i5 %normal_factor"   --->   Operation 50 'load' 'normal_factor_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %normal_factor_8_out, i5 %normal_factor_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%normal_factor_load_2 = load i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 36 'load' 'normal_factor_load_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_147_1_VITIS_LOOP_149_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:130->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 39 'specpipeline' 'specpipeline_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%convolve2d_horizontal_unsigned_char_unsigned_char_filter_load = load i4 %convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 40 'load' 'convolve2d_horizontal_unsigned_char_unsigned_char_filter_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 9> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i8 %convolve2d_horizontal_unsigned_char_unsigned_char_filter_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 41 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_34 = trunc i8 %convolve2d_horizontal_unsigned_char_unsigned_char_filter_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 42 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.54ns)   --->   "%neg9 = sub i2 0, i2 %empty_34" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 43 'sub' 'neg9' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.67ns)   --->   "%abscond10 = icmp_sgt  i3 %trunc_ln151, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 44 'icmp' 'abscond10' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node normal_factor_4)   --->   "%abs11 = select i1 %abscond10, i2 %empty_34, i2 %neg9" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 45 'select' 'abs11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node normal_factor_4)   --->   "%zext_ln151_1 = zext i2 %abs11" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 46 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns) (out node of the LUT)   --->   "%normal_factor_4 = add i5 %zext_ln151_1, i5 %normal_factor_load_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:151->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 47 'add' 'normal_factor_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln132 = store i5 %normal_factor_4, i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:132->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 48 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc.i66" [../EdgedetectBaseline_host/src/edgedetect.cpp:149->../EdgedetectBaseline_host/src/edgedetect.cpp:210]   --->   Operation 49 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ normal_factor_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ convolve2d_horizontal_unsigned_char_unsigned_char_filter]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
normal_factor                                                 (alloca           ) [ 011]
c                                                             (alloca           ) [ 010]
r                                                             (alloca           ) [ 010]
indvar_flatten41                                              (alloca           ) [ 010]
store_ln0                                                     (store            ) [ 000]
store_ln131                                                   (store            ) [ 000]
store_ln130                                                   (store            ) [ 000]
store_ln132                                                   (store            ) [ 000]
br_ln0                                                        (br               ) [ 000]
indvar_flatten41_load                                         (load             ) [ 000]
icmp_ln147                                                    (icmp             ) [ 010]
add_ln147                                                     (add              ) [ 000]
br_ln147                                                      (br               ) [ 000]
c_load                                                        (load             ) [ 000]
r_load                                                        (load             ) [ 000]
icmp_ln149                                                    (icmp             ) [ 000]
select_ln131                                                  (select           ) [ 000]
add_ln147_1                                                   (add              ) [ 000]
select_ln147                                                  (select           ) [ 000]
zext_ln147                                                    (zext             ) [ 000]
p_shl                                                         (bitconcatenate   ) [ 000]
empty                                                         (sub              ) [ 000]
zext_ln149                                                    (zext             ) [ 000]
add_ln151                                                     (add              ) [ 000]
zext_ln151                                                    (zext             ) [ 000]
convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr (getelementptr    ) [ 011]
add_ln149                                                     (add              ) [ 000]
store_ln147                                                   (store            ) [ 000]
store_ln131                                                   (store            ) [ 000]
store_ln130                                                   (store            ) [ 000]
normal_factor_load_2                                          (load             ) [ 000]
specloopname_ln0                                              (specloopname     ) [ 000]
speclooptripcount_ln0                                         (speclooptripcount) [ 000]
specpipeline_ln130                                            (specpipeline     ) [ 000]
convolve2d_horizontal_unsigned_char_unsigned_char_filter_load (load             ) [ 000]
trunc_ln151                                                   (trunc            ) [ 000]
empty_34                                                      (trunc            ) [ 000]
neg9                                                          (sub              ) [ 000]
abscond10                                                     (icmp             ) [ 000]
abs11                                                         (select           ) [ 000]
zext_ln151_1                                                  (zext             ) [ 000]
normal_factor_4                                               (add              ) [ 000]
store_ln132                                                   (store            ) [ 000]
br_ln149                                                      (br               ) [ 000]
normal_factor_load                                            (load             ) [ 000]
write_ln0                                                     (write            ) [ 000]
ret_ln0                                                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="normal_factor_8_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normal_factor_8_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="convolve2d_horizontal_unsigned_char_unsigned_char_filter">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolve2d_horizontal_unsigned_char_unsigned_char_filter"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_147_1_VITIS_LOOP_149_2_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="normal_factor_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="normal_factor/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="c_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten41_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten41/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolve2d_horizontal_unsigned_char_unsigned_char_filter_load/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln131_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="2" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln130_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln132_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="5" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten41_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten41_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln147_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln147_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="c_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln149_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="select_ln131_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln147_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln147_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln147_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_shl_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="empty_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln149_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln151_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln151_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln149_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln147_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln131_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln130_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="normal_factor_load_2_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="1"/>
<pin id="205" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="normal_factor_load_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln151_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln151/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_34_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="neg9_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="0"/>
<pin id="217" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg9/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="abscond10_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond10/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="abs11_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="2" slack="0"/>
<pin id="230" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs11/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln151_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="normal_factor_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="normal_factor_4/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln132_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="normal_factor_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="normal_factor_load/1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="normal_factor_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="normal_factor "/>
</bind>
</comp>

<comp id="261" class="1005" name="c_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="268" class="1005" name="r_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="275" class="1005" name="indvar_flatten41_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten41 "/>
</bind>
</comp>

<comp id="285" class="1005" name="convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="42" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="115" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="118" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="121" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="135" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="118" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="141" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="149" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="127" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="161" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="186"><net_src comp="127" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="109" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="141" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="182" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="74" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="74" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="206" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="210" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="214" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="203" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="256"><net_src comp="44" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="48" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="271"><net_src comp="52" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="278"><net_src comp="56" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="288"><net_src comp="67" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: normal_factor_8_out | {1 }
	Port: convolve2d_horizontal_unsigned_char_unsigned_char_filter | {}
 - Input state : 
	Port: edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 : convolve2d_horizontal_unsigned_char_unsigned_char_filter | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln131 : 1
		store_ln130 : 1
		store_ln132 : 1
		indvar_flatten41_load : 1
		icmp_ln147 : 2
		add_ln147 : 2
		br_ln147 : 3
		c_load : 1
		r_load : 1
		icmp_ln149 : 2
		select_ln131 : 3
		add_ln147_1 : 2
		select_ln147 : 3
		zext_ln147 : 4
		p_shl : 4
		empty : 5
		zext_ln149 : 4
		add_ln151 : 6
		zext_ln151 : 7
		convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr : 8
		convolve2d_horizontal_unsigned_char_unsigned_char_filter_load : 9
		add_ln149 : 4
		store_ln147 : 3
		store_ln131 : 4
		store_ln130 : 5
		normal_factor_load : 1
		write_ln0 : 2
	State 2
		trunc_ln151 : 1
		empty_34 : 1
		neg9 : 2
		abscond10 : 2
		abs11 : 3
		zext_ln151_1 : 4
		normal_factor_4 : 5
		store_ln132 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln147_fu_109    |    0    |    12   |
|          |   add_ln147_1_fu_135   |    0    |    9    |
|    add   |    add_ln151_fu_171    |    0    |    7    |
|          |    add_ln149_fu_182    |    0    |    9    |
|          | normal_factor_4_fu_238 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln147_fu_103   |    0    |    12   |
|   icmp   |    icmp_ln149_fu_121   |    0    |    9    |
|          |    abscond10_fu_220    |    0    |    10   |
|----------|------------------------|---------|---------|
|    sub   |      empty_fu_161      |    0    |    7    |
|          |       neg9_fu_214      |    0    |    9    |
|----------|------------------------|---------|---------|
|          |   select_ln131_fu_127  |    0    |    2    |
|  select  |   select_ln147_fu_141  |    0    |    2    |
|          |      abs11_fu_226      |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  |  write_ln0_write_fu_60 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln147_fu_149   |    0    |    0    |
|   zext   |    zext_ln149_fu_167   |    0    |    0    |
|          |    zext_ln151_fu_177   |    0    |    0    |
|          |   zext_ln151_1_fu_234  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_153      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln151_fu_206   |    0    |    0    |
|          |     empty_34_fu_210    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   102   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------+--------+
|                                                                     |   FF   |
+---------------------------------------------------------------------+--------+
|                              c_reg_261                              |    2   |
|convolve2d_horizontal_unsigned_char_unsigned_char_filter_addr_reg_285|    4   |
|                       indvar_flatten41_reg_275                      |    4   |
|                        normal_factor_reg_253                        |    5   |
|                              r_reg_268                              |    2   |
+---------------------------------------------------------------------+--------+
|                                Total                                |   17   |
+---------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  0.427  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   102  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   17   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   17   |   111  |
+-----------+--------+--------+--------+
