

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_54_7'
================================================================
* Date:           Mon Jun 26 11:19:57 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_7  |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_2 = alloca i32 1"   --->   Operation 7 'alloca' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_3 = alloca i32 1"   --->   Operation 8 'alloca' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %d_V"   --->   Operation 10 'read' 'd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body97"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [codes/crc.cpp:59]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "%icmp_ln54 = icmp_eq  i5 %i_1, i5 24" [codes/crc.cpp:54]   --->   Operation 14 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln54 = add i5 %i_1, i5 1" [codes/crc.cpp:54]   --->   Operation 16 'add' 'add_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.body97.split_ifconv, void %for.end124.exitStub" [codes/crc.cpp:54]   --->   Operation 17 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %i_1" [codes/crc.cpp:54]   --->   Operation 18 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr i1 %temp_V, i64 0, i64 %zext_ln54"   --->   Operation 19 'getelementptr' 'temp_V_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%temp_V_load = load i5 %temp_V_addr"   --->   Operation 20 'load' 'temp_V_load' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln54 = store i5 %add_ln54, i5 %i" [codes/crc.cpp:54]   --->   Operation 21 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_load = load i8 %p_Val2_s"   --->   Operation 50 'load' 'p_Val2_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i8 %p_Val2_1"   --->   Operation 51 'load' 'p_Val2_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_2_load = load i8 %p_Val2_2"   --->   Operation 52 'load' 'p_Val2_2_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_3_load = load i8 %p_Val2_3"   --->   Operation 53 'load' 'p_Val2_3_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %o4_V_2_out, i8 %p_Val2_3_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %o3_V_2_out, i8 %p_Val2_2_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %o2_V_2_out, i8 %p_Val2_1_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %o1_V_2_out, i8 %p_Val2_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i8 %p_Val2_s"   --->   Operation 22 'load' 'p_Val2_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i8 %p_Val2_1"   --->   Operation 23 'load' 'p_Val2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_2_load_1 = load i8 %p_Val2_2" [codes/crc.cpp:59]   --->   Operation 24 'load' 'p_Val2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_3_load_1 = load i8 %p_Val2_3" [codes/crc.cpp:59]   --->   Operation 25 'load' 'p_Val2_3_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [codes/crc.cpp:55]   --->   Operation 26 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [codes/crc.cpp:52]   --->   Operation 27 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_1, i32 3, i32 4" [codes/crc.cpp:56]   --->   Operation 28 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln56 = icmp_eq  i2 %tmp, i2 0" [codes/crc.cpp:56]   --->   Operation 29 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] (0.67ns)   --->   "%temp_V_load = load i5 %temp_V_addr"   --->   Operation 30 'load' 'temp_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i5 %i_1"   --->   Operation 31 'zext' 'zext_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i5 %i_1"   --->   Operation 32 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V_read, i32 %zext_ln628"   --->   Operation 33 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_load_1, i32 %zext_ln628, i1 %tmp_1"   --->   Operation 34 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_1 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_1_load_1, i32 %zext_ln628, i1 %temp_V_load"   --->   Operation 35 'bitset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4" [codes/crc.cpp:59]   --->   Operation 36 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i3 %trunc_ln628"   --->   Operation 37 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_2_load_1, i32 %zext_ln368, i1 %temp_V_load"   --->   Operation 38 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_3 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_3_load_1, i32 %zext_ln368, i1 %temp_V_load"   --->   Operation 39 'bitset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%o1_V_1 = select i1 %icmp_ln56, i8 %p_Result_s, i8 %p_Val2_load_1" [codes/crc.cpp:56]   --->   Operation 40 'select' 'o1_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns)   --->   "%o2_V_1 = select i1 %icmp_ln56, i8 %p_Result_1, i8 %p_Val2_1_load_1" [codes/crc.cpp:56]   --->   Operation 41 'select' 'o2_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node o3_V_1)   --->   "%or_ln59 = or i1 %tmp_4, i1 %icmp_ln56" [codes/crc.cpp:59]   --->   Operation 42 'or' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.39ns) (out node of the LUT)   --->   "%o3_V_1 = select i1 %or_ln59, i8 %p_Val2_2_load_1, i8 %p_Result_2" [codes/crc.cpp:59]   --->   Operation 43 'select' 'o3_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.39ns)   --->   "%o4_V_1 = select i1 %tmp_4, i8 %p_Result_3, i8 %p_Val2_3_load_1" [codes/crc.cpp:59]   --->   Operation 44 'select' 'o4_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %o4_V_1, i8 %p_Val2_3" [codes/crc.cpp:54]   --->   Operation 45 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %o3_V_1, i8 %p_Val2_2" [codes/crc.cpp:54]   --->   Operation 46 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %o2_V_1, i8 %p_Val2_1" [codes/crc.cpp:54]   --->   Operation 47 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %o1_V_1, i8 %p_Val2_s" [codes/crc.cpp:54]   --->   Operation 48 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.body97" [codes/crc.cpp:54]   --->   Operation 49 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', codes/crc.cpp:59) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln54', codes/crc.cpp:54) [19]  (0.789 ns)
	'store' operation ('store_ln54', codes/crc.cpp:54) of variable 'add_ln54', codes/crc.cpp:54 on local variable 'i' [47]  (0.427 ns)

 <State 2>: 1.07ns
The critical path consists of the following:
	'load' operation ('temp_V_load') on array 'temp_V' [32]  (0.677 ns)
	'select' operation ('o2.V', codes/crc.cpp:56) [43]  (0.393 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
