digraph "CFG for '_Z10findMaxAbsiPdiPiS0_S_iS_iii' function" {
	label="CFG for '_Z10findMaxAbsiPdiPiS0_S_iS_iii' function";

	Node0x4734dc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%11:\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = getelementptr inbounds i8, i8 addrspace(4)* %13, i64 12\l  %19 = bitcast i8 addrspace(4)* %18 to i32 addrspace(4)*\l  %20 = load i32, i32 addrspace(4)* %19, align 4, !tbaa !6\l  %21 = mul i32 %12, %17\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %23 = add i32 %21, %22\l  %24 = udiv i32 %20, %17\l  %25 = mul i32 %24, %17\l  %26 = icmp ugt i32 %20, %25\l  %27 = zext i1 %26 to i32\l  %28 = add i32 %24, %27\l  %29 = mul i32 %28, %17\l  %30 = icmp slt i32 %23, %6\l  br i1 %30, label %31, label %33\l|{<s0>T|<s1>F}}"];
	Node0x4734dc0:s0 -> Node0x4737f00;
	Node0x4734dc0:s1 -> Node0x4737f90;
	Node0x4737f00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%31:\l31:                                               \l  %32 = mul nsw i32 %10, %2\l  br label %34\l}"];
	Node0x4737f00 -> Node0x47372c0;
	Node0x4737f90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%33:\l33:                                               \l  ret void\l}"];
	Node0x47372c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  %35 = phi i32 [ %23, %31 ], [ %54, %34 ]\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds double, double addrspace(1)* %5, i64 %36\l  %38 = load double, double addrspace(1)* %37, align 8, !tbaa !16\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %36\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !20, !amdgpu.noclobber\l... !5\l  %41 = mul nsw i32 %40, %8\l  %42 = add nsw i32 %41, %9\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds double, double addrspace(1)* %7, i64 %43\l  %45 = load double, double addrspace(1)* %44, align 8, !tbaa !16\l  %46 = fmul contract double %38, %45\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %36\l  %48 = load i32, i32 addrspace(1)* %47, align 4, !tbaa !20, !amdgpu.noclobber\l... !5\l  %49 = add nsw i32 %48, %32\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds double, double addrspace(1)* %1, i64 %50\l  %52 = load double, double addrspace(1)* %51, align 8, !tbaa !16\l  %53 = fadd contract double %46, %52\l  store double %53, double addrspace(1)* %51, align 8, !tbaa !16\l  %54 = add nsw i32 %35, %29\l  %55 = icmp slt i32 %54, %6\l  br i1 %55, label %34, label %33, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x47372c0:s0 -> Node0x47372c0;
	Node0x47372c0:s1 -> Node0x4737f90;
}
