

================================================================
== Vitis HLS Report for 'sha_update'
================================================================
* Date:           Fri May 30 23:25:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.844 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50803|    57395|  0.406 ms|  0.459 ms|  50803|  57395|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_local_memcpy_fu_84   |local_memcpy   |        1|       49|  8.000 ns|  0.392 us|    1|   49|       no|
        |grp_sha_transform_fu_96  |sha_transform  |      395|      395|  3.160 us|  3.160 us|  395|  395|       no|
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- sha_update_label4  |    50800|    57344|  400 ~ 448|          -|          -|  127 ~ 128|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     378|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     1263|    2339|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     156|    -|
|Register             |        -|     -|      127|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1390|    2873|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+----+------+------+-----+
    |         Instance        |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+---------------+---------+----+------+------+-----+
    |grp_local_memcpy_fu_84   |local_memcpy   |        0|   0|   108|   407|    0|
    |grp_sha_transform_fu_96  |sha_transform  |        0|   0|  1155|  1932|    0|
    +-------------------------+---------------+---------+----+------+------+-----+
    |Total                    |               |        0|   0|  1263|  2339|    0|
    +-------------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_114_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln156_fu_130_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln159_fu_164_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln162_fu_235_p2       |         +|   0|  0|  39|          32|           7|
    |add_ln167_fu_229_p2       |         +|   0|  0|  39|          32|           8|
    |icmp_ln155_fu_120_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln162_1_fu_215_p2    |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln162_fu_180_p2      |      icmp|   0|  0|  33|          26|           1|
    |select_ln155_fu_136_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln169_1_fu_282_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln169_fu_275_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 378|         247|         192|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |buffer_r_ce0                 |   9|          2|    1|          2|
    |buffer_r_ce1                 |   9|          2|    1|          2|
    |count_addr_02_fu_68          |   9|          2|   32|         64|
    |grp_local_memcpy_fu_84_idx1  |  14|          3|   14|         42|
    |grp_local_memcpy_fu_84_n     |  14|          3|   32|         96|
    |idx_fu_64                    |   9|          2|   32|         64|
    |sha_info_count_hi_o          |   9|          2|   32|         64|
    |sha_info_count_lo_o          |   9|          2|   32|         64|
    |sha_info_data_address0       |  14|          3|    4|         12|
    |sha_info_data_ce0            |  14|          3|    1|          3|
    |sha_info_data_we0            |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 156|         33|  183|        422|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |count_addr_02_fu_68                   |  32|   0|   32|          0|
    |grp_local_memcpy_fu_84_ap_start_reg   |   1|   0|    1|          0|
    |grp_sha_transform_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln162_reg_316                    |   1|   0|    1|          0|
    |idx_fu_64                             |  32|   0|   32|          0|
    |select_ln169_1_reg_335                |   8|   0|   14|          6|
    |select_ln169_reg_330                  |  32|   0|   32|          0|
    |trunc_ln162_reg_325                   |  14|   0|   14|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 127|   0|  133|          6|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|         sha_update|  return value|
|buffer_r_address0           |  out|   14|   ap_memory|           buffer_r|         array|
|buffer_r_ce0                |  out|    1|   ap_memory|           buffer_r|         array|
|buffer_r_q0                 |   in|    8|   ap_memory|           buffer_r|         array|
|buffer_r_address1           |  out|   14|   ap_memory|           buffer_r|         array|
|buffer_r_ce1                |  out|    1|   ap_memory|           buffer_r|         array|
|buffer_r_q1                 |   in|    8|   ap_memory|           buffer_r|         array|
|buffer_offset               |   in|    1|     ap_none|      buffer_offset|        scalar|
|count                       |   in|   32|     ap_none|              count|        scalar|
|sha_info_count_lo_i         |   in|   32|     ap_ovld|  sha_info_count_lo|       pointer|
|sha_info_count_lo_o         |  out|   32|     ap_ovld|  sha_info_count_lo|       pointer|
|sha_info_count_lo_o_ap_vld  |  out|    1|     ap_ovld|  sha_info_count_lo|       pointer|
|sha_info_count_hi_i         |   in|   32|     ap_ovld|  sha_info_count_hi|       pointer|
|sha_info_count_hi_o         |  out|   32|     ap_ovld|  sha_info_count_hi|       pointer|
|sha_info_count_hi_o_ap_vld  |  out|    1|     ap_ovld|  sha_info_count_hi|       pointer|
|sha_info_data_address0      |  out|    4|   ap_memory|      sha_info_data|         array|
|sha_info_data_ce0           |  out|    1|   ap_memory|      sha_info_data|         array|
|sha_info_data_we0           |  out|    1|   ap_memory|      sha_info_data|         array|
|sha_info_data_d0            |  out|   32|   ap_memory|      sha_info_data|         array|
|sha_info_data_q0            |   in|   32|   ap_memory|      sha_info_data|         array|
|sha_info_digest_address0    |  out|    3|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_ce0         |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_we0         |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_d0          |  out|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_q0          |   in|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_address1    |  out|    3|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_ce1         |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_we1         |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_d1          |  out|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_q1          |   in|   32|   ap_memory|    sha_info_digest|         array|
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 7 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%count_addr_02 = alloca i32 1"   --->   Operation 8 'alloca' 'count_addr_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count" [data/benchmarks/sha/sha.c:155]   --->   Operation 9 'read' 'count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buffer_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %buffer_offset" [data/benchmarks/sha/sha.c:155]   --->   Operation 10 'read' 'buffer_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sha_info_count_lo_load = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:155]   --->   Operation 11 'load' 'sha_info_count_lo_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%shl_ln155 = shl i32 %count_read, i32 3" [data/benchmarks/sha/sha.c:155]   --->   Operation 12 'shl' 'shl_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln155 = add i32 %sha_info_count_lo_load, i32 %shl_ln155" [data/benchmarks/sha/sha.c:155]   --->   Operation 13 'add' 'add_ln155' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%icmp_ln155 = icmp_ult  i32 %add_ln155, i32 %sha_info_count_lo_load" [data/benchmarks/sha/sha.c:155]   --->   Operation 14 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sha_info_count_hi_load = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:156]   --->   Operation 15 'load' 'sha_info_count_hi_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln156 = add i32 %sha_info_count_hi_load, i32 1" [data/benchmarks/sha/sha.c:156]   --->   Operation 16 'add' 'add_ln156' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln159)   --->   "%select_ln155 = select i1 %icmp_ln155, i32 %add_ln156, i32 %sha_info_count_hi_load" [data/benchmarks/sha/sha.c:155]   --->   Operation 17 'select' 'select_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln158 = store i32 %add_ln155, i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:158]   --->   Operation 18 'store' 'store_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln159)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %count_read, i32 29, i32 31" [data/benchmarks/sha/sha.c:159]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln159)   --->   "%zext_ln159 = zext i3 %lshr_ln" [data/benchmarks/sha/sha.c:159]   --->   Operation 20 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln159 = add i32 %select_ln155, i32 %zext_ln159" [data/benchmarks/sha/sha.c:159]   --->   Operation 21 'add' 'add_ln159' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_read, i32 6, i32 31" [data/benchmarks/sha/sha.c:162]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.84ns)   --->   "%icmp_ln162 = icmp_sgt  i26 %tmp, i26 0" [data/benchmarks/sha/sha.c:162]   --->   Operation 23 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %add_ln159, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:156]   --->   Operation 24 'store' 'store_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln155 = store i32 %count_read, i32 %count_addr_02" [data/benchmarks/sha/sha.c:155]   --->   Operation 25 'store' 'store_ln155' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln162 = br void %while.body" [data/benchmarks/sha/sha.c:162]   --->   Operation 27 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%count_load = load i32 %count_addr_02" [data/benchmarks/sha/sha.c:167]   --->   Operation 28 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_load, i32 6, i32 31" [data/benchmarks/sha/sha.c:162]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.84ns)   --->   "%icmp_ln162_1 = icmp_sgt  i26 %tmp_2, i26 0" [data/benchmarks/sha/sha.c:162]   --->   Operation 30 'icmp' 'icmp_ln162_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162_1, void %while.end.loopexit, void %while.body.split" [data/benchmarks/sha/sha.c:162]   --->   Operation 31 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [data/benchmarks/sha/sha.c:162]   --->   Operation 32 'load' 'idx_load' <Predicate = (icmp_ln162_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i32 %idx_load" [data/benchmarks/sha/sha.c:162]   --->   Operation 33 'trunc' 'trunc_ln162' <Predicate = (icmp_ln162_1)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.99ns)   --->   "%call_ln164 = call void @local_memcpy, i8 %buffer_r, i1 %buffer_offset_read, i32 64, i14 %trunc_ln162, i32 %sha_info_data" [data/benchmarks/sha/sha.c:164]   --->   Operation 34 'call' 'call_ln164' <Predicate = (icmp_ln162_1)> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln167 = add i32 %count_load, i32 4294967232" [data/benchmarks/sha/sha.c:167]   --->   Operation 35 'add' 'add_ln167' <Predicate = (icmp_ln162_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln162 = add i32 %idx_load, i32 64" [data/benchmarks/sha/sha.c:162]   --->   Operation 36 'add' 'add_ln162' <Predicate = (icmp_ln162_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 %add_ln167, i32 %count_addr_02" [data/benchmarks/sha/sha.c:167]   --->   Operation 37 'store' 'store_ln167' <Predicate = (icmp_ln162_1)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln162 = store i32 %add_ln162, i32 %idx" [data/benchmarks/sha/sha.c:162]   --->   Operation 38 'store' 'store_ln162' <Predicate = (icmp_ln162_1)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = trunc i32 %count_read" [data/benchmarks/sha/sha.c:162]   --->   Operation 39 'trunc' 'trunc_ln162_1' <Predicate = (!icmp_ln162_1 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %count_read, i32 6, i32 13" [data/benchmarks/sha/sha.c:162]   --->   Operation 40 'partselect' 'tmp_1' <Predicate = (!icmp_ln162_1 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_1, i6 0" [data/benchmarks/sha/sha.c:162]   --->   Operation 41 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln162_1 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i6 %trunc_ln162_1" [data/benchmarks/sha/sha.c:169]   --->   Operation 42 'zext' 'zext_ln169' <Predicate = (!icmp_ln162_1 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.22ns)   --->   "%select_ln169 = select i1 %icmp_ln162, i32 %zext_ln169, i32 %count_read" [data/benchmarks/sha/sha.c:169]   --->   Operation 43 'select' 'select_ln169' <Predicate = (!icmp_ln162_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.34ns)   --->   "%select_ln169_1 = select i1 %icmp_ln162, i14 %and_ln, i14 0" [data/benchmarks/sha/sha.c:169]   --->   Operation 44 'select' 'select_ln169_1' <Predicate = (!icmp_ln162_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (1.99ns)   --->   "%call_ln169 = call void @local_memcpy, i8 %buffer_r, i1 %buffer_offset_read, i32 %select_ln169, i14 %select_ln169_1, i32 %sha_info_data" [data/benchmarks/sha/sha.c:169]   --->   Operation 45 'call' 'call_ln169' <Predicate = (!icmp_ln162_1)> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln164 = call void @local_memcpy, i8 %buffer_r, i1 %buffer_offset_read, i32 64, i14 %trunc_ln162, i32 %sha_info_data" [data/benchmarks/sha/sha.c:164]   --->   Operation 46 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln165 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:165]   --->   Operation 47 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln163 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 128, i64 127" [data/benchmarks/sha/sha.c:163]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/sha/sha.c:168]   --->   Operation 49 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln165 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:165]   --->   Operation 50 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln162 = br void %while.body" [data/benchmarks/sha/sha.c:162]   --->   Operation 51 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln169 = call void @local_memcpy, i8 %buffer_r, i1 %buffer_offset_read, i32 %select_ln169, i14 %select_ln169_1, i32 %sha_info_data" [data/benchmarks/sha/sha.c:169]   --->   Operation 52 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln170 = ret" [data/benchmarks/sha/sha.c:170]   --->   Operation 53 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sha_info_count_lo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sha_info_count_hi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sha_info_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sha_info_digest]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                     (alloca           ) [ 0111110]
count_addr_02           (alloca           ) [ 0111110]
count_read              (read             ) [ 0011110]
buffer_offset_read      (read             ) [ 0011111]
sha_info_count_lo_load  (load             ) [ 0000000]
shl_ln155               (shl              ) [ 0000000]
add_ln155               (add              ) [ 0000000]
icmp_ln155              (icmp             ) [ 0000000]
sha_info_count_hi_load  (load             ) [ 0000000]
add_ln156               (add              ) [ 0000000]
select_ln155            (select           ) [ 0000000]
store_ln158             (store            ) [ 0000000]
lshr_ln                 (partselect       ) [ 0000000]
zext_ln159              (zext             ) [ 0000000]
add_ln159               (add              ) [ 0000000]
tmp                     (partselect       ) [ 0000000]
icmp_ln162              (icmp             ) [ 0011110]
store_ln156             (store            ) [ 0000000]
store_ln155             (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln162                (br               ) [ 0000000]
count_load              (load             ) [ 0000000]
tmp_2                   (partselect       ) [ 0000000]
icmp_ln162_1            (icmp             ) [ 0011110]
br_ln162                (br               ) [ 0000000]
idx_load                (load             ) [ 0000000]
trunc_ln162             (trunc            ) [ 0001000]
add_ln167               (add              ) [ 0000000]
add_ln162               (add              ) [ 0000000]
store_ln167             (store            ) [ 0000000]
store_ln162             (store            ) [ 0000000]
trunc_ln162_1           (trunc            ) [ 0000000]
tmp_1                   (partselect       ) [ 0000000]
and_ln                  (bitconcatenate   ) [ 0000000]
zext_ln169              (zext             ) [ 0000000]
select_ln169            (select           ) [ 0000001]
select_ln169_1          (select           ) [ 0000001]
call_ln164              (call             ) [ 0000000]
speclooptripcount_ln163 (speclooptripcount) [ 0000000]
specloopname_ln168      (specloopname     ) [ 0000000]
call_ln165              (call             ) [ 0000000]
br_ln162                (br               ) [ 0000000]
call_ln169              (call             ) [ 0000000]
ret_ln170               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sha_info_count_lo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_lo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sha_info_count_hi">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_hi"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sha_info_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sha_info_digest">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_memcpy"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_transform"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="idx_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="count_addr_02_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_addr_02/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="count_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buffer_offset_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_offset_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_local_memcpy_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="0" index="4" bw="14" slack="0"/>
<pin id="90" dir="0" index="5" bw="32" slack="0"/>
<pin id="91" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln164/2 call_ln169/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_sha_transform_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sha_info_count_lo_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sha_info_count_lo_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="shl_ln155_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln155/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln155_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln155_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sha_info_count_hi_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sha_info_count_hi_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln156_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln155_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln158_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lshr_ln_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln159_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln159_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="26" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln162_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="26" slack="0"/>
<pin id="182" dir="0" index="1" bw="26" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln156_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln155_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="count_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="26" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="6" slack="0"/>
<pin id="210" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln162_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="26" slack="0"/>
<pin id="217" dir="0" index="1" bw="26" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="idx_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln162_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln167_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln162_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln167_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln162_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln162_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="5" slack="0"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="and_ln_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln169_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln169_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln169_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="14" slack="0"/>
<pin id="285" dir="0" index="2" bw="14" slack="0"/>
<pin id="286" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169_1/2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="idx_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="297" class="1005" name="count_addr_02_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_addr_02 "/>
</bind>
</comp>

<comp id="304" class="1005" name="count_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="buffer_offset_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="buffer_offset_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln162_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="325" class="1005" name="trunc_ln162_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="1"/>
<pin id="327" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln162 "/>
</bind>
</comp>

<comp id="330" class="1005" name="select_ln169_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln169 "/>
</bind>
</comp>

<comp id="335" class="1005" name="select_ln169_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="1"/>
<pin id="337" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln169_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="72" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="104" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="104" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="120" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="126" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="114" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="72" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="150" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="136" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="72" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="72" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="219"><net_src comp="205" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="233"><net_src comp="202" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="221" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="229" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="235" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="254" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="251" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="84" pin=3"/></net>

<net id="287"><net_src comp="263" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="84" pin=4"/></net>

<net id="293"><net_src comp="64" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="300"><net_src comp="68" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="307"><net_src comp="72" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="314"><net_src comp="78" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="319"><net_src comp="180" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="328"><net_src comp="224" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="333"><net_src comp="275" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="338"><net_src comp="282" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="84" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_r | {}
	Port: sha_info_count_lo | {1 }
	Port: sha_info_count_hi | {1 }
	Port: sha_info_data | {2 3 6 }
	Port: sha_info_digest | {4 5 }
 - Input state : 
	Port: sha_update : buffer_r | {2 3 6 }
	Port: sha_update : buffer_offset | {1 }
	Port: sha_update : count | {1 }
	Port: sha_update : sha_info_count_lo | {1 }
	Port: sha_update : sha_info_count_hi | {1 }
	Port: sha_update : sha_info_data | {4 5 }
	Port: sha_update : sha_info_digest | {4 5 }
  - Chain level:
	State 1
		icmp_ln155 : 1
		add_ln156 : 1
		select_ln155 : 2
		store_ln158 : 1
		zext_ln159 : 1
		add_ln159 : 3
		icmp_ln162 : 1
		store_ln156 : 4
		store_ln0 : 1
	State 2
		tmp_2 : 1
		icmp_ln162_1 : 2
		br_ln162 : 3
		trunc_ln162 : 1
		call_ln164 : 2
		add_ln167 : 1
		add_ln162 : 1
		store_ln167 : 2
		store_ln162 : 2
		and_ln : 1
		zext_ln169 : 1
		select_ln169 : 2
		select_ln169_1 : 2
		call_ln169 : 3
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   |     grp_local_memcpy_fu_84    |    0    | 0.905429|   187   |   374   |    0    |
|          |    grp_sha_transform_fu_96    |    0    | 3.26757 |   1351  |   1594  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        add_ln155_fu_114       |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln156_fu_130       |    0    |    0    |    0    |    39   |    0    |
|    add   |        add_ln159_fu_164       |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln167_fu_229       |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln162_fu_235       |    0    |    0    |    0    |    39   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |       icmp_ln155_fu_120       |    0    |    0    |    0    |    39   |    0    |
|   icmp   |       icmp_ln162_fu_180       |    0    |    0    |    0    |    33   |    0    |
|          |      icmp_ln162_1_fu_215      |    0    |    0    |    0    |    33   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |      select_ln155_fu_136      |    0    |    0    |    0    |    32   |    0    |
|  select  |      select_ln169_fu_275      |    0    |    0    |    0    |    32   |    0    |
|          |     select_ln169_1_fu_282     |    0    |    0    |    0    |    14   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   read   |     count_read_read_fu_72     |    0    |    0    |    0    |    0    |    0    |
|          | buffer_offset_read_read_fu_78 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    shl   |        shl_ln155_fu_108       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         lshr_ln_fu_150        |    0    |    0    |    0    |    0    |    0    |
|partselect|           tmp_fu_170          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_205         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_1_fu_254         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   zext   |       zext_ln159_fu_160       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln169_fu_271       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   trunc  |       trunc_ln162_fu_224      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln162_1_fu_251     |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         and_ln_fu_263         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |  4.173  |   1538  |   2346  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|buffer_offset_read_reg_311|    1   |
|   count_addr_02_reg_297  |   32   |
|    count_read_reg_304    |   32   |
|    icmp_ln162_reg_316    |    1   |
|        idx_reg_290       |   32   |
|  select_ln169_1_reg_335  |   14   |
|   select_ln169_reg_330   |   32   |
|    trunc_ln162_reg_325   |   14   |
+--------------------------+--------+
|           Total          |   158  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_local_memcpy_fu_84 |  p3  |   3  |  32  |   96   ||    14   |
| grp_local_memcpy_fu_84 |  p4  |   4  |  14  |   56   ||    20   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   152  || 0.872571||    34   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    4   |  1538  |  2346  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   34   |    -   |
|  Register |    -   |    -   |   158  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |  1696  |  2380  |    0   |
+-----------+--------+--------+--------+--------+--------+
