INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/Ex_Mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_Mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/Execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/IDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/MemStg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemStg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/Mem_WB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/WBStg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBStg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/imports/IF stage files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/imports/IF stage files/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/imports/IF stage files/if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/imports/IF stage files/ifetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/imports/IF stage files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/imports/IF stage files/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.srcs/sources_1/imports/sources_1/imports/IF stage files/pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Robles/Downloads/g10_lab5/Pipeline/Pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
