// Seed: 2324770544
module module_0 (
    input id_0,
    output uwire id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    output logic id_6,
    output id_7,
    input logic id_8,
    input id_9,
    output id_10,
    input logic id_11,
    output logic id_12
);
  assign id_10 = 1 == 1;
  assign id_1  = id_0;
  type_22 id_13 (.id_0(id_1[1]));
endmodule
