#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019c1598d350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019c1598d4e0 .scope module, "riscv_cpu_tb" "riscv_cpu_tb" 3 3;
 .timescale -9 -12;
P_0000019c159875d0 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_0000019c15987608 .param/l "DATA_MEM_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001010>;
P_0000019c15987640 .param/l "DATA_MEM_SIZE" 0 3 8, +C4<00000000000000000000010000000000>;
P_0000019c15987678 .param/l "INSTR_MEM_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001010>;
P_0000019c159876b0 .param/l "INSTR_MEM_SIZE" 0 3 7, +C4<00000000000000000000010000000000>;
L_0000019c1598ff90 .functor BUFZ 32, L_0000019c15a5fd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c159908c0 .functor BUFZ 32, L_0000019c15a621c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019c15a059d0_0 .net *"_ivl_0", 31 0, L_0000019c15a5fd20;  1 drivers
v0000019c15a04df0_0 .net *"_ivl_10", 31 0, L_0000019c15a621c0;  1 drivers
v0000019c15a04ad0_0 .net *"_ivl_12", 31 0, L_0000019c15a63d40;  1 drivers
v0000019c15a04210_0 .net *"_ivl_14", 29 0, L_0000019c15a62c60;  1 drivers
L_0000019c15a065b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019c15a05110_0 .net *"_ivl_16", 1 0, L_0000019c15a065b8;  1 drivers
v0000019c15a05250_0 .net *"_ivl_2", 31 0, L_0000019c15a5f320;  1 drivers
v0000019c15a05890_0 .net *"_ivl_4", 29 0, L_0000019c15a5f280;  1 drivers
L_0000019c15a06570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019c15a04b70_0 .net *"_ivl_6", 1 0, L_0000019c15a06570;  1 drivers
v0000019c15a04350_0 .var "clk", 0 0;
v0000019c15a054d0_0 .net "data_addr", 31 0, L_0000019c1598feb0;  1 drivers
v0000019c15a04c10 .array "data_mem", 1023 0, 31 0;
v0000019c15a04d50_0 .net "data_rdata", 31 0, L_0000019c159908c0;  1 drivers
v0000019c15a05d90_0 .net "data_wdata", 31 0, L_0000019c1598fc80;  1 drivers
v0000019c15a05e30_0 .net "data_we", 3 0, L_0000019c15a5fdc0;  1 drivers
v0000019c15a04fd0_0 .net "instr_addr", 31 0, L_0000019c15990150;  1 drivers
v0000019c15a05570_0 .net "instr_data", 31 0, L_0000019c1598ff90;  1 drivers
v0000019c15a05ed0 .array "instr_mem", 1023 0, 31 0;
v0000019c15a05f70_0 .var "rst", 0 0;
E_0000019c15971ee0 .event anyedge, v0000019c1599e230_0;
L_0000019c15a5fd20 .array/port v0000019c15a05ed0, L_0000019c15a5f320;
L_0000019c15a5f280 .part L_0000019c15990150, 2, 30;
L_0000019c15a5f320 .concat [ 30 2 0 0], L_0000019c15a5f280, L_0000019c15a06570;
L_0000019c15a621c0 .array/port v0000019c15a04c10, L_0000019c15a63d40;
L_0000019c15a62c60 .part L_0000019c1598feb0, 2, 30;
L_0000019c15a63d40 .concat [ 30 2 0 0], L_0000019c15a62c60, L_0000019c15a065b8;
S_0000019c1593aef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 86, 3 86 0, S_0000019c1598d4e0;
 .timescale -9 -12;
v0000019c15980840_0 .var/2s "i", 31 0;
S_0000019c1593b080 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 89, 3 89 0, S_0000019c1598d4e0;
 .timescale -9 -12;
v0000019c15980d40_0 .var/2s "i", 31 0;
S_0000019c15943420 .scope task, "dump_data_memory" "dump_data_memory" 3 137, 3 137 0, S_0000019c1598d4e0;
 .timescale -9 -12;
v0000019c1597fc60_0 .var "num_words", 31 0;
v0000019c1597f4e0_0 .var "start_word_addr", 31 0;
TD_riscv_cpu_tb.dump_data_memory ;
    %load/vec4 v0000019c1597f4e0_0;
    %load/vec4 v0000019c1597fc60_0;
    %add;
    %subi 1, 0, 32;
    %vpi_call/w 3 138 "$display", "--- Data Memory Dump (Word Addr: %0d to %0d) ---", v0000019c1597f4e0_0, S<0,vec4,u32> {1 0 0};
    %fork t_1, S_0000019c159435b0;
    %jmp t_0;
    .scope S_0000019c159435b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c1597f440_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000019c1597f440_0;
    %load/vec4 v0000019c1597fc60_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000019c1597f4e0_0;
    %load/vec4 v0000019c1597f440_0;
    %add;
    %muli 4, 0, 32;
    %load/vec4 v0000019c1597f4e0_0;
    %load/vec4 v0000019c1597f440_0;
    %add;
    %load/vec4 v0000019c1597f4e0_0;
    %load/vec4 v0000019c1597f440_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000019c15a04c10, 4;
    %load/vec4 v0000019c1597f4e0_0;
    %load/vec4 v0000019c1597f440_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000019c15a04c10, 4;
    %vpi_call/w 3 140 "$display", "Mem[0x%h (Word %0d)]: 0x%h (%0d)", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019c1597f440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000019c1597f440_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000019c15943420;
t_0 %join;
    %vpi_call/w 3 146 "$display", "--------------------------------------------------" {0 0 0};
    %end;
S_0000019c159435b0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 139, 3 139 0, S_0000019c15943420;
 .timescale -9 -12;
v0000019c1597f440_0 .var/i "i", 31 0;
S_0000019c15929580 .scope module, "dut" "riscv_cpu" 3 27, 4 2 0, S_0000019c1598d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "instr_addr_o";
    .port_info 3 /INPUT 32 "instr_data_i";
    .port_info 4 /OUTPUT 32 "data_addr_o";
    .port_info 5 /OUTPUT 32 "data_wdata_o";
    .port_info 6 /OUTPUT 4 "data_we_o";
    .port_info 7 /INPUT 32 "data_rdata_i";
L_0000019c1598fdd0 .functor BUFZ 1, v0000019c159808e0_0, C4<0>, C4<0>, C4<0>;
L_0000019c15990930 .functor BUFZ 1, v0000019c1597f940_0, C4<0>, C4<0>, C4<0>;
L_0000019c15990230 .functor BUFZ 1, v0000019c15980480_0, C4<0>, C4<0>, C4<0>;
L_0000019c1598fe40 .functor BUFZ 2, v0000019c1597f260_0, C4<00>, C4<00>, C4<00>;
L_0000019c15990700 .functor BUFZ 1, L_0000019c15990230, C4<0>, C4<0>, C4<0>;
L_0000019c159902a0 .functor BUFZ 2, L_0000019c1598fe40, C4<00>, C4<00>, C4<00>;
L_0000019c15990150 .functor BUFZ 32, L_0000019c1598fcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15a06408 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000019c15a025c0_0 .net/2u *"_ivl_4", 6 0, L_0000019c15a06408;  1 drivers
v0000019c15a03380_0 .net "clk", 0 0, v0000019c15a04350_0;  1 drivers
v0000019c15a03c40_0 .net "ctrl_alu_op", 3 0, v0000019c1597fd00_0;  1 drivers
v0000019c15a03240_0 .net "ctrl_alu_src_a_sel", 0 0, v0000019c1597efe0_0;  1 drivers
v0000019c15a03ce0_0 .net "ctrl_alu_src_b_sel", 1 0, v0000019c1597f8a0_0;  1 drivers
v0000019c15a02ac0_0 .net "ctrl_branch", 0 0, v0000019c159805c0_0;  1 drivers
v0000019c15a03100_0 .net "ctrl_jump", 0 0, v0000019c1597f1c0_0;  1 drivers
v0000019c15a03420_0 .net "ctrl_mem_read", 0 0, v0000019c159808e0_0;  1 drivers
v0000019c15a03e20_0 .net "ctrl_mem_write", 0 0, v0000019c1597f940_0;  1 drivers
v0000019c15a02c00_0 .net "ctrl_reg_we", 0 0, v0000019c15980480_0;  1 drivers
v0000019c15a03560_0 .net "ctrl_wb_mux_sel", 1 0, v0000019c1597f260_0;  1 drivers
v0000019c15a03d80_0 .net "data_addr_o", 31 0, L_0000019c1598feb0;  alias, 1 drivers
v0000019c15a03600_0 .net "data_rdata_i", 31 0, L_0000019c159908c0;  alias, 1 drivers
v0000019c15a03060_0 .net "data_wdata_o", 31 0, L_0000019c1598fc80;  alias, 1 drivers
v0000019c15a03ec0_0 .net "data_we_o", 3 0, L_0000019c15a5fdc0;  alias, 1 drivers
v0000019c15a027a0_0 .net "ex_alu_result", 31 0, L_0000019c1598fb30;  1 drivers
v0000019c15a037e0_0 .net "ex_alu_zero", 0 0, L_0000019c159905b0;  1 drivers
v0000019c15a03880_0 .net "ex_branch_condition_met", 0 0, v0000019c1599e4b0_0;  1 drivers
v0000019c15a02840_0 .net "ex_branch_target_addr", 31 0, L_0000019c15a5f3c0;  1 drivers
v0000019c15a03920_0 .net "ex_jalr_target_addr", 31 0, L_0000019c15a5f960;  1 drivers
v0000019c15a03f60_0 .net "ex_mem_read", 0 0, L_0000019c1598fdd0;  1 drivers
v0000019c15a02160_0 .net "ex_mem_write", 0 0, L_0000019c15990930;  1 drivers
v0000019c15a05b10_0 .net "ex_pc_plus4", 31 0, L_0000019c15990620;  1 drivers
v0000019c15a05390_0 .net "ex_rd_addr", 4 0, L_0000019c1598fc10;  1 drivers
v0000019c15a045d0_0 .net "ex_reg_we", 0 0, L_0000019c15990230;  1 drivers
v0000019c15a05610_0 .net "ex_rs2_data", 31 0, L_0000019c159903f0;  1 drivers
v0000019c15a04670_0 .net "ex_wb_mux_sel", 1 0, L_0000019c1598fe40;  1 drivers
v0000019c15a056b0_0 .net "id_funct3", 2 0, L_0000019c15a5e7e0;  1 drivers
v0000019c15a04710_0 .net "id_funct7", 6 0, L_0000019c15a5f000;  1 drivers
v0000019c15a04e90_0 .net "id_imm", 31 0, v0000019c15a00330_0;  1 drivers
v0000019c15a05430_0 .net "id_opcode", 6 0, L_0000019c15a043f0;  1 drivers
v0000019c15a048f0_0 .net "id_pc", 31 0, L_0000019c1598fac0;  1 drivers
v0000019c15a04cb0_0 .net "id_pc_plus4", 31 0, L_0000019c15990540;  1 drivers
v0000019c15a047b0_0 .net "id_rd_addr", 4 0, L_0000019c15a5e2e0;  1 drivers
v0000019c15a04490_0 .net "id_rs1_data", 31 0, L_0000019c15a5e880;  1 drivers
v0000019c15a052f0_0 .net "id_rs2_data", 31 0, L_0000019c15a5eec0;  1 drivers
v0000019c15a04170_0 .net "if_pc", 31 0, L_0000019c1598fcf0;  1 drivers
v0000019c15a04530_0 .net "if_pc_plus4", 31 0, L_0000019c15990770;  1 drivers
v0000019c15a04a30_0 .net "instr_addr_o", 31 0, L_0000019c15990150;  alias, 1 drivers
v0000019c15a05070_0 .net "instr_data_i", 31 0, L_0000019c1598ff90;  alias, 1 drivers
v0000019c15a05c50_0 .net "is_jalr", 0 0, L_0000019c15a5fbe0;  1 drivers
v0000019c15a042b0_0 .net "jal_target_addr", 31 0, L_0000019c15a5e240;  1 drivers
v0000019c15a051b0_0 .net "mem_alu_result", 31 0, L_0000019c1598ff20;  1 drivers
v0000019c15a05cf0_0 .net "mem_pc_plus4", 31 0, L_0000019c159900e0;  1 drivers
v0000019c15a05750_0 .net "mem_rd_addr", 4 0, L_0000019c15990690;  1 drivers
v0000019c15a05930_0 .net "mem_rdata", 31 0, L_0000019c1598fa50;  1 drivers
v0000019c15a04850_0 .net "mem_reg_we", 0 0, L_0000019c15990700;  1 drivers
v0000019c15a057f0_0 .net "mem_wb_mux_sel", 1 0, L_0000019c159902a0;  1 drivers
v0000019c15a04990_0 .net "rst", 0 0, v0000019c15a05f70_0;  1 drivers
v0000019c15a05bb0_0 .net "wb_rd_addr", 4 0, L_0000019c159907e0;  1 drivers
v0000019c15a04f30_0 .net "wb_rd_data", 31 0, L_0000019c15990850;  1 drivers
v0000019c15a05a70_0 .net "wb_reg_we", 0 0, L_0000019c15990310;  1 drivers
L_0000019c15a5e600 .part L_0000019c15a5f000, 5, 1;
L_0000019c15a5e240 .arith/sum 32, L_0000019c1598fcf0, v0000019c15a00330_0;
L_0000019c15a5fbe0 .cmp/eq 7, L_0000019c15a043f0, L_0000019c15a06408;
S_0000019c15929710 .scope module, "control_unit_inst" "control_unit" 4 125, 5 2 0, S_0000019c15929580;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 1 "funct7_b5_i";
    .port_info 3 /OUTPUT 1 "alu_src_a_sel_o";
    .port_info 4 /OUTPUT 2 "alu_src_b_sel_o";
    .port_info 5 /OUTPUT 4 "alu_op_o";
    .port_info 6 /OUTPUT 1 "mem_read_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /OUTPUT 1 "reg_we_o";
    .port_info 9 /OUTPUT 2 "wb_mux_sel_o";
    .port_info 10 /OUTPUT 1 "branch_o";
    .port_info 11 /OUTPUT 1 "jump_o";
P_0000019c15992100 .param/l "ALU_OP_ADD" 1 5 37, C4<0000>;
P_0000019c15992138 .param/l "ALU_OP_AND" 1 5 46, C4<1001>;
P_0000019c15992170 .param/l "ALU_OP_OR" 1 5 45, C4<1000>;
P_0000019c159921a8 .param/l "ALU_OP_PASS_B" 1 5 47, C4<1010>;
P_0000019c159921e0 .param/l "ALU_OP_SLL" 1 5 39, C4<0010>;
P_0000019c15992218 .param/l "ALU_OP_SLT" 1 5 40, C4<0011>;
P_0000019c15992250 .param/l "ALU_OP_SLTU" 1 5 41, C4<0100>;
P_0000019c15992288 .param/l "ALU_OP_SRA" 1 5 44, C4<0111>;
P_0000019c159922c0 .param/l "ALU_OP_SRL" 1 5 43, C4<0110>;
P_0000019c159922f8 .param/l "ALU_OP_SUB" 1 5 38, C4<0001>;
P_0000019c15992330 .param/l "ALU_OP_XOR" 1 5 42, C4<0101>;
P_0000019c15992368 .param/l "DEFAULT_ALU_OP" 1 5 53, C4<0000>;
P_0000019c159923a0 .param/l "DEFAULT_ALU_SRC_A" 1 5 51, C4<1>;
P_0000019c159923d8 .param/l "DEFAULT_ALU_SRC_B" 1 5 52, C4<00>;
P_0000019c15992410 .param/l "DEFAULT_BRANCH" 1 5 58, C4<0>;
P_0000019c15992448 .param/l "DEFAULT_JUMP" 1 5 59, C4<0>;
P_0000019c15992480 .param/l "DEFAULT_MEM_READ" 1 5 54, C4<0>;
P_0000019c159924b8 .param/l "DEFAULT_MEM_WRITE" 1 5 55, C4<0>;
P_0000019c159924f0 .param/l "DEFAULT_REG_WE" 1 5 56, C4<0>;
P_0000019c15992528 .param/l "DEFAULT_WB_MUX" 1 5 57, C4<00>;
P_0000019c15992560 .param/l "OPCODE_AUIPC" 1 5 31, C4<0010111>;
P_0000019c15992598 .param/l "OPCODE_BRANCH" 1 5 29, C4<1100011>;
P_0000019c159925d0 .param/l "OPCODE_I_TYPE" 1 5 26, C4<0010011>;
P_0000019c15992608 .param/l "OPCODE_JAL" 1 5 32, C4<1101111>;
P_0000019c15992640 .param/l "OPCODE_JALR" 1 5 33, C4<1100111>;
P_0000019c15992678 .param/l "OPCODE_LOAD" 1 5 27, C4<0000011>;
P_0000019c159926b0 .param/l "OPCODE_LUI" 1 5 30, C4<0110111>;
P_0000019c159926e8 .param/l "OPCODE_R_TYPE" 1 5 25, C4<0110011>;
P_0000019c15992720 .param/l "OPCODE_STORE" 1 5 28, C4<0100011>;
v0000019c1597fd00_0 .var "alu_op_o", 3 0;
v0000019c1597efe0_0 .var "alu_src_a_sel_o", 0 0;
v0000019c1597f8a0_0 .var "alu_src_b_sel_o", 1 0;
v0000019c159805c0_0 .var "branch_o", 0 0;
v0000019c1597f9e0_0 .net "funct3_i", 2 0, L_0000019c15a5e7e0;  alias, 1 drivers
v0000019c1597fe40_0 .net "funct7_b5_i", 0 0, L_0000019c15a5e600;  1 drivers
v0000019c1597f1c0_0 .var "jump_o", 0 0;
v0000019c159808e0_0 .var "mem_read_o", 0 0;
v0000019c1597f940_0 .var "mem_write_o", 0 0;
v0000019c159800c0_0 .net "opcode_i", 6 0, L_0000019c15a043f0;  alias, 1 drivers
v0000019c15980480_0 .var "reg_we_o", 0 0;
v0000019c1597f260_0 .var "wb_mux_sel_o", 1 0;
E_0000019c15971ba0 .event anyedge, v0000019c159800c0_0, v0000019c1597f9e0_0, v0000019c1597fe40_0;
S_0000019c159220d0 .scope module, "ex_stage_inst" "ex_stage" 4 147, 6 2 0, S_0000019c15929580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "rs1_data_i";
    .port_info 4 /INPUT 32 "rs2_data_i";
    .port_info 5 /INPUT 32 "imm_i";
    .port_info 6 /INPUT 5 "rd_addr_i";
    .port_info 7 /INPUT 32 "pc_plus4_i";
    .port_info 8 /INPUT 1 "alu_src_a_sel_i";
    .port_info 9 /INPUT 2 "alu_src_b_sel_i";
    .port_info 10 /INPUT 4 "alu_op_i";
    .port_info 11 /INPUT 3 "funct3_i";
    .port_info 12 /INPUT 1 "branch_i";
    .port_info 13 /OUTPUT 32 "alu_result_o";
    .port_info 14 /OUTPUT 1 "alu_zero_o";
    .port_info 15 /OUTPUT 32 "rs2_data_o";
    .port_info 16 /OUTPUT 5 "rd_addr_o";
    .port_info 17 /OUTPUT 32 "pc_plus4_o";
    .port_info 18 /OUTPUT 32 "branch_target_addr_o";
    .port_info 19 /OUTPUT 32 "jalr_target_addr_o";
    .port_info 20 /OUTPUT 1 "branch_condition_met_o";
L_0000019c1598fb30 .functor BUFZ 32, L_0000019c1598fd60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c159905b0 .functor BUFZ 1, L_0000019c15a5ef60, C4<0>, C4<0>, C4<0>;
L_0000019c159903f0 .functor BUFZ 32, L_0000019c15a5eec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c1598fc10 .functor BUFZ 5, L_0000019c15a5e2e0, C4<00000>, C4<00000>, C4<00000>;
L_0000019c15990620 .functor BUFZ 32, L_0000019c15990540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15a06450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000019c1597fa80_0 .net/2u *"_ivl_2", 1 0, L_0000019c15a06450;  1 drivers
v0000019c1597fee0_0 .net *"_ivl_4", 0 0, L_0000019c15a5ece0;  1 drivers
v0000019c1597fbc0_0 .net "alu_op_i", 3 0, v0000019c1597fd00_0;  alias, 1 drivers
v0000019c15980200_0 .net "alu_operand_a", 31 0, L_0000019c15a5e6a0;  1 drivers
v0000019c159802a0_0 .net "alu_operand_b", 31 0, L_0000019c15a5f500;  1 drivers
v0000019c1599d5b0_0 .net "alu_result", 31 0, L_0000019c1598fd60;  1 drivers
v0000019c1599dc90_0 .net "alu_result_o", 31 0, L_0000019c1598fb30;  alias, 1 drivers
v0000019c1599e410_0 .net "alu_sign", 0 0, L_0000019c15a5f6e0;  1 drivers
v0000019c1599e690_0 .net "alu_src_a_sel_i", 0 0, v0000019c1597efe0_0;  alias, 1 drivers
v0000019c1599da10_0 .net "alu_src_b_sel_i", 1 0, v0000019c1597f8a0_0;  alias, 1 drivers
v0000019c1599e2d0_0 .net "alu_zero", 0 0, L_0000019c15a5ef60;  1 drivers
v0000019c1599d3d0_0 .net "alu_zero_o", 0 0, L_0000019c159905b0;  alias, 1 drivers
v0000019c1599e4b0_0 .var "branch_condition_met_o", 0 0;
v0000019c1599d6f0_0 .net "branch_i", 0 0, v0000019c159805c0_0;  alias, 1 drivers
v0000019c1599d470_0 .net "branch_target_addr_o", 31 0, L_0000019c15a5f3c0;  alias, 1 drivers
v0000019c1599e550_0 .net "clk", 0 0, v0000019c15a04350_0;  alias, 1 drivers
v0000019c1599d650_0 .net "funct3_i", 2 0, L_0000019c15a5e7e0;  alias, 1 drivers
v0000019c1599ea50_0 .net "imm_i", 31 0, v0000019c15a00330_0;  alias, 1 drivers
v0000019c1599d8d0_0 .net "jalr_target_addr_o", 31 0, L_0000019c15a5f960;  alias, 1 drivers
v0000019c1599dd30_0 .net "pc_i", 31 0, L_0000019c1598fac0;  alias, 1 drivers
v0000019c1599de70_0 .net "pc_plus4_i", 31 0, L_0000019c15990540;  alias, 1 drivers
v0000019c1599e370_0 .net "pc_plus4_o", 31 0, L_0000019c15990620;  alias, 1 drivers
v0000019c1599e5f0_0 .net "rd_addr_i", 4 0, L_0000019c15a5e2e0;  alias, 1 drivers
v0000019c1599dab0_0 .net "rd_addr_o", 4 0, L_0000019c1598fc10;  alias, 1 drivers
v0000019c1599d790_0 .net "rs1_data_i", 31 0, L_0000019c15a5e880;  alias, 1 drivers
v0000019c1599ddd0_0 .net "rs2_data_i", 31 0, L_0000019c15a5eec0;  alias, 1 drivers
v0000019c1599e730_0 .net "rs2_data_o", 31 0, L_0000019c159903f0;  alias, 1 drivers
v0000019c1599e230_0 .net "rst", 0 0, v0000019c15a05f70_0;  alias, 1 drivers
E_0000019c159719a0 .event anyedge, v0000019c159805c0_0, v0000019c1597f9e0_0, v0000019c1597f6c0_0, v0000019c1599e410_0;
L_0000019c15a5e6a0 .functor MUXZ 32, L_0000019c1598fac0, L_0000019c15a5e880, v0000019c1597efe0_0, C4<>;
L_0000019c15a5ece0 .cmp/eq 2, v0000019c1597f8a0_0, L_0000019c15a06450;
L_0000019c15a5f500 .functor MUXZ 32, L_0000019c15a5eec0, v0000019c15a00330_0, L_0000019c15a5ece0, C4<>;
L_0000019c15a5f3c0 .arith/sum 32, L_0000019c1598fac0, v0000019c15a00330_0;
L_0000019c15a5f960 .arith/sum 32, L_0000019c15a5e880, v0000019c15a00330_0;
L_0000019c15a5f6e0 .part L_0000019c1598fd60, 31, 1;
S_0000019c15922260 .scope module, "alu_inst" "alu" 6 49, 7 2 0, S_0000019c159220d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_a_i";
    .port_info 1 /INPUT 32 "operand_b_i";
    .port_info 2 /INPUT 4 "alu_op_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_0000019c159192f0 .param/l "ALU_OP_ADD" 1 7 11, C4<0000>;
P_0000019c15919328 .param/l "ALU_OP_AND" 1 7 20, C4<1001>;
P_0000019c15919360 .param/l "ALU_OP_OR" 1 7 19, C4<1000>;
P_0000019c15919398 .param/l "ALU_OP_SLL" 1 7 13, C4<0010>;
P_0000019c159193d0 .param/l "ALU_OP_SLT" 1 7 14, C4<0011>;
P_0000019c15919408 .param/l "ALU_OP_SLTU" 1 7 15, C4<0100>;
P_0000019c15919440 .param/l "ALU_OP_SRA" 1 7 18, C4<0111>;
P_0000019c15919478 .param/l "ALU_OP_SRL" 1 7 17, C4<0110>;
P_0000019c159194b0 .param/l "ALU_OP_SUB" 1 7 12, C4<0001>;
P_0000019c159194e8 .param/l "ALU_OP_XOR" 1 7 16, C4<0101>;
L_0000019c1598fd60 .functor BUFZ 32, v0000019c1597f620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15a06498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c1597f300_0 .net/2u *"_ivl_2", 31 0, L_0000019c15a06498;  1 drivers
v0000019c15980160_0 .net "alu_op_i", 3 0, v0000019c1597fd00_0;  alias, 1 drivers
v0000019c1597f3a0_0 .net "operand_a_i", 31 0, L_0000019c15a5e6a0;  alias, 1 drivers
v0000019c1597f580_0 .net "operand_b_i", 31 0, L_0000019c15a5f500;  alias, 1 drivers
v0000019c1597f620_0 .var "result_comb", 31 0;
v0000019c1597fb20_0 .net "result_o", 31 0, L_0000019c1598fd60;  alias, 1 drivers
v0000019c1597f6c0_0 .net "zero_o", 0 0, L_0000019c15a5ef60;  alias, 1 drivers
E_0000019c15972620 .event anyedge, v0000019c1597fd00_0, v0000019c1597f3a0_0, v0000019c1597f580_0;
L_0000019c15a5ef60 .cmp/eq 32, v0000019c1597f620_0, L_0000019c15a06498;
S_0000019c15919530 .scope module, "id_stage_inst" "id_stage" 4 102, 8 2 0, S_0000019c15929580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_plus4_i";
    .port_info 5 /INPUT 1 "wb_reg_we_i";
    .port_info 6 /INPUT 5 "wb_rd_addr_i";
    .port_info 7 /INPUT 32 "wb_rd_data_i";
    .port_info 8 /OUTPUT 32 "rs1_data_o";
    .port_info 9 /OUTPUT 32 "rs2_data_o";
    .port_info 10 /OUTPUT 32 "imm_o";
    .port_info 11 /OUTPUT 5 "rd_addr_o";
    .port_info 12 /OUTPUT 7 "opcode_o";
    .port_info 13 /OUTPUT 3 "funct3_o";
    .port_info 14 /OUTPUT 7 "funct7_o";
    .port_info 15 /OUTPUT 32 "pc_o";
    .port_info 16 /OUTPUT 32 "pc_plus4_o";
L_0000019c1598fac0 .functor BUFZ 32, L_0000019c1598fcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15990540 .functor BUFZ 32, L_0000019c15990770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15a06180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019c1599e7d0_0 .net/2u *"_ivl_12", 4 0, L_0000019c15a06180;  1 drivers
v0000019c1599d830_0 .net *"_ivl_14", 0 0, L_0000019c15a5e920;  1 drivers
L_0000019c15a061c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c1599ec30_0 .net/2u *"_ivl_16", 31 0, L_0000019c15a061c8;  1 drivers
v0000019c1599eaf0_0 .net *"_ivl_18", 31 0, L_0000019c15a5e4c0;  1 drivers
v0000019c1599d970_0 .net *"_ivl_20", 6 0, L_0000019c15a5f0a0;  1 drivers
L_0000019c15a06210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019c1599db50_0 .net *"_ivl_23", 1 0, L_0000019c15a06210;  1 drivers
L_0000019c15a06258 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019c1599dbf0_0 .net/2u *"_ivl_26", 4 0, L_0000019c15a06258;  1 drivers
v0000019c1599e870_0 .net *"_ivl_28", 0 0, L_0000019c15a5e740;  1 drivers
L_0000019c15a062a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c1599e910_0 .net/2u *"_ivl_30", 31 0, L_0000019c15a062a0;  1 drivers
v0000019c1599df10_0 .net *"_ivl_32", 31 0, L_0000019c15a5f5a0;  1 drivers
v0000019c1599e190_0 .net *"_ivl_34", 6 0, L_0000019c15a5f780;  1 drivers
L_0000019c15a062e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019c1599d510_0 .net *"_ivl_37", 1 0, L_0000019c15a062e8;  1 drivers
v0000019c1599e9b0_0 .net *"_ivl_41", 0 0, L_0000019c15a5e9c0;  1 drivers
v0000019c1599ecd0_0 .net *"_ivl_42", 19 0, L_0000019c15a5ea60;  1 drivers
v0000019c1599eb90_0 .net *"_ivl_45", 11 0, L_0000019c15a5f140;  1 drivers
v0000019c1599dfb0_0 .net *"_ivl_49", 0 0, L_0000019c15a5ed80;  1 drivers
v0000019c1599e050_0 .net *"_ivl_50", 19 0, L_0000019c15a5eb00;  1 drivers
v0000019c1599ed70_0 .net *"_ivl_53", 6 0, L_0000019c15a5ffa0;  1 drivers
v0000019c1599ced0_0 .net *"_ivl_55", 4 0, L_0000019c15a5f460;  1 drivers
v0000019c1599e0f0_0 .net *"_ivl_59", 0 0, L_0000019c15a5f820;  1 drivers
v0000019c1599cf70_0 .net *"_ivl_60", 19 0, L_0000019c15a5f1e0;  1 drivers
v0000019c1599d010_0 .net *"_ivl_63", 0 0, L_0000019c15a5faa0;  1 drivers
v0000019c1599d0b0_0 .net *"_ivl_65", 5 0, L_0000019c15a5ec40;  1 drivers
v0000019c1599d150_0 .net *"_ivl_67", 3 0, L_0000019c15a60040;  1 drivers
L_0000019c15a06330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c1599d1f0_0 .net/2u *"_ivl_68", 0 0, L_0000019c15a06330;  1 drivers
v0000019c1599d290_0 .net *"_ivl_73", 19 0, L_0000019c15a5fb40;  1 drivers
L_0000019c15a06378 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c1599d330_0 .net/2u *"_ivl_74", 11 0, L_0000019c15a06378;  1 drivers
v0000019c15a01050_0 .net *"_ivl_79", 0 0, L_0000019c15a5ff00;  1 drivers
v0000019c15a00830_0 .net *"_ivl_80", 11 0, L_0000019c15a5ee20;  1 drivers
v0000019c15a01a50_0 .net *"_ivl_83", 7 0, L_0000019c15a5e560;  1 drivers
v0000019c15a010f0_0 .net *"_ivl_85", 0 0, L_0000019c15a5e1a0;  1 drivers
v0000019c15a01190_0 .net *"_ivl_87", 9 0, L_0000019c15a5fa00;  1 drivers
L_0000019c15a063c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c15a005b0_0 .net/2u *"_ivl_88", 0 0, L_0000019c15a063c0;  1 drivers
v0000019c15a01230_0 .net "clk", 0 0, v0000019c15a04350_0;  alias, 1 drivers
v0000019c15a008d0_0 .net "funct3_o", 2 0, L_0000019c15a5e7e0;  alias, 1 drivers
v0000019c15a017d0_0 .net "funct7_o", 6 0, L_0000019c15a5f000;  alias, 1 drivers
v0000019c15a012d0_0 .var/i "i", 31 0;
v0000019c15a00290_0 .net "imm_b_type", 31 0, L_0000019c15a5fe60;  1 drivers
v0000019c15a00dd0_0 .net "imm_i_type", 31 0, L_0000019c15a5f640;  1 drivers
v0000019c15a01d70_0 .net "imm_j_type", 31 0, L_0000019c15a5f8c0;  1 drivers
v0000019c15a00330_0 .var "imm_o", 31 0;
v0000019c15a00970_0 .net "imm_s_type", 31 0, L_0000019c15a5eba0;  1 drivers
v0000019c15a00a10_0 .net "imm_u_type", 31 0, L_0000019c15a5fc80;  1 drivers
v0000019c15a01870_0 .net "instr_i", 31 0, L_0000019c1598ff90;  alias, 1 drivers
v0000019c15a00b50_0 .net "opcode_o", 6 0, L_0000019c15a043f0;  alias, 1 drivers
v0000019c15a00fb0_0 .net "pc_i", 31 0, L_0000019c1598fcf0;  alias, 1 drivers
v0000019c15a01410_0 .net "pc_o", 31 0, L_0000019c1598fac0;  alias, 1 drivers
v0000019c15a01910_0 .net "pc_plus4_i", 31 0, L_0000019c15990770;  alias, 1 drivers
v0000019c15a00d30_0 .net "pc_plus4_o", 31 0, L_0000019c15990540;  alias, 1 drivers
v0000019c15a00650_0 .net "rd_addr_o", 4 0, L_0000019c15a5e2e0;  alias, 1 drivers
v0000019c15a006f0 .array "rf", 0 31, 31 0;
v0000019c15a019b0_0 .net "rs1_addr", 4 0, L_0000019c15a5e380;  1 drivers
v0000019c15a01370_0 .net "rs1_data_o", 31 0, L_0000019c15a5e880;  alias, 1 drivers
v0000019c15a01690_0 .net "rs2_addr", 4 0, L_0000019c15a5e420;  1 drivers
v0000019c15a00e70_0 .net "rs2_data_o", 31 0, L_0000019c15a5eec0;  alias, 1 drivers
v0000019c15a01b90_0 .net "rst", 0 0, v0000019c15a05f70_0;  alias, 1 drivers
v0000019c15a014b0_0 .net "wb_rd_addr_i", 4 0, L_0000019c159907e0;  alias, 1 drivers
v0000019c15a00150_0 .net "wb_rd_data_i", 31 0, L_0000019c15990850;  alias, 1 drivers
v0000019c15a00f10_0 .net "wb_reg_we_i", 0 0, L_0000019c15990310;  alias, 1 drivers
E_0000019c15971de0/0 .event anyedge, v0000019c159800c0_0, v0000019c15a00dd0_0, v0000019c15a00970_0, v0000019c15a00290_0;
E_0000019c15971de0/1 .event anyedge, v0000019c15a00a10_0, v0000019c15a01d70_0;
E_0000019c15971de0 .event/or E_0000019c15971de0/0, E_0000019c15971de0/1;
E_0000019c15971ca0 .event posedge, v0000019c1599e550_0;
L_0000019c15a043f0 .part L_0000019c1598ff90, 0, 7;
L_0000019c15a5e2e0 .part L_0000019c1598ff90, 7, 5;
L_0000019c15a5e7e0 .part L_0000019c1598ff90, 12, 3;
L_0000019c15a5e380 .part L_0000019c1598ff90, 15, 5;
L_0000019c15a5e420 .part L_0000019c1598ff90, 20, 5;
L_0000019c15a5f000 .part L_0000019c1598ff90, 25, 7;
L_0000019c15a5e920 .cmp/eq 5, L_0000019c15a5e380, L_0000019c15a06180;
L_0000019c15a5e4c0 .array/port v0000019c15a006f0, L_0000019c15a5f0a0;
L_0000019c15a5f0a0 .concat [ 5 2 0 0], L_0000019c15a5e380, L_0000019c15a06210;
L_0000019c15a5e880 .functor MUXZ 32, L_0000019c15a5e4c0, L_0000019c15a061c8, L_0000019c15a5e920, C4<>;
L_0000019c15a5e740 .cmp/eq 5, L_0000019c15a5e420, L_0000019c15a06258;
L_0000019c15a5f5a0 .array/port v0000019c15a006f0, L_0000019c15a5f780;
L_0000019c15a5f780 .concat [ 5 2 0 0], L_0000019c15a5e420, L_0000019c15a062e8;
L_0000019c15a5eec0 .functor MUXZ 32, L_0000019c15a5f5a0, L_0000019c15a062a0, L_0000019c15a5e740, C4<>;
L_0000019c15a5e9c0 .part L_0000019c1598ff90, 31, 1;
LS_0000019c15a5ea60_0_0 .concat [ 1 1 1 1], L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0;
LS_0000019c15a5ea60_0_4 .concat [ 1 1 1 1], L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0;
LS_0000019c15a5ea60_0_8 .concat [ 1 1 1 1], L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0;
LS_0000019c15a5ea60_0_12 .concat [ 1 1 1 1], L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0;
LS_0000019c15a5ea60_0_16 .concat [ 1 1 1 1], L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0, L_0000019c15a5e9c0;
LS_0000019c15a5ea60_1_0 .concat [ 4 4 4 4], LS_0000019c15a5ea60_0_0, LS_0000019c15a5ea60_0_4, LS_0000019c15a5ea60_0_8, LS_0000019c15a5ea60_0_12;
LS_0000019c15a5ea60_1_4 .concat [ 4 0 0 0], LS_0000019c15a5ea60_0_16;
L_0000019c15a5ea60 .concat [ 16 4 0 0], LS_0000019c15a5ea60_1_0, LS_0000019c15a5ea60_1_4;
L_0000019c15a5f140 .part L_0000019c1598ff90, 20, 12;
L_0000019c15a5f640 .concat [ 12 20 0 0], L_0000019c15a5f140, L_0000019c15a5ea60;
L_0000019c15a5ed80 .part L_0000019c1598ff90, 31, 1;
LS_0000019c15a5eb00_0_0 .concat [ 1 1 1 1], L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80;
LS_0000019c15a5eb00_0_4 .concat [ 1 1 1 1], L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80;
LS_0000019c15a5eb00_0_8 .concat [ 1 1 1 1], L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80;
LS_0000019c15a5eb00_0_12 .concat [ 1 1 1 1], L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80;
LS_0000019c15a5eb00_0_16 .concat [ 1 1 1 1], L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80, L_0000019c15a5ed80;
LS_0000019c15a5eb00_1_0 .concat [ 4 4 4 4], LS_0000019c15a5eb00_0_0, LS_0000019c15a5eb00_0_4, LS_0000019c15a5eb00_0_8, LS_0000019c15a5eb00_0_12;
LS_0000019c15a5eb00_1_4 .concat [ 4 0 0 0], LS_0000019c15a5eb00_0_16;
L_0000019c15a5eb00 .concat [ 16 4 0 0], LS_0000019c15a5eb00_1_0, LS_0000019c15a5eb00_1_4;
L_0000019c15a5ffa0 .part L_0000019c1598ff90, 25, 7;
L_0000019c15a5f460 .part L_0000019c1598ff90, 7, 5;
L_0000019c15a5eba0 .concat [ 5 7 20 0], L_0000019c15a5f460, L_0000019c15a5ffa0, L_0000019c15a5eb00;
L_0000019c15a5f820 .part L_0000019c1598ff90, 31, 1;
LS_0000019c15a5f1e0_0_0 .concat [ 1 1 1 1], L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820;
LS_0000019c15a5f1e0_0_4 .concat [ 1 1 1 1], L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820;
LS_0000019c15a5f1e0_0_8 .concat [ 1 1 1 1], L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820;
LS_0000019c15a5f1e0_0_12 .concat [ 1 1 1 1], L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820;
LS_0000019c15a5f1e0_0_16 .concat [ 1 1 1 1], L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820, L_0000019c15a5f820;
LS_0000019c15a5f1e0_1_0 .concat [ 4 4 4 4], LS_0000019c15a5f1e0_0_0, LS_0000019c15a5f1e0_0_4, LS_0000019c15a5f1e0_0_8, LS_0000019c15a5f1e0_0_12;
LS_0000019c15a5f1e0_1_4 .concat [ 4 0 0 0], LS_0000019c15a5f1e0_0_16;
L_0000019c15a5f1e0 .concat [ 16 4 0 0], LS_0000019c15a5f1e0_1_0, LS_0000019c15a5f1e0_1_4;
L_0000019c15a5faa0 .part L_0000019c1598ff90, 7, 1;
L_0000019c15a5ec40 .part L_0000019c1598ff90, 25, 6;
L_0000019c15a60040 .part L_0000019c1598ff90, 8, 4;
LS_0000019c15a5fe60_0_0 .concat [ 1 4 6 1], L_0000019c15a06330, L_0000019c15a60040, L_0000019c15a5ec40, L_0000019c15a5faa0;
LS_0000019c15a5fe60_0_4 .concat [ 20 0 0 0], L_0000019c15a5f1e0;
L_0000019c15a5fe60 .concat [ 12 20 0 0], LS_0000019c15a5fe60_0_0, LS_0000019c15a5fe60_0_4;
L_0000019c15a5fb40 .part L_0000019c1598ff90, 12, 20;
L_0000019c15a5fc80 .concat [ 12 20 0 0], L_0000019c15a06378, L_0000019c15a5fb40;
L_0000019c15a5ff00 .part L_0000019c1598ff90, 31, 1;
LS_0000019c15a5ee20_0_0 .concat [ 1 1 1 1], L_0000019c15a5ff00, L_0000019c15a5ff00, L_0000019c15a5ff00, L_0000019c15a5ff00;
LS_0000019c15a5ee20_0_4 .concat [ 1 1 1 1], L_0000019c15a5ff00, L_0000019c15a5ff00, L_0000019c15a5ff00, L_0000019c15a5ff00;
LS_0000019c15a5ee20_0_8 .concat [ 1 1 1 1], L_0000019c15a5ff00, L_0000019c15a5ff00, L_0000019c15a5ff00, L_0000019c15a5ff00;
L_0000019c15a5ee20 .concat [ 4 4 4 0], LS_0000019c15a5ee20_0_0, LS_0000019c15a5ee20_0_4, LS_0000019c15a5ee20_0_8;
L_0000019c15a5e560 .part L_0000019c1598ff90, 12, 8;
L_0000019c15a5e1a0 .part L_0000019c1598ff90, 20, 1;
L_0000019c15a5fa00 .part L_0000019c1598ff90, 21, 10;
LS_0000019c15a5f8c0_0_0 .concat [ 1 10 1 8], L_0000019c15a063c0, L_0000019c15a5fa00, L_0000019c15a5e1a0, L_0000019c15a5e560;
LS_0000019c15a5f8c0_0_4 .concat [ 12 0 0 0], L_0000019c15a5ee20;
L_0000019c15a5f8c0 .concat [ 20 12 0 0], LS_0000019c15a5f8c0_0_0, LS_0000019c15a5f8c0_0_4;
S_0000019c15907f10 .scope module, "if_stage_inst" "if_stage" 4 87, 9 2 0, S_0000019c15929580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jump_i";
    .port_info 3 /INPUT 1 "branch_i";
    .port_info 4 /INPUT 1 "branch_condition_met_i";
    .port_info 5 /INPUT 32 "jal_target_addr_i";
    .port_info 6 /INPUT 32 "jalr_target_addr_i";
    .port_info 7 /INPUT 32 "branch_target_addr_i";
    .port_info 8 /INPUT 1 "is_jalr_i";
    .port_info 9 /OUTPUT 32 "pc_o";
    .port_info 10 /OUTPUT 32 "pc_plus4_o";
L_0000019c1598fcf0 .functor BUFZ 32, v0000019c15a01eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15990770 .functor BUFZ 32, L_0000019c15a06010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15a06138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019c15a01af0_0 .net/2u *"_ivl_0", 31 0, L_0000019c15a06138;  1 drivers
v0000019c15a01550_0 .net "branch_condition_met_i", 0 0, v0000019c1599e4b0_0;  alias, 1 drivers
v0000019c15a00470_0 .net "branch_i", 0 0, v0000019c159805c0_0;  alias, 1 drivers
v0000019c15a01730_0 .net "branch_target_addr_i", 31 0, L_0000019c15a5f3c0;  alias, 1 drivers
v0000019c15a00790_0 .net "clk", 0 0, v0000019c15a04350_0;  alias, 1 drivers
v0000019c15a00ab0_0 .net "is_jalr_i", 0 0, L_0000019c15a5fbe0;  alias, 1 drivers
v0000019c15a003d0_0 .net "jal_target_addr_i", 31 0, L_0000019c15a5e240;  alias, 1 drivers
v0000019c15a015f0_0 .net "jalr_target_addr_i", 31 0, L_0000019c15a5f960;  alias, 1 drivers
v0000019c15a01cd0_0 .net "jump_i", 0 0, v0000019c1597f1c0_0;  alias, 1 drivers
v0000019c15a01c30_0 .var "next_pc", 31 0;
v0000019c15a01e10_0 .net "pc_o", 31 0, L_0000019c1598fcf0;  alias, 1 drivers
v0000019c15a00bf0_0 .net "pc_plus4_o", 31 0, L_0000019c15990770;  alias, 1 drivers
v0000019c15a00c90_0 .net "pc_plus_4", 31 0, L_0000019c15a06010;  1 drivers
v0000019c15a01eb0_0 .var "pc_reg", 31 0;
v0000019c15a01f50_0 .net "rst", 0 0, v0000019c15a05f70_0;  alias, 1 drivers
E_0000019c15972720 .event posedge, v0000019c1599e230_0, v0000019c1599e550_0;
E_0000019c159723a0/0 .event anyedge, v0000019c1597f1c0_0, v0000019c15a00ab0_0, v0000019c1599d8d0_0, v0000019c15a003d0_0;
E_0000019c159723a0/1 .event anyedge, v0000019c159805c0_0, v0000019c1599e4b0_0, v0000019c1599d470_0, v0000019c15a00c90_0;
E_0000019c159723a0 .event/or E_0000019c159723a0/0, E_0000019c159723a0/1;
L_0000019c15a06010 .arith/sum 32, v0000019c15a01eb0_0, L_0000019c15a06138;
S_0000019c158fccc0 .scope module, "mem_stage_inst" "mem_stage" 4 186, 10 2 0, S_0000019c15929580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 32 "pc_plus4_i";
    .port_info 6 /INPUT 1 "mem_read_i";
    .port_info 7 /INPUT 1 "mem_write_i";
    .port_info 8 /INPUT 2 "mem_op_size_i";
    .port_info 9 /OUTPUT 32 "data_addr_o";
    .port_info 10 /OUTPUT 32 "data_wdata_o";
    .port_info 11 /OUTPUT 4 "data_we_o";
    .port_info 12 /INPUT 32 "data_rdata_i";
    .port_info 13 /OUTPUT 32 "mem_rdata_o";
    .port_info 14 /OUTPUT 32 "alu_result_o";
    .port_info 15 /OUTPUT 5 "rd_addr_o";
    .port_info 16 /OUTPUT 32 "pc_plus4_o";
L_0000019c1598feb0 .functor BUFZ 32, L_0000019c1598fb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c1598fc80 .functor BUFZ 32, L_0000019c159903f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c1598fa50 .functor BUFZ 32, L_0000019c159908c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c1598ff20 .functor BUFZ 32, L_0000019c1598fb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15990690 .functor BUFZ 5, L_0000019c1598fc10, C4<00000>, C4<00000>, C4<00000>;
L_0000019c159900e0 .functor BUFZ 32, L_0000019c15990620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c15a064e0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000019c15a01ff0_0 .net/2u *"_ivl_4", 3 0, L_0000019c15a064e0;  1 drivers
L_0000019c15a06528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000019c15a001f0_0 .net/2u *"_ivl_6", 3 0, L_0000019c15a06528;  1 drivers
v0000019c15a00510_0 .net "alu_result_i", 31 0, L_0000019c1598fb30;  alias, 1 drivers
v0000019c15a036a0_0 .net "alu_result_o", 31 0, L_0000019c1598ff20;  alias, 1 drivers
v0000019c15a02480_0 .net "clk", 0 0, v0000019c15a04350_0;  alias, 1 drivers
v0000019c15a03ba0_0 .net "data_addr_o", 31 0, L_0000019c1598feb0;  alias, 1 drivers
v0000019c15a03b00_0 .net "data_rdata_i", 31 0, L_0000019c159908c0;  alias, 1 drivers
v0000019c15a03740_0 .net "data_wdata_o", 31 0, L_0000019c1598fc80;  alias, 1 drivers
v0000019c15a04000_0 .net "data_we_o", 3 0, L_0000019c15a5fdc0;  alias, 1 drivers
o0000019c159b2038 .functor BUFZ 2, C4<zz>; HiZ drive
v0000019c15a032e0_0 .net "mem_op_size_i", 1 0, o0000019c159b2038;  0 drivers
v0000019c15a02f20_0 .net "mem_rdata_o", 31 0, L_0000019c1598fa50;  alias, 1 drivers
v0000019c15a02fc0_0 .net "mem_read_i", 0 0, L_0000019c1598fdd0;  alias, 1 drivers
v0000019c15a02340_0 .net "mem_write_i", 0 0, L_0000019c15990930;  alias, 1 drivers
v0000019c15a02ca0_0 .net "pc_plus4_i", 31 0, L_0000019c15990620;  alias, 1 drivers
v0000019c15a02d40_0 .net "pc_plus4_o", 31 0, L_0000019c159900e0;  alias, 1 drivers
v0000019c15a034c0_0 .net "rd_addr_i", 4 0, L_0000019c1598fc10;  alias, 1 drivers
v0000019c15a02200_0 .net "rd_addr_o", 4 0, L_0000019c15990690;  alias, 1 drivers
v0000019c15a039c0_0 .net "rs2_data_i", 31 0, L_0000019c159903f0;  alias, 1 drivers
v0000019c15a031a0_0 .net "rst", 0 0, v0000019c15a05f70_0;  alias, 1 drivers
L_0000019c15a5fdc0 .functor MUXZ 4, L_0000019c15a06528, L_0000019c15a064e0, L_0000019c15990930, C4<>;
S_0000019c158fce50 .scope module, "wb_stage_inst" "wb_stage" 4 214, 11 2 0, S_0000019c15929580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_rdata_i";
    .port_info 3 /INPUT 32 "alu_result_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 32 "pc_plus4_i";
    .port_info 6 /INPUT 1 "reg_we_i";
    .port_info 7 /INPUT 2 "wb_mux_sel_i";
    .port_info 8 /OUTPUT 1 "wb_reg_we_o";
    .port_info 9 /OUTPUT 5 "wb_rd_addr_o";
    .port_info 10 /OUTPUT 32 "wb_rd_data_o";
L_0000019c15990310 .functor BUFZ 1, L_0000019c15990700, C4<0>, C4<0>, C4<0>;
L_0000019c159907e0 .functor BUFZ 5, L_0000019c15990690, C4<00000>, C4<00000>, C4<00000>;
L_0000019c15990850 .functor BUFZ 32, v0000019c15a02e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019c15a02660_0 .net "alu_result_i", 31 0, L_0000019c1598ff20;  alias, 1 drivers
v0000019c15a02980_0 .net "clk", 0 0, v0000019c15a04350_0;  alias, 1 drivers
v0000019c15a02de0_0 .net "mem_rdata_i", 31 0, L_0000019c1598fa50;  alias, 1 drivers
v0000019c15a028e0_0 .net "pc_plus4_i", 31 0, L_0000019c159900e0;  alias, 1 drivers
v0000019c15a02700_0 .net "rd_addr_i", 4 0, L_0000019c15990690;  alias, 1 drivers
v0000019c15a02b60_0 .net "reg_we_i", 0 0, L_0000019c15990700;  alias, 1 drivers
v0000019c15a023e0_0 .net "rst", 0 0, v0000019c15a05f70_0;  alias, 1 drivers
v0000019c15a02520_0 .net "wb_mux_sel_i", 1 0, L_0000019c159902a0;  alias, 1 drivers
v0000019c15a03a60_0 .net "wb_rd_addr_o", 4 0, L_0000019c159907e0;  alias, 1 drivers
v0000019c15a022a0_0 .net "wb_rd_data_o", 31 0, L_0000019c15990850;  alias, 1 drivers
v0000019c15a02a20_0 .net "wb_reg_we_o", 0 0, L_0000019c15990310;  alias, 1 drivers
v0000019c15a02e80_0 .var "write_data", 31 0;
E_0000019c15971f60 .event anyedge, v0000019c15a02520_0, v0000019c15a036a0_0, v0000019c15a02f20_0, v0000019c15a02d40_0;
S_0000019c158ea1f0 .scope begin, "run_block" "run_block" 3 114, 3 114 0, S_0000019c1598d4e0;
 .timescale -9 -12;
E_0000019c15972760 .event anyedge, v0000019c15a04a30_0;
S_0000019c158b2720 .scope begin, "timeout_block" "timeout_block" 3 108, 3 108 0, S_0000019c1598d4e0;
 .timescale -9 -12;
    .scope S_0000019c15907f10;
T_1 ;
Ewait_0 .event/or E_0000019c159723a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000019c15a01cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000019c15a00ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0000019c15a015f0_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0000019c15a003d0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0000019c15a01c30_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019c15a00470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0000019c15a01550_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000019c15a01730_0;
    %store/vec4 v0000019c15a01c30_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000019c15a00c90_0;
    %store/vec4 v0000019c15a01c30_0, 0, 32;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000019c15907f10;
T_2 ;
    %wait E_0000019c15972720;
    %load/vec4 v0000019c15a01f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c15a01eb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000019c15a01c30_0;
    %assign/vec4 v0000019c15a01eb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019c15919530;
T_3 ;
    %wait E_0000019c15971ca0;
    %load/vec4 v0000019c15a00f10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000019c15a014b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000019c15a00150_0;
    %load/vec4 v0000019c15a014b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c15a006f0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019c15919530;
T_4 ;
    %load/vec4 v0000019c15a01b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c15a012d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000019c15a012d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000019c15a012d0_0;
    %store/vec4a v0000019c15a006f0, 4, 0;
    %load/vec4 v0000019c15a012d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c15a012d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %end;
    .thread T_4;
    .scope S_0000019c15919530;
T_5 ;
Ewait_1 .event/or E_0000019c15971de0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000019c15a00b50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0000019c15a00dd0_0;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0000019c15a00dd0_0;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0000019c15a00dd0_0;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0000019c15a00970_0;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0000019c15a00290_0;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0000019c15a00a10_0;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0000019c15a00a10_0;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0000019c15a01d70_0;
    %store/vec4 v0000019c15a00330_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000019c15929710;
T_6 ;
Ewait_2 .event/or E_0000019c15971ba0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c159808e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c1597f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c15980480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c1597f260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c159805c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c1597f1c0_0, 0, 1;
    %load/vec4 v0000019c159800c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c15980480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c1597f260_0, 0, 2;
    %load/vec4 v0000019c1597f9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.11 ;
    %load/vec4 v0000019c1597fe40_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.16 ;
    %load/vec4 v0000019c1597fe40_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c15980480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c1597f260_0, 0, 2;
    %load/vec4 v0000019c1597f9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.32 ;
    %load/vec4 v0000019c1597fe40_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.36, 8;
T_6.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.36, 8;
 ; End of false expr.
    %blend;
T_6.36;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %jmp T_6.34;
T_6.34 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c159808e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c15980480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c1597f260_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597f940_0, 0, 1;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c159805c0_0, 0, 1;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c15980480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c1597f260_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c15980480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c1597f260_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c15980480_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019c1597f260_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597f1c0_0, 0, 1;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597efe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c1597f8a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c1597fd00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c15980480_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019c1597f260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c1597f1c0_0, 0, 1;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019c15922260;
T_7 ;
    %wait E_0000019c15972620;
    %load/vec4 v0000019c15980160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %add;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %sub;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %xor;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %or;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0000019c1597f3a0_0;
    %load/vec4 v0000019c1597f580_0;
    %and;
    %store/vec4 v0000019c1597f620_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000019c159220d0;
T_8 ;
Ewait_3 .event/or E_0000019c159719a0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c1599e4b0_0, 0, 1;
    %load/vec4 v0000019c1599d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000019c1599d650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c1599e4b0_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0000019c1599e2d0_0;
    %store/vec4 v0000019c1599e4b0_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0000019c1599e2d0_0;
    %inv;
    %store/vec4 v0000019c1599e4b0_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0000019c1599e410_0;
    %store/vec4 v0000019c1599e4b0_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0000019c1599e410_0;
    %inv;
    %store/vec4 v0000019c1599e4b0_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0000019c1599e410_0;
    %store/vec4 v0000019c1599e4b0_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0000019c1599e410_0;
    %inv;
    %store/vec4 v0000019c1599e4b0_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000019c158fce50;
T_9 ;
Ewait_4 .event/or E_0000019c15971f60, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0000019c15a02520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0000019c15a02660_0;
    %store/vec4 v0000019c15a02e80_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0000019c15a02660_0;
    %store/vec4 v0000019c15a02e80_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0000019c15a02de0_0;
    %store/vec4 v0000019c15a02e80_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000019c15a028e0_0;
    %store/vec4 v0000019c15a02e80_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000019c1598d4e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c15a04350_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0000019c15a04350_0;
    %inv;
    %store/vec4 v0000019c15a04350_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000019c1598d4e0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c15a05f70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c15a05f70_0, 0, 1;
    %vpi_call/w 3 53 "$display", "Reset released at time %0t", $time {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000019c1598d4e0;
T_12 ;
    %wait E_0000019c15971ca0;
    %load/vec4 v0000019c15a05f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000019c15a05e30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000019c15a05d90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000019c15a054d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c15a04c10, 0, 4;
T_12.2 ;
    %load/vec4 v0000019c15a05e30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0000019c15a05d90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000019c15a054d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c15a04c10, 4, 5;
T_12.4 ;
    %load/vec4 v0000019c15a05e30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0000019c15a05d90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000019c15a054d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c15a04c10, 4, 5;
T_12.6 ;
    %load/vec4 v0000019c15a05e30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0000019c15a05d90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000019c15a054d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c15a04c10, 4, 5;
T_12.8 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019c1598d4e0;
T_13 ;
    %fork t_3, S_0000019c1593aef0;
    %jmp t_2;
    .scope S_0000019c1593aef0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c15980840_0, 0, 32;
T_13.0 ;
    %load/vec4 v0000019c15980840_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000019c15980840_0;
    %store/vec4a v0000019c15a05ed0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019c15980840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000019c15980840_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0000019c1598d4e0;
t_2 %join;
    %fork t_5, S_0000019c1593b080;
    %jmp t_4;
    .scope S_0000019c1593b080;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c15980d40_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000019c15980d40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000019c15980d40_0;
    %store/vec4a v0000019c15a04c10, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019c15980d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000019c15980d40_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0000019c1598d4e0;
t_4 %join;
    %vpi_call/w 3 94 "$display", "Loading instruction memory from sim/code/quicksort.hex" {0 0 0};
    %vpi_call/w 3 95 "$readmemh", "sim/code/quicksort.hex", v0000019c15a05ed0 {0 0 0};
    %vpi_call/w 3 97 "$display", "Loading data memory from sim/code/data.hex" {0 0 0};
    %vpi_call/w 3 98 "$readmemh", "sim/code/data.hex", v0000019c15a04c10, 32'sb00000000000000000000000001000000 {0 0 0};
    %vpi_call/w 3 100 "$display", "Starting Simulation..." {0 0 0};
T_13.4 ;
    %load/vec4 v0000019c15a05f70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.5, 6;
    %wait E_0000019c15971ee0;
    %jmp T_13.4;
T_13.5 ;
    %fork t_7, S_0000019c1598d4e0;
    %fork t_8, S_0000019c1598d4e0;
    %join;
    %join;
    %jmp t_6;
t_7 ;
    %fork t_10, S_0000019c158b2720;
    %jmp t_9;
    .scope S_0000019c158b2720;
t_10 ;
    %delay 10000000, 0;
    %vpi_call/w 3 110 "$error", "Simulation timed out! PC did not reach halt address 0x20." {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000019c1597f4e0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019c1597fc60_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_0000019c15943420;
    %join;
    %vpi_call/w 3 112 "$finish" {0 0 0};
    %end;
    .scope S_0000019c1598d4e0;
t_9 %join;
    %end;
t_8 ;
    %fork t_12, S_0000019c158ea1f0;
    %jmp t_11;
    .scope S_0000019c158ea1f0;
t_12 ;
T_13.6 ;
    %load/vec4 v0000019c15a04a30_0;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.7, 6;
    %wait E_0000019c15972760;
    %jmp T_13.6;
T_13.7 ;
    %delay 20000, 0;
    %vpi_call/w 3 117 "$display", "PC reached halt address 0x20 at time %0t", $time {0 0 0};
    %disable S_0000019c158b2720;
    %end;
    .scope S_0000019c1598d4e0;
t_11 %join;
    %end;
    .scope S_0000019c1598d4e0;
t_6 ;
    %load/vec4 v0000019c15a04a30_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %vpi_call/w 3 124 "$display", "Verification PASSED: PC reached the halt loop." {0 0 0};
    %jmp T_13.9;
T_13.8 ;
    %vpi_call/w 3 126 "$error", "Verification FAILED: PC did not reach the halt loop (PC = 0x%h).", v0000019c15a04a30_0 {0 0 0};
T_13.9 ;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000019c1597f4e0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019c1597fc60_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_0000019c15943420;
    %join;
    %vpi_call/w 3 132 "$display", "Simulation finished at time %0t", $time {0 0 0};
    %vpi_call/w 3 133 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "sim/riscv_cpu_tb.v";
    "src/riscv_cpu.v";
    "src/control_unit.v";
    "src/ex_stage.v";
    "src/alu.v";
    "src/id_stage.v";
    "src/if_stage.v";
    "src/mem_stage.v";
    "src/wb_stage.v";
