<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<link rel="stylesheet" href="file:///opt/Xilinx/Vitis/2019.2/data/rulecheck/rulecheck.css">
<script type="text/javascript" src="file:///opt/Xilinx/Vitis/2019.2/data/rulecheck/rulecheck.js"></script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xrcserver v.2019.2 (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Tue Apr 28 20:43:18 2020</td></tr>
<tr><td><b>Host</b></td><td>ip-172-31-75-161.ec2.internal running 64-bit CentOS Linux release 7.7.1908 (Core)</td></tr>
<tr><td><b>Command</b></td><td>v++ --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}  -t hw --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps --report_level 2 --report_dir ./bxy_ur_1_opt_pnr.rpt --log_dir ./bxy_ur_opt_pnr.log -g --temp_dir ./bxy_ur_1_opt_pnr -k bxy_ur_1_opt_kernel -obxy_ur_1_opt_kernel.xclbin -l bxy_ur_1_opt_kernel.xo </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
<tr><td><a href="#CONFIG FILE DETAILS">3 CONFIG FILE DETAILS</a></tr></td>
<tr><td><a href="#PERFORMANCE CHECKS MET">4 PERFORMANCE CHECKS MET</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 4
</pre>
<pre>Rule Specs Violated: 1
</pre>
<pre>Rules Met: 2
</pre>
<pre>Rule Specs Met: 2
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">2</td>
<td align="left">AUTO-FREQ-SCALING-08</td>
<td align="left">advisory</td>
<td align="left">Auto frequency scaling - Higher frequency possible</td>
<td align="left">Accelerator.bxy_ur_1_opt_kernel.Performance</td>
<td align="left">For clock clk_main_a0, the auto scaled frequency 257.9 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 250.0 MHz.</td>
<td align="left">The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. In this case the clock may in fact be able to run at a higher frequency than specified. You may want to consider <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=AUTO-FREQ-SCALING-08.html">setting</a> the clock frequency higher for better performance. The '--kernel_frequency' option is one way to control the frequency specification.</td>
</tr>
<tr>
<td align="left">3</td>
<td align="left">AUTO-FREQ-SCALING-08</td>
<td align="left">advisory</td>
<td align="left">Auto frequency scaling - Higher frequency possible</td>
<td align="left">Accelerator.bxy_ur_1_opt_kernel.Performance</td>
<td align="left">For clock clk_extra_b0, the auto scaled frequency 304.8 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 250.0 MHz.</td>
<td align="left">The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. In this case the clock may in fact be able to run at a higher frequency than specified. You may want to consider <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=AUTO-FREQ-SCALING-08.html">setting</a> the clock frequency higher for better performance. The '--kernel_frequency' option is one way to control the frequency specification.</td>
</tr>
<tr>
<td align="left">4</td>
<td align="left">AUTO-FREQ-SCALING-08</td>
<td align="left">advisory</td>
<td align="left">Auto frequency scaling - Higher frequency possible</td>
<td align="left">Accelerator.bxy_ur_1_opt_kernel.Performance</td>
<td align="left">For clock clk_extra_a1, the auto scaled frequency 205.9 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 125.0 MHz.</td>
<td align="left">The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. In this case the clock may in fact be able to run at a higher frequency than specified. You may want to consider <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=AUTO-FREQ-SCALING-08.html">setting</a> the clock frequency higher for better performance. The '--kernel_frequency' option is one way to control the frequency specification.</td>
</tr>
<tr>
<td align="left">5</td>
<td align="left">AUTO-FREQ-SCALING-08</td>
<td align="left">advisory</td>
<td align="left">Auto frequency scaling - Higher frequency possible</td>
<td align="left">Accelerator.bxy_ur_1_opt_kernel.Performance</td>
<td align="left">For clock clk_main_a0, the auto scaled frequency 257.9 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 250.0 MHz.</td>
<td align="left">The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. In this case the clock may in fact be able to run at a higher frequency than specified. You may want to consider <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=AUTO-FREQ-SCALING-08.html">setting</a> the clock frequency higher for better performance. The '--kernel_frequency' option is one way to control the frequency specification.</td>
</tr>
</table>
<br>
<a name="CONFIG FILE DETAILS"></a><h1>3 CONFIG FILE DETAILS</h1>
<pre>Config files found: 0
</pre>
<a name="PERFORMANCE CHECKS MET"></a><h1>4 PERFORMANCE CHECKS MET</h1>
<table border="1">
<caption>Items that offer design performance insight</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left">Actual</th>
<th align="left">Threshold</th>
<th align="left" width="350">Details</th>
<th align="left" width="320">Rule Description</th>
</tr>
<tr>
<td align="left">6</td>
<td align="left">PLATFORM-CLOCK-DOMAINS-01</td>
<td align="left">Runtime controllable clock domains - Achieved clock frequency (MHz)</td>
<td align="left">Accelerator.System.Performance</td>
<td align="left"></td>
<td align="left"></td>
<td align="left">The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): 
Kernel: clk_main_a0 = 250.0 MHz 
Kernel: clk_extra_b0 = 250.0 MHz 
Kernel: clk_extra_a1 = 125.0 MHz 
Kernel: clk_extra_c0 = 500.0 MHz 
System: clk_main_a0 = 250.0 MHz 
Scalable clock clk_extra_b0 (Id = 0) is used for hls kernels. This design has 1 hls kernel(s).
Scalable clock clk_extra_c0 (Id = 1) is used for rtl kernels. This design has 0 rtl kernel(s).</td>
<td align="left"><html> Kernel clocks (and system clocks for some platforms) are scalable; they can preserve functionality at the cost of performance by running at a lower frequency than requested. To be scalable, a clock must be driven by an MMCM where the control registers for the MMCM can be set by the runtime over AXI4-Lite. This item shows the final runtime controlled frequencies for the scalable clocks.</html></td>
</tr>
<tr>
<td align="left">1</td>
<td align="left">SYSLINK-1</td>
<td align="left">system_link Top Level BD Creation</td>
<td align="left"></td>
<td align="left"></td>
<td align="left"></td>
<td align="left">Created top level block diagram design dr.bd.tcl</td>
<td align="left"></td>
</tr>
</table>
<br>
</body></html>
