# do CodecAudio_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib sine
# ** Warning: (vlib-34) Library already exists at "sine".
# vmap sine sine
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sine sine 
# Modifying modelsim.ini
# vlog -vlog01compat -work sine +incdir+c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine {c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/sine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:57 on Jun 24,2017
# vlog -reportprogress 300 -vlog01compat -work sine "+incdir+c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine" c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/sine.v 
# -- Compiling module sine
# 
# Top level modules:
# 	sine
# End time: 09:15:57 on Jun 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sine +incdir+c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules {c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:58 on Jun 24,2017
# vlog -reportprogress 300 -vlog01compat -work sine "+incdir+c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules" c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v 
# -- Compiling module sine_nco_ii_0
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(119): (vlog-2256) Event expressions should result in a singular type.
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(139): (vlog-2256) Event expressions should result in a singular type.
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(159): (vlog-2256) Event expressions should result in a singular type.
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(179): (vlog-2256) Event expressions should result in a singular type.
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(199): (vlog-2256) Event expressions should result in a singular type.
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(219): (vlog-2256) Event expressions should result in a singular type.
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(239): (vlog-2256) Event expressions should result in a singular type.
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(259): (vlog-2256) Event expressions should result in a singular type.
# ** Warning: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(276): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	sine_nco_ii_0
# End time: 09:15:58 on Jun 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# vcom -93 -work work {C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:58 on Jun 24,2017
# vcom -reportprogress 300 -93 -work work C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sin_gen
# -- Compiling architecture structural of sin_gen
# End time: 09:15:58 on Jun 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:58 on Jun 24,2017
# vcom -reportprogress 300 -93 -work work C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sin_gen
# -- Compiling architecture structural of sin_gen
# End time: 09:15:58 on Jun 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L sine -voptargs="+acc"  sin_gen
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L sine -voptargs=""+acc"" sin_gen 
# Start time: 09:15:58 on Jun 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sin_gen(structural)
# Loading sine.sine
# Loading sine.sine_nco_ii_0
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(290): Instantiation of 'asj_nco_fxx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(301): Instantiation of 'asj_altqmcpipe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(320): Instantiation of 'asj_dxx_g' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(327): Instantiation of 'asj_dxx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(338): Instantiation of 'asj_nco_apr_dxx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(349): Instantiation of 'asj_nco_pxx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(361): Instantiation of 'asj_gal' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(369): Instantiation of 'asj_nco_as_m_cen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(381): Instantiation of 'asj_nco_mob_rw' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# ** Error: (vsim-3033) c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v(392): Instantiation of 'asj_nco_isdr' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen/sin/nco_ii_0 File: c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/rtl_work
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
#             C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/simulation/modelsim/sine
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./CodecAudio_run_msim_rtl_vhdl.do PAUSED at line 16
vsim work.sin_gen
# vsim work.sin_gen 
# Start time: 09:15:58 on Jun 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sin_gen(structural)
# ** Warning: (vsim-3473) Component instance "sin : sine" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /sin_gen File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd
add wave -position insertpoint  \
sim:/sin_gen/clk
add wave -position insertpoint  \
sim:/sin_gen/sin_out
run 100us
# End time: 09:25:22 on Jun 24,2017, Elapsed time: 0:09:24
# Errors: 10, Warnings: 1
