
Reversi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009188  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000aa96c  08009388  08009388  00019388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080b3cf4  080b3cf4  000d00ac  2**0
                  CONTENTS
  4 .ARM          00000008  080b3cf4  080b3cf4  000c3cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080b3cfc  080b3cfc  000d00ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080b3cfc  080b3cfc  000c3cfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080b3d00  080b3d00  000c3d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  080b3d04  000d0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000058c  200000ac  080b3db0  000d00ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000638  080b3db0  000d0638  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000d00ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ffb8  00000000  00000000  000d00da  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003aba  00000000  00000000  000f0092  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001950  00000000  00000000  000f3b50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001778  00000000  00000000  000f54a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002f970  00000000  00000000  000f6c18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001515b  00000000  00000000  00126588  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001234d0  00000000  00000000  0013b6e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0025ebb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e5c  00000000  00000000  0025ec30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000ac 	.word	0x200000ac
 800021c:	00000000 	.word	0x00000000
 8000220:	08009370 	.word	0x08009370

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000b0 	.word	0x200000b0
 800023c:	08009370 	.word	0x08009370

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 80005ea:	88fb      	ldrh	r3, [r7, #6]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 f90d 	bl	800080c <ft6x06_GetInstance>
 80005f2:	4603      	mov	r3, r0
 80005f4:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 80005f6:	7bfb      	ldrb	r3, [r7, #15]
 80005f8:	2bff      	cmp	r3, #255	; 0xff
 80005fa:	d10e      	bne.n	800061a <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 80005fc:	2000      	movs	r0, #0
 80005fe:	f000 f905 	bl	800080c <ft6x06_GetInstance>
 8000602:	4603      	mov	r3, r0
 8000604:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 8000606:	7bbb      	ldrb	r3, [r7, #14]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d806      	bhi.n	800061a <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 800060c:	7bbb      	ldrb	r3, [r7, #14]
 800060e:	88fa      	ldrh	r2, [r7, #6]
 8000610:	b2d1      	uxtb	r1, r2
 8000612:	4a04      	ldr	r2, [pc, #16]	; (8000624 <ft6x06_Init+0x44>)
 8000614:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 8000616:	f000 fcd5 	bl	8000fc4 <TS_IO_Init>
    }
  }
}
 800061a:	bf00      	nop
 800061c:	3710      	adds	r7, #16
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	200000c8 	.word	0x200000c8

08000628 <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 8000632:	bf00      	nop
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr

0800063e <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 800063e:	b580      	push	{r7, lr}
 8000640:	b082      	sub	sp, #8
 8000642:	af00      	add	r7, sp, #0
 8000644:	4603      	mov	r3, r0
 8000646:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 8000648:	f000 fcbc 	bl	8000fc4 <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 800064c:	88fb      	ldrh	r3, [r7, #6]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	21a8      	movs	r1, #168	; 0xa8
 8000652:	4618      	mov	r0, r3
 8000654:	f000 fcda 	bl	800100c <TS_IO_Read>
 8000658:	4603      	mov	r3, r0
 800065a:	b29b      	uxth	r3, r3
}
 800065c:	4618      	mov	r0, r3
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 800066e:	88fb      	ldrh	r3, [r7, #6]
 8000670:	4618      	mov	r0, r3
 8000672:	f000 f8bc 	bl	80007ee <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 8000676:	88fb      	ldrh	r3, [r7, #6]
 8000678:	4618      	mov	r0, r3
 800067a:	f000 f88d 	bl	8000798 <ft6x06_TS_DisableIT>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 8000696:	88fb      	ldrh	r3, [r7, #6]
 8000698:	b2db      	uxtb	r3, r3
 800069a:	2102      	movs	r1, #2
 800069c:	4618      	mov	r0, r3
 800069e:	f000 fcb5 	bl	800100c <TS_IO_Read>
 80006a2:	4603      	mov	r3, r0
 80006a4:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 80006a6:	7bfb      	ldrb	r3, [r7, #15]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	f003 030f 	and.w	r3, r3, #15
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	2b02      	cmp	r3, #2
 80006b8:	d901      	bls.n	80006be <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80006ba:	2300      	movs	r3, #0
 80006bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 80006be:	7bfb      	ldrb	r3, [r7, #15]
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <ft6x06_TS_DetectTouch+0x50>)
 80006c4:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 80006c6:	4b04      	ldr	r3, [pc, #16]	; (80006d8 <ft6x06_TS_DetectTouch+0x50>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	b2db      	uxtb	r3, r3
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	3710      	adds	r7, #16
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	200000cc 	.word	0x200000cc

080006dc <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
 80006e8:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 80006ee:	4b1f      	ldr	r3, [pc, #124]	; (800076c <ft6x06_TS_GetXY+0x90>)
 80006f0:	789a      	ldrb	r2, [r3, #2]
 80006f2:	4b1e      	ldr	r3, [pc, #120]	; (800076c <ft6x06_TS_GetXY+0x90>)
 80006f4:	785b      	ldrb	r3, [r3, #1]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d234      	bcs.n	8000764 <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 80006fa:	4b1c      	ldr	r3, [pc, #112]	; (800076c <ft6x06_TS_GetXY+0x90>)
 80006fc:	789b      	ldrb	r3, [r3, #2]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d002      	beq.n	8000708 <ft6x06_TS_GetXY+0x2c>
 8000702:	2b01      	cmp	r3, #1
 8000704:	d003      	beq.n	800070e <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 8000706:	e005      	b.n	8000714 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8000708:	2303      	movs	r3, #3
 800070a:	75fb      	strb	r3, [r7, #23]
      break;
 800070c:	e002      	b.n	8000714 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 800070e:	2309      	movs	r3, #9
 8000710:	75fb      	strb	r3, [r7, #23]
      break;
 8000712:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 8000714:	89fb      	ldrh	r3, [r7, #14]
 8000716:	b2d8      	uxtb	r0, r3
 8000718:	f107 0210 	add.w	r2, r7, #16
 800071c:	7df9      	ldrb	r1, [r7, #23]
 800071e:	2304      	movs	r3, #4
 8000720:	f000 fc92 	bl	8001048 <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 8000724:	7c3b      	ldrb	r3, [r7, #16]
 8000726:	021b      	lsls	r3, r3, #8
 8000728:	b21b      	sxth	r3, r3
 800072a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800072e:	b21a      	sxth	r2, r3
 8000730:	7c7b      	ldrb	r3, [r7, #17]
 8000732:	b21b      	sxth	r3, r3
 8000734:	4313      	orrs	r3, r2
 8000736:	b21b      	sxth	r3, r3
 8000738:	b29a      	uxth	r2, r3
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 800073e:	7cbb      	ldrb	r3, [r7, #18]
 8000740:	021b      	lsls	r3, r3, #8
 8000742:	b21b      	sxth	r3, r3
 8000744:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000748:	b21a      	sxth	r2, r3
 800074a:	7cfb      	ldrb	r3, [r7, #19]
 800074c:	b21b      	sxth	r3, r3
 800074e:	4313      	orrs	r3, r2
 8000750:	b21b      	sxth	r3, r3
 8000752:	b29a      	uxth	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 8000758:	4b04      	ldr	r3, [pc, #16]	; (800076c <ft6x06_TS_GetXY+0x90>)
 800075a:	789b      	ldrb	r3, [r3, #2]
 800075c:	3301      	adds	r3, #1
 800075e:	b2da      	uxtb	r2, r3
 8000760:	4b02      	ldr	r3, [pc, #8]	; (800076c <ft6x06_TS_GetXY+0x90>)
 8000762:	709a      	strb	r2, [r3, #2]
  }
}
 8000764:	bf00      	nop
 8000766:	3718      	adds	r7, #24
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	200000cc 	.word	0x200000cc

08000770 <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 800077e:	2301      	movs	r3, #1
 8000780:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8000782:	88fb      	ldrh	r3, [r7, #6]
 8000784:	b2db      	uxtb	r3, r3
 8000786:	7bfa      	ldrb	r2, [r7, #15]
 8000788:	21a4      	movs	r1, #164	; 0xa4
 800078a:	4618      	mov	r0, r3
 800078c:	f000 fc24 	bl	8000fd8 <TS_IO_Write>
}
 8000790:	bf00      	nop
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 80007a6:	2300      	movs	r3, #0
 80007a8:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 80007aa:	88fb      	ldrh	r3, [r7, #6]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	7bfa      	ldrb	r2, [r7, #15]
 80007b0:	21a4      	movs	r1, #164	; 0xa4
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 fc10 	bl	8000fd8 <TS_IO_Write>
}
 80007b8:	bf00      	nop
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 80007ca:	2300      	movs	r3, #0
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr

080007d8 <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr

080007ee <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 80007ee:	b480      	push	{r7}
 80007f0:	b085      	sub	sp, #20
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 80007fc:	68fb      	ldr	r3, [r7, #12]
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3714      	adds	r7, #20
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
	...

0800080c <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8000816:	2300      	movs	r3, #0
 8000818:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 800081a:	2300      	movs	r3, #0
 800081c:	73fb      	strb	r3, [r7, #15]
 800081e:	e00b      	b.n	8000838 <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	4a0a      	ldr	r2, [pc, #40]	; (800084c <ft6x06_GetInstance+0x40>)
 8000824:	5cd3      	ldrb	r3, [r2, r3]
 8000826:	b29b      	uxth	r3, r3
 8000828:	88fa      	ldrh	r2, [r7, #6]
 800082a:	429a      	cmp	r2, r3
 800082c:	d101      	bne.n	8000832 <ft6x06_GetInstance+0x26>
    {
      return idx; 
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	e006      	b.n	8000840 <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8000832:	7bfb      	ldrb	r3, [r7, #15]
 8000834:	3301      	adds	r3, #1
 8000836:	73fb      	strb	r3, [r7, #15]
 8000838:	7bfb      	ldrb	r3, [r7, #15]
 800083a:	2b01      	cmp	r3, #1
 800083c:	d9f0      	bls.n	8000820 <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 800083e:	23ff      	movs	r3, #255	; 0xff
}
 8000840:	4618      	mov	r0, r3
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	200000c8 	.word	0x200000c8

08000850 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800085a:	49be      	ldr	r1, [pc, #760]	; (8000b54 <OTM8009A_Init+0x304>)
 800085c:	2000      	movs	r0, #0
 800085e:	f001 f8b5 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 8000862:	49bd      	ldr	r1, [pc, #756]	; (8000b58 <OTM8009A_Init+0x308>)
 8000864:	2003      	movs	r0, #3
 8000866:	f001 f8b1 	bl	80019cc <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 800086a:	49bc      	ldr	r1, [pc, #752]	; (8000b5c <OTM8009A_Init+0x30c>)
 800086c:	2000      	movs	r0, #0
 800086e:	f001 f8ad 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8000872:	49bb      	ldr	r1, [pc, #748]	; (8000b60 <OTM8009A_Init+0x310>)
 8000874:	2002      	movs	r0, #2
 8000876:	f001 f8a9 	bl	80019cc <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800087a:	49b8      	ldr	r1, [pc, #736]	; (8000b5c <OTM8009A_Init+0x30c>)
 800087c:	2000      	movs	r0, #0
 800087e:	f001 f8a5 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8000882:	49b8      	ldr	r1, [pc, #736]	; (8000b64 <OTM8009A_Init+0x314>)
 8000884:	2000      	movs	r0, #0
 8000886:	f001 f8a1 	bl	80019cc <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 800088a:	200a      	movs	r0, #10
 800088c:	f000 fbfa 	bl	8001084 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8000890:	49b5      	ldr	r1, [pc, #724]	; (8000b68 <OTM8009A_Init+0x318>)
 8000892:	2000      	movs	r0, #0
 8000894:	f001 f89a 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8000898:	49b4      	ldr	r1, [pc, #720]	; (8000b6c <OTM8009A_Init+0x31c>)
 800089a:	2000      	movs	r0, #0
 800089c:	f001 f896 	bl	80019cc <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80008a0:	200a      	movs	r0, #10
 80008a2:	f000 fbef 	bl	8001084 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 80008a6:	49b2      	ldr	r1, [pc, #712]	; (8000b70 <OTM8009A_Init+0x320>)
 80008a8:	2000      	movs	r0, #0
 80008aa:	f001 f88f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 80008ae:	49b1      	ldr	r1, [pc, #708]	; (8000b74 <OTM8009A_Init+0x324>)
 80008b0:	2000      	movs	r0, #0
 80008b2:	f001 f88b 	bl	80019cc <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 80008b6:	49b0      	ldr	r1, [pc, #704]	; (8000b78 <OTM8009A_Init+0x328>)
 80008b8:	2000      	movs	r0, #0
 80008ba:	f001 f887 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80008be:	49af      	ldr	r1, [pc, #700]	; (8000b7c <OTM8009A_Init+0x32c>)
 80008c0:	2000      	movs	r0, #0
 80008c2:	f001 f883 	bl	80019cc <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 80008c6:	49ae      	ldr	r1, [pc, #696]	; (8000b80 <OTM8009A_Init+0x330>)
 80008c8:	2000      	movs	r0, #0
 80008ca:	f001 f87f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 80008ce:	49ad      	ldr	r1, [pc, #692]	; (8000b84 <OTM8009A_Init+0x334>)
 80008d0:	2000      	movs	r0, #0
 80008d2:	f001 f87b 	bl	80019cc <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80008d6:	499f      	ldr	r1, [pc, #636]	; (8000b54 <OTM8009A_Init+0x304>)
 80008d8:	2000      	movs	r0, #0
 80008da:	f001 f877 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 80008de:	49aa      	ldr	r1, [pc, #680]	; (8000b88 <OTM8009A_Init+0x338>)
 80008e0:	2000      	movs	r0, #0
 80008e2:	f001 f873 	bl	80019cc <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80008e6:	49a9      	ldr	r1, [pc, #676]	; (8000b8c <OTM8009A_Init+0x33c>)
 80008e8:	2000      	movs	r0, #0
 80008ea:	f001 f86f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 80008ee:	49a8      	ldr	r1, [pc, #672]	; (8000b90 <OTM8009A_Init+0x340>)
 80008f0:	2000      	movs	r0, #0
 80008f2:	f001 f86b 	bl	80019cc <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80008f6:	49a7      	ldr	r1, [pc, #668]	; (8000b94 <OTM8009A_Init+0x344>)
 80008f8:	2000      	movs	r0, #0
 80008fa:	f001 f867 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 80008fe:	49a6      	ldr	r1, [pc, #664]	; (8000b98 <OTM8009A_Init+0x348>)
 8000900:	2000      	movs	r0, #0
 8000902:	f001 f863 	bl	80019cc <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8000906:	49a5      	ldr	r1, [pc, #660]	; (8000b9c <OTM8009A_Init+0x34c>)
 8000908:	2000      	movs	r0, #0
 800090a:	f001 f85f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 800090e:	49a4      	ldr	r1, [pc, #656]	; (8000ba0 <OTM8009A_Init+0x350>)
 8000910:	2000      	movs	r0, #0
 8000912:	f001 f85b 	bl	80019cc <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8000916:	49a3      	ldr	r1, [pc, #652]	; (8000ba4 <OTM8009A_Init+0x354>)
 8000918:	2000      	movs	r0, #0
 800091a:	f001 f857 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 800091e:	4997      	ldr	r1, [pc, #604]	; (8000b7c <OTM8009A_Init+0x32c>)
 8000920:	2000      	movs	r0, #0
 8000922:	f001 f853 	bl	80019cc <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000926:	498b      	ldr	r1, [pc, #556]	; (8000b54 <OTM8009A_Init+0x304>)
 8000928:	2000      	movs	r0, #0
 800092a:	f001 f84f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 800092e:	499e      	ldr	r1, [pc, #632]	; (8000ba8 <OTM8009A_Init+0x358>)
 8000930:	2002      	movs	r0, #2
 8000932:	f001 f84b 	bl	80019cc <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8000936:	499d      	ldr	r1, [pc, #628]	; (8000bac <OTM8009A_Init+0x35c>)
 8000938:	2000      	movs	r0, #0
 800093a:	f001 f847 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 800093e:	499c      	ldr	r1, [pc, #624]	; (8000bb0 <OTM8009A_Init+0x360>)
 8000940:	2000      	movs	r0, #0
 8000942:	f001 f843 	bl	80019cc <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8000946:	499b      	ldr	r1, [pc, #620]	; (8000bb4 <OTM8009A_Init+0x364>)
 8000948:	2000      	movs	r0, #0
 800094a:	f001 f83f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 800094e:	499a      	ldr	r1, [pc, #616]	; (8000bb8 <OTM8009A_Init+0x368>)
 8000950:	2000      	movs	r0, #0
 8000952:	f001 f83b 	bl	80019cc <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8000956:	4999      	ldr	r1, [pc, #612]	; (8000bbc <OTM8009A_Init+0x36c>)
 8000958:	2000      	movs	r0, #0
 800095a:	f001 f837 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 800095e:	4998      	ldr	r1, [pc, #608]	; (8000bc0 <OTM8009A_Init+0x370>)
 8000960:	2000      	movs	r0, #0
 8000962:	f001 f833 	bl	80019cc <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000966:	4989      	ldr	r1, [pc, #548]	; (8000b8c <OTM8009A_Init+0x33c>)
 8000968:	2000      	movs	r0, #0
 800096a:	f001 f82f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 800096e:	4995      	ldr	r1, [pc, #596]	; (8000bc4 <OTM8009A_Init+0x374>)
 8000970:	2000      	movs	r0, #0
 8000972:	f001 f82b 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8000976:	4987      	ldr	r1, [pc, #540]	; (8000b94 <OTM8009A_Init+0x344>)
 8000978:	2000      	movs	r0, #0
 800097a:	f001 f827 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 800097e:	4992      	ldr	r1, [pc, #584]	; (8000bc8 <OTM8009A_Init+0x378>)
 8000980:	2000      	movs	r0, #0
 8000982:	f001 f823 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8000986:	4991      	ldr	r1, [pc, #580]	; (8000bcc <OTM8009A_Init+0x37c>)
 8000988:	2000      	movs	r0, #0
 800098a:	f001 f81f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 800098e:	4990      	ldr	r1, [pc, #576]	; (8000bd0 <OTM8009A_Init+0x380>)
 8000990:	2002      	movs	r0, #2
 8000992:	f001 f81b 	bl	80019cc <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000996:	4971      	ldr	r1, [pc, #452]	; (8000b5c <OTM8009A_Init+0x30c>)
 8000998:	2000      	movs	r0, #0
 800099a:	f001 f817 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 800099e:	498d      	ldr	r1, [pc, #564]	; (8000bd4 <OTM8009A_Init+0x384>)
 80009a0:	2006      	movs	r0, #6
 80009a2:	f001 f813 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80009a6:	498c      	ldr	r1, [pc, #560]	; (8000bd8 <OTM8009A_Init+0x388>)
 80009a8:	2000      	movs	r0, #0
 80009aa:	f001 f80f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 80009ae:	498b      	ldr	r1, [pc, #556]	; (8000bdc <OTM8009A_Init+0x38c>)
 80009b0:	200e      	movs	r0, #14
 80009b2:	f001 f80b 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80009b6:	498a      	ldr	r1, [pc, #552]	; (8000be0 <OTM8009A_Init+0x390>)
 80009b8:	2000      	movs	r0, #0
 80009ba:	f001 f807 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 80009be:	4989      	ldr	r1, [pc, #548]	; (8000be4 <OTM8009A_Init+0x394>)
 80009c0:	200e      	movs	r0, #14
 80009c2:	f001 f803 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80009c6:	4988      	ldr	r1, [pc, #544]	; (8000be8 <OTM8009A_Init+0x398>)
 80009c8:	2000      	movs	r0, #0
 80009ca:	f000 ffff 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 80009ce:	4987      	ldr	r1, [pc, #540]	; (8000bec <OTM8009A_Init+0x39c>)
 80009d0:	200a      	movs	r0, #10
 80009d2:	f000 fffb 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80009d6:	4986      	ldr	r1, [pc, #536]	; (8000bf0 <OTM8009A_Init+0x3a0>)
 80009d8:	2000      	movs	r0, #0
 80009da:	f000 fff7 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 80009de:	4985      	ldr	r1, [pc, #532]	; (8000bf4 <OTM8009A_Init+0x3a4>)
 80009e0:	2000      	movs	r0, #0
 80009e2:	f000 fff3 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80009e6:	495d      	ldr	r1, [pc, #372]	; (8000b5c <OTM8009A_Init+0x30c>)
 80009e8:	2000      	movs	r0, #0
 80009ea:	f000 ffef 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 80009ee:	4982      	ldr	r1, [pc, #520]	; (8000bf8 <OTM8009A_Init+0x3a8>)
 80009f0:	200a      	movs	r0, #10
 80009f2:	f000 ffeb 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 80009f6:	4981      	ldr	r1, [pc, #516]	; (8000bfc <OTM8009A_Init+0x3ac>)
 80009f8:	2000      	movs	r0, #0
 80009fa:	f000 ffe7 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 80009fe:	4980      	ldr	r1, [pc, #512]	; (8000c00 <OTM8009A_Init+0x3b0>)
 8000a00:	200f      	movs	r0, #15
 8000a02:	f000 ffe3 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000a06:	4974      	ldr	r1, [pc, #464]	; (8000bd8 <OTM8009A_Init+0x388>)
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f000 ffdf 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8000a0e:	497d      	ldr	r1, [pc, #500]	; (8000c04 <OTM8009A_Init+0x3b4>)
 8000a10:	200f      	movs	r0, #15
 8000a12:	f000 ffdb 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000a16:	4972      	ldr	r1, [pc, #456]	; (8000be0 <OTM8009A_Init+0x390>)
 8000a18:	2000      	movs	r0, #0
 8000a1a:	f000 ffd7 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8000a1e:	497a      	ldr	r1, [pc, #488]	; (8000c08 <OTM8009A_Init+0x3b8>)
 8000a20:	200a      	movs	r0, #10
 8000a22:	f000 ffd3 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000a26:	4970      	ldr	r1, [pc, #448]	; (8000be8 <OTM8009A_Init+0x398>)
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f000 ffcf 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8000a2e:	4977      	ldr	r1, [pc, #476]	; (8000c0c <OTM8009A_Init+0x3bc>)
 8000a30:	200f      	movs	r0, #15
 8000a32:	f000 ffcb 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000a36:	496e      	ldr	r1, [pc, #440]	; (8000bf0 <OTM8009A_Init+0x3a0>)
 8000a38:	2000      	movs	r0, #0
 8000a3a:	f000 ffc7 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8000a3e:	4974      	ldr	r1, [pc, #464]	; (8000c10 <OTM8009A_Init+0x3c0>)
 8000a40:	200f      	movs	r0, #15
 8000a42:	f000 ffc3 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8000a46:	4973      	ldr	r1, [pc, #460]	; (8000c14 <OTM8009A_Init+0x3c4>)
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f000 ffbf 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8000a4e:	4972      	ldr	r1, [pc, #456]	; (8000c18 <OTM8009A_Init+0x3c8>)
 8000a50:	200a      	movs	r0, #10
 8000a52:	f000 ffbb 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8000a56:	4971      	ldr	r1, [pc, #452]	; (8000c1c <OTM8009A_Init+0x3cc>)
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f000 ffb7 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8000a5e:	4970      	ldr	r1, [pc, #448]	; (8000c20 <OTM8009A_Init+0x3d0>)
 8000a60:	200a      	movs	r0, #10
 8000a62:	f000 ffb3 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000a66:	493d      	ldr	r1, [pc, #244]	; (8000b5c <OTM8009A_Init+0x30c>)
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f000 ffaf 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8000a6e:	496d      	ldr	r1, [pc, #436]	; (8000c24 <OTM8009A_Init+0x3d4>)
 8000a70:	200a      	movs	r0, #10
 8000a72:	f000 ffab 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8000a76:	4961      	ldr	r1, [pc, #388]	; (8000bfc <OTM8009A_Init+0x3ac>)
 8000a78:	2000      	movs	r0, #0
 8000a7a:	f000 ffa7 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8000a7e:	496a      	ldr	r1, [pc, #424]	; (8000c28 <OTM8009A_Init+0x3d8>)
 8000a80:	200f      	movs	r0, #15
 8000a82:	f000 ffa3 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000a86:	4954      	ldr	r1, [pc, #336]	; (8000bd8 <OTM8009A_Init+0x388>)
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f000 ff9f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8000a8e:	4967      	ldr	r1, [pc, #412]	; (8000c2c <OTM8009A_Init+0x3dc>)
 8000a90:	200f      	movs	r0, #15
 8000a92:	f000 ff9b 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000a96:	4952      	ldr	r1, [pc, #328]	; (8000be0 <OTM8009A_Init+0x390>)
 8000a98:	2000      	movs	r0, #0
 8000a9a:	f000 ff97 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8000a9e:	4964      	ldr	r1, [pc, #400]	; (8000c30 <OTM8009A_Init+0x3e0>)
 8000aa0:	200a      	movs	r0, #10
 8000aa2:	f000 ff93 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000aa6:	4950      	ldr	r1, [pc, #320]	; (8000be8 <OTM8009A_Init+0x398>)
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f000 ff8f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8000aae:	4961      	ldr	r1, [pc, #388]	; (8000c34 <OTM8009A_Init+0x3e4>)
 8000ab0:	200f      	movs	r0, #15
 8000ab2:	f000 ff8b 	bl	80019cc <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000ab6:	494e      	ldr	r1, [pc, #312]	; (8000bf0 <OTM8009A_Init+0x3a0>)
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f000 ff87 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8000abe:	495e      	ldr	r1, [pc, #376]	; (8000c38 <OTM8009A_Init+0x3e8>)
 8000ac0:	200f      	movs	r0, #15
 8000ac2:	f000 ff83 	bl	80019cc <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000ac6:	4931      	ldr	r1, [pc, #196]	; (8000b8c <OTM8009A_Init+0x33c>)
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f000 ff7f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8000ace:	495b      	ldr	r1, [pc, #364]	; (8000c3c <OTM8009A_Init+0x3ec>)
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	f000 ff7b 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8000ad6:	495a      	ldr	r1, [pc, #360]	; (8000c40 <OTM8009A_Init+0x3f0>)
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f000 ff77 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8000ade:	4959      	ldr	r1, [pc, #356]	; (8000c44 <OTM8009A_Init+0x3f4>)
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f000 ff73 	bl	80019cc <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 8000ae6:	4958      	ldr	r1, [pc, #352]	; (8000c48 <OTM8009A_Init+0x3f8>)
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f000 ff6f 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8000aee:	4957      	ldr	r1, [pc, #348]	; (8000c4c <OTM8009A_Init+0x3fc>)
 8000af0:	2000      	movs	r0, #0
 8000af2:	f000 ff6b 	bl	80019cc <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000af6:	4917      	ldr	r1, [pc, #92]	; (8000b54 <OTM8009A_Init+0x304>)
 8000af8:	2000      	movs	r0, #0
 8000afa:	f000 ff67 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8000afe:	4954      	ldr	r1, [pc, #336]	; (8000c50 <OTM8009A_Init+0x400>)
 8000b00:	2003      	movs	r0, #3
 8000b02:	f000 ff63 	bl	80019cc <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b06:	4913      	ldr	r1, [pc, #76]	; (8000b54 <OTM8009A_Init+0x304>)
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f000 ff5f 	bl	80019cc <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b0e:	4911      	ldr	r1, [pc, #68]	; (8000b54 <OTM8009A_Init+0x304>)
 8000b10:	2000      	movs	r0, #0
 8000b12:	f000 ff5b 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 8000b16:	494f      	ldr	r1, [pc, #316]	; (8000c54 <OTM8009A_Init+0x404>)
 8000b18:	2010      	movs	r0, #16
 8000b1a:	f000 ff57 	bl	80019cc <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b1e:	490d      	ldr	r1, [pc, #52]	; (8000b54 <OTM8009A_Init+0x304>)
 8000b20:	2000      	movs	r0, #0
 8000b22:	f000 ff53 	bl	80019cc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 8000b26:	494c      	ldr	r1, [pc, #304]	; (8000c58 <OTM8009A_Init+0x408>)
 8000b28:	2010      	movs	r0, #16
 8000b2a:	f000 ff4f 	bl	80019cc <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8000b2e:	494b      	ldr	r1, [pc, #300]	; (8000c5c <OTM8009A_Init+0x40c>)
 8000b30:	2000      	movs	r0, #0
 8000b32:	f000 ff4b 	bl	80019cc <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 8000b36:	2078      	movs	r0, #120	; 0x78
 8000b38:	f000 faa4 	bl	8001084 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	f000 8090 	beq.w	8000c64 <OTM8009A_Init+0x414>
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d000      	beq.n	8000b4a <OTM8009A_Init+0x2fa>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
    break;
  default :
    break;
 8000b48:	e091      	b.n	8000c6e <OTM8009A_Init+0x41e>
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8000b4a:	4945      	ldr	r1, [pc, #276]	; (8000c60 <OTM8009A_Init+0x410>)
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	f000 ff3d 	bl	80019cc <DSI_IO_WriteCmd>
    break;
 8000b52:	e08c      	b.n	8000c6e <OTM8009A_Init+0x41e>
 8000b54:	080094ec 	.word	0x080094ec
 8000b58:	080093a4 	.word	0x080093a4
 8000b5c:	080094f0 	.word	0x080094f0
 8000b60:	080093a8 	.word	0x080093a8
 8000b64:	080094f4 	.word	0x080094f4
 8000b68:	080094f8 	.word	0x080094f8
 8000b6c:	080094fc 	.word	0x080094fc
 8000b70:	08009500 	.word	0x08009500
 8000b74:	08009504 	.word	0x08009504
 8000b78:	08009508 	.word	0x08009508
 8000b7c:	0800950c 	.word	0x0800950c
 8000b80:	08009510 	.word	0x08009510
 8000b84:	08009514 	.word	0x08009514
 8000b88:	08009518 	.word	0x08009518
 8000b8c:	0800951c 	.word	0x0800951c
 8000b90:	08009520 	.word	0x08009520
 8000b94:	08009524 	.word	0x08009524
 8000b98:	08009528 	.word	0x08009528
 8000b9c:	0800952c 	.word	0x0800952c
 8000ba0:	08009530 	.word	0x08009530
 8000ba4:	08009534 	.word	0x08009534
 8000ba8:	080093d4 	.word	0x080093d4
 8000bac:	08009538 	.word	0x08009538
 8000bb0:	0800953c 	.word	0x0800953c
 8000bb4:	08009540 	.word	0x08009540
 8000bb8:	08009544 	.word	0x08009544
 8000bbc:	08009548 	.word	0x08009548
 8000bc0:	0800954c 	.word	0x0800954c
 8000bc4:	08009550 	.word	0x08009550
 8000bc8:	08009554 	.word	0x08009554
 8000bcc:	08009558 	.word	0x08009558
 8000bd0:	080093d8 	.word	0x080093d8
 8000bd4:	080093dc 	.word	0x080093dc
 8000bd8:	0800955c 	.word	0x0800955c
 8000bdc:	080093e4 	.word	0x080093e4
 8000be0:	08009560 	.word	0x08009560
 8000be4:	080093f4 	.word	0x080093f4
 8000be8:	08009564 	.word	0x08009564
 8000bec:	08009404 	.word	0x08009404
 8000bf0:	08009568 	.word	0x08009568
 8000bf4:	080095a0 	.word	0x080095a0
 8000bf8:	08009410 	.word	0x08009410
 8000bfc:	0800956c 	.word	0x0800956c
 8000c00:	0800941c 	.word	0x0800941c
 8000c04:	0800942c 	.word	0x0800942c
 8000c08:	0800943c 	.word	0x0800943c
 8000c0c:	08009448 	.word	0x08009448
 8000c10:	08009458 	.word	0x08009458
 8000c14:	08009570 	.word	0x08009570
 8000c18:	08009468 	.word	0x08009468
 8000c1c:	08009574 	.word	0x08009574
 8000c20:	08009474 	.word	0x08009474
 8000c24:	08009480 	.word	0x08009480
 8000c28:	0800948c 	.word	0x0800948c
 8000c2c:	0800949c 	.word	0x0800949c
 8000c30:	080094ac 	.word	0x080094ac
 8000c34:	080094b8 	.word	0x080094b8
 8000c38:	080094c8 	.word	0x080094c8
 8000c3c:	080095a4 	.word	0x080095a4
 8000c40:	080095a8 	.word	0x080095a8
 8000c44:	080095ac 	.word	0x080095ac
 8000c48:	080095b0 	.word	0x080095b0
 8000c4c:	080095b4 	.word	0x080095b4
 8000c50:	080094d8 	.word	0x080094d8
 8000c54:	080093ac 	.word	0x080093ac
 8000c58:	080093c0 	.word	0x080093c0
 8000c5c:	08009578 	.word	0x08009578
 8000c60:	0800957c 	.word	0x0800957c
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 8000c64:	491a      	ldr	r1, [pc, #104]	; (8000cd0 <OTM8009A_Init+0x480>)
 8000c66:	2000      	movs	r0, #0
 8000c68:	f000 feb0 	bl	80019cc <DSI_IO_WriteCmd>
    break;
 8000c6c:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d10b      	bne.n	8000c8c <OTM8009A_Init+0x43c>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8000c74:	4917      	ldr	r1, [pc, #92]	; (8000cd4 <OTM8009A_Init+0x484>)
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 fea8 	bl	80019cc <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8000c7c:	4916      	ldr	r1, [pc, #88]	; (8000cd8 <OTM8009A_Init+0x488>)
 8000c7e:	2004      	movs	r0, #4
 8000c80:	f000 fea4 	bl	80019cc <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8000c84:	4915      	ldr	r1, [pc, #84]	; (8000cdc <OTM8009A_Init+0x48c>)
 8000c86:	2004      	movs	r0, #4
 8000c88:	f000 fea0 	bl	80019cc <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8000c8c:	4914      	ldr	r1, [pc, #80]	; (8000ce0 <OTM8009A_Init+0x490>)
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f000 fe9c 	bl	80019cc <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8000c94:	4913      	ldr	r1, [pc, #76]	; (8000ce4 <OTM8009A_Init+0x494>)
 8000c96:	2000      	movs	r0, #0
 8000c98:	f000 fe98 	bl	80019cc <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 8000c9c:	4912      	ldr	r1, [pc, #72]	; (8000ce8 <OTM8009A_Init+0x498>)
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f000 fe94 	bl	80019cc <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8000ca4:	4911      	ldr	r1, [pc, #68]	; (8000cec <OTM8009A_Init+0x49c>)
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f000 fe90 	bl	80019cc <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 8000cac:	4910      	ldr	r1, [pc, #64]	; (8000cf0 <OTM8009A_Init+0x4a0>)
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f000 fe8c 	bl	80019cc <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000cb4:	490f      	ldr	r1, [pc, #60]	; (8000cf4 <OTM8009A_Init+0x4a4>)
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f000 fe88 	bl	80019cc <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8000cbc:	490e      	ldr	r1, [pc, #56]	; (8000cf8 <OTM8009A_Init+0x4a8>)
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f000 fe84 	bl	80019cc <DSI_IO_WriteCmd>

  return 0;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	08009580 	.word	0x08009580
 8000cd4:	08009584 	.word	0x08009584
 8000cd8:	080094dc 	.word	0x080094dc
 8000cdc:	080094e4 	.word	0x080094e4
 8000ce0:	08009588 	.word	0x08009588
 8000ce4:	0800958c 	.word	0x0800958c
 8000ce8:	08009590 	.word	0x08009590
 8000cec:	08009594 	.word	0x08009594
 8000cf0:	08009598 	.word	0x08009598
 8000cf4:	080094ec 	.word	0x080094ec
 8000cf8:	0800959c 	.word	0x0800959c

08000cfc <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08c      	sub	sp, #48	; 0x30
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	4a58      	ldr	r2, [pc, #352]	; (8000e68 <I2Cx_MspInit+0x16c>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d15b      	bne.n	8000dc4 <I2Cx_MspInit+0xc8>
  {
  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_AUDIO_I2Cx_SCL_GPIO_CLK_ENABLE();
 8000d0c:	4b57      	ldr	r3, [pc, #348]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d10:	4a56      	ldr	r2, [pc, #344]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d12:	f043 0308 	orr.w	r3, r3, #8
 8000d16:	6313      	str	r3, [r2, #48]	; 0x30
 8000d18:	4b54      	ldr	r3, [pc, #336]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1c:	f003 0308 	and.w	r3, r3, #8
 8000d20:	61bb      	str	r3, [r7, #24]
 8000d22:	69bb      	ldr	r3, [r7, #24]
  DISCOVERY_AUDIO_I2Cx_SDA_GPIO_CLK_ENABLE();
 8000d24:	4b51      	ldr	r3, [pc, #324]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d28:	4a50      	ldr	r2, [pc, #320]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d2a:	f043 0302 	orr.w	r3, r3, #2
 8000d2e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d30:	4b4e      	ldr	r3, [pc, #312]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d34:	f003 0302 	and.w	r3, r3, #2
 8000d38:	617b      	str	r3, [r7, #20]
 8000d3a:	697b      	ldr	r3, [r7, #20]
  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8000d3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d40:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000d42:	2312      	movs	r3, #18
 8000d44:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_AF;
 8000d4e:	2304      	movs	r3, #4
 8000d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_GPIO_PORT, &gpio_init_structure);
 8000d52:	f107 031c 	add.w	r3, r7, #28
 8000d56:	4619      	mov	r1, r3
 8000d58:	4845      	ldr	r0, [pc, #276]	; (8000e70 <I2Cx_MspInit+0x174>)
 8000d5a:	f003 fecf 	bl	8004afc <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8000d5e:	2380      	movs	r3, #128	; 0x80
 8000d60:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SDA_AF;
 8000d62:	230b      	movs	r3, #11
 8000d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SDA_GPIO_PORT, &gpio_init_structure);
 8000d66:	f107 031c 	add.w	r3, r7, #28
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4841      	ldr	r0, [pc, #260]	; (8000e74 <I2Cx_MspInit+0x178>)
 8000d6e:	f003 fec5 	bl	8004afc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8000d72:	4b3e      	ldr	r3, [pc, #248]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d76:	4a3d      	ldr	r2, [pc, #244]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d7e:	4b3b      	ldr	r3, [pc, #236]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d86:	613b      	str	r3, [r7, #16]
 8000d88:	693b      	ldr	r3, [r7, #16]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8000d8a:	4b38      	ldr	r3, [pc, #224]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d8c:	6a1b      	ldr	r3, [r3, #32]
 8000d8e:	4a37      	ldr	r2, [pc, #220]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d90:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d94:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8000d96:	4b35      	ldr	r3, [pc, #212]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d98:	6a1b      	ldr	r3, [r3, #32]
 8000d9a:	4a34      	ldr	r2, [pc, #208]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000d9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000da0:	6213      	str	r3, [r2, #32]

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000da2:	2200      	movs	r2, #0
 8000da4:	210f      	movs	r1, #15
 8000da6:	205f      	movs	r0, #95	; 0x5f
 8000da8:	f002 f99d 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8000dac:	205f      	movs	r0, #95	; 0x5f
 8000dae:	f002 f9b6 	bl	800311e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000db2:	2200      	movs	r2, #0
 8000db4:	210f      	movs	r1, #15
 8000db6:	2060      	movs	r0, #96	; 0x60
 8000db8:	f002 f995 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);    
 8000dbc:	2060      	movs	r0, #96	; 0x60
 8000dbe:	f002 f9ae 	bl	800311e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8000dc2:	e04d      	b.n	8000e60 <I2Cx_MspInit+0x164>
  DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000dc4:	4b29      	ldr	r3, [pc, #164]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc8:	4a28      	ldr	r2, [pc, #160]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000dca:	f043 0302 	orr.w	r3, r3, #2
 8000dce:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd0:	4b26      	ldr	r3, [pc, #152]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd4:	f003 0302 	and.w	r3, r3, #2
 8000dd8:	60fb      	str	r3, [r7, #12]
 8000dda:	68fb      	ldr	r3, [r7, #12]
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8000ddc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000de0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000de2:	2312      	movs	r3, #18
 8000de4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8000dea:	2302      	movs	r3, #2
 8000dec:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8000dee:	2304      	movs	r3, #4
 8000df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000df2:	f107 031c 	add.w	r3, r7, #28
 8000df6:	4619      	mov	r1, r3
 8000df8:	481e      	ldr	r0, [pc, #120]	; (8000e74 <I2Cx_MspInit+0x178>)
 8000dfa:	f003 fe7f 	bl	8004afc <HAL_GPIO_Init>
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8000dfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000e04:	f107 031c 	add.w	r3, r7, #28
 8000e08:	4619      	mov	r1, r3
 8000e0a:	481a      	ldr	r0, [pc, #104]	; (8000e74 <I2Cx_MspInit+0x178>)
 8000e0c:	f003 fe76 	bl	8004afc <HAL_GPIO_Init>
  DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8000e10:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e14:	4a15      	ldr	r2, [pc, #84]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000e16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e1a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e1c:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	68bb      	ldr	r3, [r7, #8]
  DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8000e28:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000e2a:	6a1b      	ldr	r3, [r3, #32]
 8000e2c:	4a0f      	ldr	r2, [pc, #60]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000e2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e32:	6213      	str	r3, [r2, #32]
  DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8000e34:	4b0d      	ldr	r3, [pc, #52]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000e36:	6a1b      	ldr	r3, [r3, #32]
 8000e38:	4a0c      	ldr	r2, [pc, #48]	; (8000e6c <I2Cx_MspInit+0x170>)
 8000e3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000e3e:	6213      	str	r3, [r2, #32]
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	210f      	movs	r1, #15
 8000e44:	201f      	movs	r0, #31
 8000e46:	f002 f94e 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8000e4a:	201f      	movs	r0, #31
 8000e4c:	f002 f967 	bl	800311e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8000e50:	2200      	movs	r2, #0
 8000e52:	210f      	movs	r1, #15
 8000e54:	2020      	movs	r0, #32
 8000e56:	f002 f946 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8000e5a:	2020      	movs	r0, #32
 8000e5c:	f002 f95f 	bl	800311e <HAL_NVIC_EnableIRQ>
}
 8000e60:	bf00      	nop
 8000e62:	3730      	adds	r7, #48	; 0x30
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	200000d0 	.word	0x200000d0
 8000e6c:	40023800 	.word	0x40023800
 8000e70:	40020c00 	.word	0x40020c00
 8000e74:	40020400 	.word	0x40020400

08000e78 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f004 fc23 	bl	80056cc <HAL_I2C_GetState>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d125      	bne.n	8000ed8 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a14      	ldr	r2, [pc, #80]	; (8000ee0 <I2Cx_Init+0x68>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d103      	bne.n	8000e9c <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	4a13      	ldr	r2, [pc, #76]	; (8000ee4 <I2Cx_Init+0x6c>)
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	e002      	b.n	8000ea2 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4a12      	ldr	r2, [pc, #72]	; (8000ee8 <I2Cx_Init+0x70>)
 8000ea0:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4a11      	ldr	r2, [pc, #68]	; (8000eec <I2Cx_Init+0x74>)
 8000ea6:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f7ff ff15 	bl	8000cfc <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f004 f8f8 	bl	80050c8 <HAL_I2C_Init>
  }
}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	200000d0 	.word	0x200000d0
 8000ee4:	40006000 	.word	0x40006000
 8000ee8:	40005400 	.word	0x40005400
 8000eec:	40912732 	.word	0x40912732

08000ef0 <I2Cx_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08a      	sub	sp, #40	; 0x28
 8000ef4:	af04      	add	r7, sp, #16
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	4608      	mov	r0, r1
 8000efa:	4611      	mov	r1, r2
 8000efc:	461a      	mov	r2, r3
 8000efe:	4603      	mov	r3, r0
 8000f00:	72fb      	strb	r3, [r7, #11]
 8000f02:	460b      	mov	r3, r1
 8000f04:	813b      	strh	r3, [r7, #8]
 8000f06:	4613      	mov	r3, r2
 8000f08:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000f0e:	7afb      	ldrb	r3, [r7, #11]
 8000f10:	b299      	uxth	r1, r3
 8000f12:	88f8      	ldrh	r0, [r7, #6]
 8000f14:	893a      	ldrh	r2, [r7, #8]
 8000f16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f1a:	9302      	str	r3, [sp, #8]
 8000f1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f1e:	9301      	str	r3, [sp, #4]
 8000f20:	6a3b      	ldr	r3, [r7, #32]
 8000f22:	9300      	str	r3, [sp, #0]
 8000f24:	4603      	mov	r3, r0
 8000f26:	68f8      	ldr	r0, [r7, #12]
 8000f28:	f004 fab6 	bl	8005498 <HAL_I2C_Mem_Read>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000f30:	7dfb      	ldrb	r3, [r7, #23]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d004      	beq.n	8000f40 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8000f36:	7afb      	ldrb	r3, [r7, #11]
 8000f38:	4619      	mov	r1, r3
 8000f3a:	68f8      	ldr	r0, [r7, #12]
 8000f3c:	f000 f832 	bl	8000fa4 <I2Cx_Error>
  }
  return status;
 8000f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <I2Cx_WriteMultiple>:
  * @param  Buffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b08a      	sub	sp, #40	; 0x28
 8000f4e:	af04      	add	r7, sp, #16
 8000f50:	60f8      	str	r0, [r7, #12]
 8000f52:	4608      	mov	r0, r1
 8000f54:	4611      	mov	r1, r2
 8000f56:	461a      	mov	r2, r3
 8000f58:	4603      	mov	r3, r0
 8000f5a:	72fb      	strb	r3, [r7, #11]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	813b      	strh	r3, [r7, #8]
 8000f60:	4613      	mov	r3, r2
 8000f62:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000f64:	2300      	movs	r3, #0
 8000f66:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000f68:	7afb      	ldrb	r3, [r7, #11]
 8000f6a:	b299      	uxth	r1, r3
 8000f6c:	88f8      	ldrh	r0, [r7, #6]
 8000f6e:	893a      	ldrh	r2, [r7, #8]
 8000f70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f74:	9302      	str	r3, [sp, #8]
 8000f76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	6a3b      	ldr	r3, [r7, #32]
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	4603      	mov	r3, r0
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f004 f975 	bl	8005270 <HAL_I2C_Mem_Write>
 8000f86:	4603      	mov	r3, r0
 8000f88:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000f8a:	7dfb      	ldrb	r3, [r7, #23]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d004      	beq.n	8000f9a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8000f90:	7afb      	ldrb	r3, [r7, #11]
 8000f92:	4619      	mov	r1, r3
 8000f94:	68f8      	ldr	r0, [r7, #12]
 8000f96:	f000 f805 	bl	8000fa4 <I2Cx_Error>
  }
  return status;
 8000f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f004 f919 	bl	80051e8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff ff5e 	bl	8000e78 <I2Cx_Init>
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8000fc8:	4802      	ldr	r0, [pc, #8]	; (8000fd4 <TS_IO_Init+0x10>)
 8000fca:	f7ff ff55 	bl	8000e78 <I2Cx_Init>
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200000d0 	.word	0x200000d0

08000fd8 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af02      	add	r7, sp, #8
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	71bb      	strb	r3, [r7, #6]
 8000fe6:	4613      	mov	r3, r2
 8000fe8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8000fea:	79bb      	ldrb	r3, [r7, #6]
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	79f9      	ldrb	r1, [r7, #7]
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	9301      	str	r3, [sp, #4]
 8000ff4:	1d7b      	adds	r3, r7, #5
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	4803      	ldr	r0, [pc, #12]	; (8001008 <TS_IO_Write+0x30>)
 8000ffc:	f7ff ffa5 	bl	8000f4a <I2Cx_WriteMultiple>
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200000d0 	.word	0x200000d0

0800100c <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af02      	add	r7, sp, #8
 8001012:	4603      	mov	r3, r0
 8001014:	460a      	mov	r2, r1
 8001016:	71fb      	strb	r3, [r7, #7]
 8001018:	4613      	mov	r3, r2
 800101a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001020:	79bb      	ldrb	r3, [r7, #6]
 8001022:	b29a      	uxth	r2, r3
 8001024:	79f9      	ldrb	r1, [r7, #7]
 8001026:	2301      	movs	r3, #1
 8001028:	9301      	str	r3, [sp, #4]
 800102a:	f107 030f 	add.w	r3, r7, #15
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	2301      	movs	r3, #1
 8001032:	4804      	ldr	r0, [pc, #16]	; (8001044 <TS_IO_Read+0x38>)
 8001034:	f7ff ff5c 	bl	8000ef0 <I2Cx_ReadMultiple>

  return read_value;
 8001038:	7bfb      	ldrb	r3, [r7, #15]
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	200000d0 	.word	0x200000d0

08001048 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af02      	add	r7, sp, #8
 800104e:	603a      	str	r2, [r7, #0]
 8001050:	461a      	mov	r2, r3
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
 8001056:	460b      	mov	r3, r1
 8001058:	71bb      	strb	r3, [r7, #6]
 800105a:	4613      	mov	r3, r2
 800105c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800105e:	79bb      	ldrb	r3, [r7, #6]
 8001060:	b29a      	uxth	r2, r3
 8001062:	79f9      	ldrb	r1, [r7, #7]
 8001064:	88bb      	ldrh	r3, [r7, #4]
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2301      	movs	r3, #1
 800106e:	4804      	ldr	r0, [pc, #16]	; (8001080 <TS_IO_ReadMultiple+0x38>)
 8001070:	f7ff ff3e 	bl	8000ef0 <I2Cx_ReadMultiple>
 8001074:	4603      	mov	r3, r0
 8001076:	b29b      	uxth	r3, r3
}
 8001078:	4618      	mov	r0, r3
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	200000d0 	.word	0x200000d0

08001084 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f001 fa85 	bl	800259c <HAL_Delay>
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 800109e:	2001      	movs	r0, #1
 80010a0:	f000 f804 	bl	80010ac <BSP_LCD_InitEx>
 80010a4:	4603      	mov	r3, r0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	bd80      	pop	{r7, pc}
	...

080010ac <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b090      	sub	sp, #64	; 0x40
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 80010b6:	f646 3325 	movw	r3, #27429	; 0x6b25
 80010ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 80010c4:	f000 f936 	bl	8001334 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 80010c8:	f000 fcaa 	bl	8001a20 <LCD_IO_GetID>
 80010cc:	4603      	mov	r3, r0
 80010ce:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 80010d0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80010d2:	2b11      	cmp	r3, #17
 80010d4:	d001      	beq.n	80010da <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 80010d6:	2301      	movs	r3, #1
 80010d8:	e113      	b.n	8001302 <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 80010da:	f000 fca9 	bl	8001a30 <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 80010de:	4b8b      	ldr	r3, [pc, #556]	; (800130c <BSP_LCD_InitEx+0x260>)
 80010e0:	4a8b      	ldr	r2, [pc, #556]	; (8001310 <BSP_LCD_InitEx+0x264>)
 80010e2:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 80010e4:	4889      	ldr	r0, [pc, #548]	; (800130c <BSP_LCD_InitEx+0x260>)
 80010e6:	f002 fdfb 	bl	8003ce0 <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 80010ea:	2364      	movs	r3, #100	; 0x64
 80010ec:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 80010ee:	2305      	movs	r3, #5
 80010f0:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 80010f6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80010fa:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 80010fc:	4b83      	ldr	r3, [pc, #524]	; (800130c <BSP_LCD_InitEx+0x260>)
 80010fe:	2201      	movs	r2, #1
 8001100:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8001102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	4a83      	ldr	r2, [pc, #524]	; (8001314 <BSP_LCD_InitEx+0x268>)
 8001108:	fba2 2303 	umull	r2, r3, r2, r3
 800110c:	0a9b      	lsrs	r3, r3, #10
 800110e:	4a7f      	ldr	r2, [pc, #508]	; (800130c <BSP_LCD_InitEx+0x260>)
 8001110:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8001112:	f107 0308 	add.w	r3, r7, #8
 8001116:	4619      	mov	r1, r3
 8001118:	487c      	ldr	r0, [pc, #496]	; (800130c <BSP_LCD_InitEx+0x260>)
 800111a:	f002 fcc7 	bl	8003aac <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d108      	bne.n	8001136 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8001124:	4b7c      	ldr	r3, [pc, #496]	; (8001318 <BSP_LCD_InitEx+0x26c>)
 8001126:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800112a:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 800112c:	4b7b      	ldr	r3, [pc, #492]	; (800131c <BSP_LCD_InitEx+0x270>)
 800112e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	e007      	b.n	8001146 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8001136:	4b78      	ldr	r3, [pc, #480]	; (8001318 <BSP_LCD_InitEx+0x26c>)
 8001138:	f44f 7248 	mov.w	r2, #800	; 0x320
 800113c:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 800113e:	4b77      	ldr	r3, [pc, #476]	; (800131c <BSP_LCD_InitEx+0x270>)
 8001140:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001144:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8001146:	4b74      	ldr	r3, [pc, #464]	; (8001318 <BSP_LCD_InitEx+0x26c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 800114c:	4b73      	ldr	r3, [pc, #460]	; (800131c <BSP_LCD_InitEx+0x270>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 8001152:	2301      	movs	r3, #1
 8001154:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8001156:	230f      	movs	r3, #15
 8001158:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 800115a:	2310      	movs	r3, #16
 800115c:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 800115e:	2302      	movs	r3, #2
 8001160:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 8001162:	2322      	movs	r3, #34	; 0x22
 8001164:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 8001166:	2322      	movs	r3, #34	; 0x22
 8001168:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 800116a:	4b6d      	ldr	r3, [pc, #436]	; (8001320 <BSP_LCD_InitEx+0x274>)
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8001170:	4b6b      	ldr	r3, [pc, #428]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001172:	2205      	movs	r2, #5
 8001174:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8001176:	4b6a      	ldr	r3, [pc, #424]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001178:	2200      	movs	r2, #0
 800117a:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 800117c:	4b68      	ldr	r3, [pc, #416]	; (8001320 <BSP_LCD_InitEx+0x274>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8001182:	4b67      	ldr	r3, [pc, #412]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001184:	2200      	movs	r2, #0
 8001186:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8001188:	4b65      	ldr	r3, [pc, #404]	; (8001320 <BSP_LCD_InitEx+0x274>)
 800118a:	2202      	movs	r2, #2
 800118c:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 800118e:	4b64      	ldr	r3, [pc, #400]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001190:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001194:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 8001196:	4b62      	ldr	r3, [pc, #392]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001198:	2200      	movs	r2, #0
 800119a:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 800119c:	4a60      	ldr	r2, [pc, #384]	; (8001320 <BSP_LCD_InitEx+0x274>)
 800119e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011a0:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011a6:	fb02 f203 	mul.w	r2, r2, r3
 80011aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b0:	4a5b      	ldr	r2, [pc, #364]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80011b2:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011b8:	fb02 f203 	mul.w	r2, r2, r3
 80011bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011be:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c2:	4a57      	ldr	r2, [pc, #348]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80011c4:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 80011c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	441a      	add	r2, r3
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	441a      	add	r2, r3
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	4413      	add	r3, r2
 80011d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011d6:	fb02 f203 	mul.w	r2, r2, r3
 80011da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e0:	4a4f      	ldr	r2, [pc, #316]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80011e2:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 80011e4:	4a4e      	ldr	r2, [pc, #312]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80011e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011e8:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 80011ea:	4a4d      	ldr	r2, [pc, #308]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80011ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ee:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 80011f0:	4a4b      	ldr	r2, [pc, #300]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80011f2:	6a3b      	ldr	r3, [r7, #32]
 80011f4:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 80011f6:	4a4a      	ldr	r2, [pc, #296]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80011f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fa:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 80011fc:	4b48      	ldr	r3, [pc, #288]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80011fe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001202:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8001204:	4b46      	ldr	r3, [pc, #280]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001206:	2210      	movs	r2, #16
 8001208:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 800120a:	4b45      	ldr	r3, [pc, #276]	; (8001320 <BSP_LCD_InitEx+0x274>)
 800120c:	2200      	movs	r2, #0
 800120e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8001210:	4b43      	ldr	r3, [pc, #268]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001212:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001216:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8001218:	4b41      	ldr	r3, [pc, #260]	; (8001320 <BSP_LCD_InitEx+0x274>)
 800121a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800121e:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8001220:	4b3f      	ldr	r3, [pc, #252]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001222:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001226:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8001228:	4b3d      	ldr	r3, [pc, #244]	; (8001320 <BSP_LCD_InitEx+0x274>)
 800122a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800122e:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8001230:	4b3b      	ldr	r3, [pc, #236]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001232:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001236:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8001238:	4b39      	ldr	r3, [pc, #228]	; (8001320 <BSP_LCD_InitEx+0x274>)
 800123a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800123e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8001240:	4937      	ldr	r1, [pc, #220]	; (8001320 <BSP_LCD_InitEx+0x274>)
 8001242:	4832      	ldr	r0, [pc, #200]	; (800130c <BSP_LCD_InitEx+0x260>)
 8001244:	f002 fea4 	bl	8003f90 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	3b01      	subs	r3, #1
 800124c:	4a35      	ldr	r2, [pc, #212]	; (8001324 <BSP_LCD_InitEx+0x278>)
 800124e:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8001250:	69fa      	ldr	r2, [r7, #28]
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	4413      	add	r3, r2
 8001256:	3b01      	subs	r3, #1
 8001258:	4a32      	ldr	r2, [pc, #200]	; (8001324 <BSP_LCD_InitEx+0x278>)
 800125a:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 800125c:	4b2e      	ldr	r3, [pc, #184]	; (8001318 <BSP_LCD_InitEx+0x26c>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	441a      	add	r2, r3
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	4413      	add	r3, r2
 8001268:	3b01      	subs	r3, #1
 800126a:	4a2e      	ldr	r2, [pc, #184]	; (8001324 <BSP_LCD_InitEx+0x278>)
 800126c:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 800126e:	4b2a      	ldr	r3, [pc, #168]	; (8001318 <BSP_LCD_InitEx+0x26c>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	441a      	add	r2, r3
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	441a      	add	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	4413      	add	r3, r2
 800127e:	3b01      	subs	r3, #1
 8001280:	4a28      	ldr	r2, [pc, #160]	; (8001324 <BSP_LCD_InitEx+0x278>)
 8001282:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8001284:	4b24      	ldr	r3, [pc, #144]	; (8001318 <BSP_LCD_InitEx+0x26c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a26      	ldr	r2, [pc, #152]	; (8001324 <BSP_LCD_InitEx+0x278>)
 800128a:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 800128c:	4b23      	ldr	r3, [pc, #140]	; (800131c <BSP_LCD_InitEx+0x270>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a24      	ldr	r2, [pc, #144]	; (8001324 <BSP_LCD_InitEx+0x278>)
 8001292:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <BSP_LCD_InitEx+0x27c>)
 8001296:	2208      	movs	r2, #8
 8001298:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800129a:	4b23      	ldr	r3, [pc, #140]	; (8001328 <BSP_LCD_InitEx+0x27c>)
 800129c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80012a0:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <BSP_LCD_InitEx+0x27c>)
 80012a4:	2207      	movs	r2, #7
 80012a6:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80012a8:	4b1f      	ldr	r3, [pc, #124]	; (8001328 <BSP_LCD_InitEx+0x27c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80012ae:	481e      	ldr	r0, [pc, #120]	; (8001328 <BSP_LCD_InitEx+0x27c>)
 80012b0:	f005 fb8a 	bl	80069c8 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 80012b4:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <BSP_LCD_InitEx+0x278>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 80012bc:	4b19      	ldr	r3, [pc, #100]	; (8001324 <BSP_LCD_InitEx+0x278>)
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 80012c4:	4b17      	ldr	r3, [pc, #92]	; (8001324 <BSP_LCD_InitEx+0x278>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80012cc:	4b15      	ldr	r3, [pc, #84]	; (8001324 <BSP_LCD_InitEx+0x278>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 80012d2:	4b14      	ldr	r3, [pc, #80]	; (8001324 <BSP_LCD_InitEx+0x278>)
 80012d4:	4a15      	ldr	r2, [pc, #84]	; (800132c <BSP_LCD_InitEx+0x280>)
 80012d6:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 80012d8:	4911      	ldr	r1, [pc, #68]	; (8001320 <BSP_LCD_InitEx+0x274>)
 80012da:	4812      	ldr	r0, [pc, #72]	; (8001324 <BSP_LCD_InitEx+0x278>)
 80012dc:	f004 fec8 	bl	8006070 <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 80012e0:	4810      	ldr	r0, [pc, #64]	; (8001324 <BSP_LCD_InitEx+0x278>)
 80012e2:	f004 fc1d 	bl	8005b20 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 80012e6:	4809      	ldr	r0, [pc, #36]	; (800130c <BSP_LCD_InitEx+0x260>)
 80012e8:	f003 fae4 	bl	80048b4 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80012ec:	f000 fd64 	bl	8001db8 <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80012f0:	480f      	ldr	r0, [pc, #60]	; (8001330 <BSP_LCD_InitEx+0x284>)
 80012f2:	f000 f901 	bl	80014f8 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	4619      	mov	r1, r3
 80012fa:	2000      	movs	r0, #0
 80012fc:	f7ff faa8 	bl	8000850 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3740      	adds	r7, #64	; 0x40
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	200003f0 	.word	0x200003f0
 8001310:	40016c00 	.word	0x40016c00
 8001314:	43215e57 	.word	0x43215e57
 8001318:	20000030 	.word	0x20000030
 800131c:	20000034 	.word	0x20000034
 8001320:	2000011c 	.word	0x2000011c
 8001324:	20000348 	.word	0x20000348
 8001328:	200001a4 	.word	0x200001a4
 800132c:	40016800 	.word	0x40016800
 8001330:	20000028 	.word	0x20000028

08001334 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800133a:	4b18      	ldr	r3, [pc, #96]	; (800139c <BSP_LCD_Reset+0x68>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a17      	ldr	r2, [pc, #92]	; (800139c <BSP_LCD_Reset+0x68>)
 8001340:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b15      	ldr	r3, [pc, #84]	; (800139c <BSP_LCD_Reset+0x68>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 8001352:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001356:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001358:	2301      	movs	r3, #1
 800135a:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 800135c:	2301      	movs	r3, #1
 800135e:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8001360:	2303      	movs	r3, #3
 8001362:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	4619      	mov	r1, r3
 8001368:	480d      	ldr	r0, [pc, #52]	; (80013a0 <BSP_LCD_Reset+0x6c>)
 800136a:	f003 fbc7 	bl	8004afc <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001374:	480a      	ldr	r0, [pc, #40]	; (80013a0 <BSP_LCD_Reset+0x6c>)
 8001376:	f003 fe75 	bl	8005064 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 800137a:	2014      	movs	r0, #20
 800137c:	f001 f90e 	bl	800259c <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 8001380:	2201      	movs	r2, #1
 8001382:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001386:	4806      	ldr	r0, [pc, #24]	; (80013a0 <BSP_LCD_Reset+0x6c>)
 8001388:	f003 fe6c 	bl	8005064 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 800138c:	200a      	movs	r0, #10
 800138e:	f001 f905 	bl	800259c <HAL_Delay>
}
 8001392:	bf00      	nop
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40023800 	.word	0x40023800
 80013a0:	40022400 	.word	0x40022400

080013a4 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 80013a8:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <BSP_LCD_GetXSize+0x14>)
 80013aa:	681b      	ldr	r3, [r3, #0]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000030 	.word	0x20000030

080013bc <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 80013c0:	4b03      	ldr	r3, [pc, #12]	; (80013d0 <BSP_LCD_GetYSize+0x14>)
 80013c2:	681b      	ldr	r3, [r3, #0]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20000034 	.word	0x20000034

080013d4 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b090      	sub	sp, #64	; 0x40
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	6039      	str	r1, [r7, #0]
 80013de:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80013e4:	f7ff ffde 	bl	80013a4 <BSP_LCD_GetXSize>
 80013e8:	4603      	mov	r3, r0
 80013ea:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 80013f0:	f7ff ffe4 	bl	80013bc <BSP_LCD_GetYSize>
 80013f4:	4603      	mov	r3, r0
 80013f6:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80013f8:	2300      	movs	r3, #0
 80013fa:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001400:	23ff      	movs	r3, #255	; 0xff
 8001402:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001404:	2300      	movs	r3, #0
 8001406:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800141a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800141e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001420:	2307      	movs	r3, #7
 8001422:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001424:	f7ff ffbe 	bl	80013a4 <BSP_LCD_GetXSize>
 8001428:	4603      	mov	r3, r0
 800142a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800142c:	f7ff ffc6 	bl	80013bc <BSP_LCD_GetYSize>
 8001430:	4603      	mov	r3, r0
 8001432:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8001434:	88fa      	ldrh	r2, [r7, #6]
 8001436:	f107 030c 	add.w	r3, r7, #12
 800143a:	4619      	mov	r1, r3
 800143c:	4812      	ldr	r0, [pc, #72]	; (8001488 <BSP_LCD_LayerDefaultInit+0xb4>)
 800143e:	f004 fc3f 	bl	8005cc0 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001442:	88fa      	ldrh	r2, [r7, #6]
 8001444:	4911      	ldr	r1, [pc, #68]	; (800148c <BSP_LCD_LayerDefaultInit+0xb8>)
 8001446:	4613      	mov	r3, r2
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	4413      	add	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	440b      	add	r3, r1
 8001450:	3304      	adds	r3, #4
 8001452:	f04f 32ff 	mov.w	r2, #4294967295
 8001456:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001458:	88fa      	ldrh	r2, [r7, #6]
 800145a:	490c      	ldr	r1, [pc, #48]	; (800148c <BSP_LCD_LayerDefaultInit+0xb8>)
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	440b      	add	r3, r1
 8001466:	3308      	adds	r3, #8
 8001468:	4a09      	ldr	r2, [pc, #36]	; (8001490 <BSP_LCD_LayerDefaultInit+0xbc>)
 800146a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 800146c:	88fa      	ldrh	r2, [r7, #6]
 800146e:	4907      	ldr	r1, [pc, #28]	; (800148c <BSP_LCD_LayerDefaultInit+0xb8>)
 8001470:	4613      	mov	r3, r2
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4413      	add	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	440b      	add	r3, r1
 800147a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800147e:	601a      	str	r2, [r3, #0]
}
 8001480:	bf00      	nop
 8001482:	3740      	adds	r7, #64	; 0x40
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000348 	.word	0x20000348
 800148c:	2000018c 	.word	0x2000018c
 8001490:	20000028 	.word	0x20000028

08001494 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 800149c:	4b07      	ldr	r3, [pc, #28]	; (80014bc <BSP_LCD_SetTextColor+0x28>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4907      	ldr	r1, [pc, #28]	; (80014c0 <BSP_LCD_SetTextColor+0x2c>)
 80014a2:	4613      	mov	r3, r2
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	4413      	add	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	601a      	str	r2, [r3, #0]
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	20000188 	.word	0x20000188
 80014c0:	2000018c 	.word	0x2000018c

080014c4 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80014cc:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <BSP_LCD_SetBackColor+0x2c>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4908      	ldr	r1, [pc, #32]	; (80014f4 <BSP_LCD_SetBackColor+0x30>)
 80014d2:	4613      	mov	r3, r2
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	4413      	add	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	440b      	add	r3, r1
 80014dc:	3304      	adds	r3, #4
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	601a      	str	r2, [r3, #0]
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	20000188 	.word	0x20000188
 80014f4:	2000018c 	.word	0x2000018c

080014f8 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <BSP_LCD_SetFont+0x2c>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4908      	ldr	r1, [pc, #32]	; (8001528 <BSP_LCD_SetFont+0x30>)
 8001506:	4613      	mov	r3, r2
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4413      	add	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	440b      	add	r3, r1
 8001510:	3308      	adds	r3, #8
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	601a      	str	r2, [r3, #0]
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20000188 	.word	0x20000188
 8001528:	2000018c 	.word	0x2000018c

0800152c <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <BSP_LCD_GetFont+0x24>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4907      	ldr	r1, [pc, #28]	; (8001554 <BSP_LCD_GetFont+0x28>)
 8001536:	4613      	mov	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	440b      	add	r3, r1
 8001540:	3308      	adds	r3, #8
 8001542:	681b      	ldr	r3, [r3, #0]
}
 8001544:	4618      	mov	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	20000188 	.word	0x20000188
 8001554:	2000018c 	.word	0x2000018c

08001558 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8001558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800155a:	b085      	sub	sp, #20
 800155c:	af02      	add	r7, sp, #8
 800155e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <BSP_LCD_Clear+0x48>)
 8001562:	681c      	ldr	r4, [r3, #0]
 8001564:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <BSP_LCD_Clear+0x48>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a0e      	ldr	r2, [pc, #56]	; (80015a4 <BSP_LCD_Clear+0x4c>)
 800156a:	2134      	movs	r1, #52	; 0x34
 800156c:	fb01 f303 	mul.w	r3, r1, r3
 8001570:	4413      	add	r3, r2
 8001572:	335c      	adds	r3, #92	; 0x5c
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	461d      	mov	r5, r3
 8001578:	f7ff ff14 	bl	80013a4 <BSP_LCD_GetXSize>
 800157c:	4606      	mov	r6, r0
 800157e:	f7ff ff1d 	bl	80013bc <BSP_LCD_GetYSize>
 8001582:	4602      	mov	r2, r0
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	9301      	str	r3, [sp, #4]
 8001588:	2300      	movs	r3, #0
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	4613      	mov	r3, r2
 800158e:	4632      	mov	r2, r6
 8001590:	4629      	mov	r1, r5
 8001592:	4620      	mov	r0, r4
 8001594:	f000 fb94 	bl	8001cc0 <LL_FillBuffer>
}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015a0:	20000188 	.word	0x20000188
 80015a4:	20000348 	.word	0x20000348

080015a8 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80015a8:	b590      	push	{r4, r7, lr}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	80fb      	strh	r3, [r7, #6]
 80015b2:	460b      	mov	r3, r1
 80015b4:	80bb      	strh	r3, [r7, #4]
 80015b6:	4613      	mov	r3, r2
 80015b8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80015ba:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <BSP_LCD_DisplayChar+0x80>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	491b      	ldr	r1, [pc, #108]	; (800162c <BSP_LCD_DisplayChar+0x84>)
 80015c0:	4613      	mov	r3, r2
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4413      	add	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	440b      	add	r3, r1
 80015ca:	3308      	adds	r3, #8
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	6819      	ldr	r1, [r3, #0]
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80015d6:	4b14      	ldr	r3, [pc, #80]	; (8001628 <BSP_LCD_DisplayChar+0x80>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4c14      	ldr	r4, [pc, #80]	; (800162c <BSP_LCD_DisplayChar+0x84>)
 80015dc:	4613      	mov	r3, r2
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	4413      	add	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4423      	add	r3, r4
 80015e6:	3308      	adds	r3, #8
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80015ec:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80015f0:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <BSP_LCD_DisplayChar+0x80>)
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	4c0d      	ldr	r4, [pc, #52]	; (800162c <BSP_LCD_DisplayChar+0x84>)
 80015f6:	4613      	mov	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	4413      	add	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4423      	add	r3, r4
 8001600:	3308      	adds	r3, #8
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	889b      	ldrh	r3, [r3, #4]
 8001606:	3307      	adds	r3, #7
 8001608:	2b00      	cmp	r3, #0
 800160a:	da00      	bge.n	800160e <BSP_LCD_DisplayChar+0x66>
 800160c:	3307      	adds	r3, #7
 800160e:	10db      	asrs	r3, r3, #3
 8001610:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001614:	18ca      	adds	r2, r1, r3
 8001616:	88b9      	ldrh	r1, [r7, #4]
 8001618:	88fb      	ldrh	r3, [r7, #6]
 800161a:	4618      	mov	r0, r3
 800161c:	f000 fa98 	bl	8001b50 <DrawChar>
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	bd90      	pop	{r4, r7, pc}
 8001628:	20000188 	.word	0x20000188
 800162c:	2000018c 	.word	0x2000018c

08001630 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8001630:	b5b0      	push	{r4, r5, r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
 8001636:	60ba      	str	r2, [r7, #8]
 8001638:	461a      	mov	r2, r3
 800163a:	4603      	mov	r3, r0
 800163c:	81fb      	strh	r3, [r7, #14]
 800163e:	460b      	mov	r3, r1
 8001640:	81bb      	strh	r3, [r7, #12]
 8001642:	4613      	mov	r3, r2
 8001644:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8001646:	2301      	movs	r3, #1
 8001648:	83fb      	strh	r3, [r7, #30]
 800164a:	2300      	movs	r3, #0
 800164c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	61bb      	str	r3, [r7, #24]
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 800165a:	e002      	b.n	8001662 <BSP_LCD_DisplayStringAt+0x32>
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	3301      	adds	r3, #1
 8001660:	61bb      	str	r3, [r7, #24]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	617a      	str	r2, [r7, #20]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f6      	bne.n	800165c <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800166e:	f7ff fe99 	bl	80013a4 <BSP_LCD_GetXSize>
 8001672:	4b4f      	ldr	r3, [pc, #316]	; (80017b0 <BSP_LCD_DisplayStringAt+0x180>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	494f      	ldr	r1, [pc, #316]	; (80017b4 <BSP_LCD_DisplayStringAt+0x184>)
 8001678:	4613      	mov	r3, r2
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	4413      	add	r3, r2
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	440b      	add	r3, r1
 8001682:	3308      	adds	r3, #8
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	889b      	ldrh	r3, [r3, #4]
 8001688:	fbb0 f3f3 	udiv	r3, r0, r3
 800168c:	613b      	str	r3, [r7, #16]

  switch (Mode)
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	2b02      	cmp	r3, #2
 8001692:	d01c      	beq.n	80016ce <BSP_LCD_DisplayStringAt+0x9e>
 8001694:	2b03      	cmp	r3, #3
 8001696:	d017      	beq.n	80016c8 <BSP_LCD_DisplayStringAt+0x98>
 8001698:	2b01      	cmp	r3, #1
 800169a:	d12e      	bne.n	80016fa <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	1ad1      	subs	r1, r2, r3
 80016a2:	4b43      	ldr	r3, [pc, #268]	; (80017b0 <BSP_LCD_DisplayStringAt+0x180>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	4843      	ldr	r0, [pc, #268]	; (80017b4 <BSP_LCD_DisplayStringAt+0x184>)
 80016a8:	4613      	mov	r3, r2
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	4413      	add	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4403      	add	r3, r0
 80016b2:	3308      	adds	r3, #8
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	889b      	ldrh	r3, [r3, #4]
 80016b8:	fb03 f301 	mul.w	r3, r3, r1
 80016bc:	085b      	lsrs	r3, r3, #1
 80016be:	b29a      	uxth	r2, r3
 80016c0:	89fb      	ldrh	r3, [r7, #14]
 80016c2:	4413      	add	r3, r2
 80016c4:	83fb      	strh	r3, [r7, #30]
      break;
 80016c6:	e01b      	b.n	8001700 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 80016c8:	89fb      	ldrh	r3, [r7, #14]
 80016ca:	83fb      	strh	r3, [r7, #30]
      break;
 80016cc:	e018      	b.n	8001700 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	b299      	uxth	r1, r3
 80016d6:	4b36      	ldr	r3, [pc, #216]	; (80017b0 <BSP_LCD_DisplayStringAt+0x180>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	4836      	ldr	r0, [pc, #216]	; (80017b4 <BSP_LCD_DisplayStringAt+0x184>)
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	4403      	add	r3, r0
 80016e6:	3308      	adds	r3, #8
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	889b      	ldrh	r3, [r3, #4]
 80016ec:	fb11 f303 	smulbb	r3, r1, r3
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	89fb      	ldrh	r3, [r7, #14]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	83fb      	strh	r3, [r7, #30]
      break;
 80016f8:	e002      	b.n	8001700 <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = Xpos;
 80016fa:	89fb      	ldrh	r3, [r7, #14]
 80016fc:	83fb      	strh	r3, [r7, #30]
      break;
 80016fe:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8001700:	8bfb      	ldrh	r3, [r7, #30]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <BSP_LCD_DisplayStringAt+0xde>
 8001706:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800170a:	2b00      	cmp	r3, #0
 800170c:	da1d      	bge.n	800174a <BSP_LCD_DisplayStringAt+0x11a>
  {
    refcolumn = 1;
 800170e:	2301      	movs	r3, #1
 8001710:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001712:	e01a      	b.n	800174a <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	781a      	ldrb	r2, [r3, #0]
 8001718:	89b9      	ldrh	r1, [r7, #12]
 800171a:	8bfb      	ldrh	r3, [r7, #30]
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff ff43 	bl	80015a8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001722:	4b23      	ldr	r3, [pc, #140]	; (80017b0 <BSP_LCD_DisplayStringAt+0x180>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	4923      	ldr	r1, [pc, #140]	; (80017b4 <BSP_LCD_DisplayStringAt+0x184>)
 8001728:	4613      	mov	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	4413      	add	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	440b      	add	r3, r1
 8001732:	3308      	adds	r3, #8
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	889a      	ldrh	r2, [r3, #4]
 8001738:	8bfb      	ldrh	r3, [r7, #30]
 800173a:	4413      	add	r3, r2
 800173c:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	3301      	adds	r3, #1
 8001742:	60bb      	str	r3, [r7, #8]
    i++;
 8001744:	8bbb      	ldrh	r3, [r7, #28]
 8001746:	3301      	adds	r3, #1
 8001748:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	bf14      	ite	ne
 8001752:	2301      	movne	r3, #1
 8001754:	2300      	moveq	r3, #0
 8001756:	b2dc      	uxtb	r4, r3
 8001758:	f7ff fe24 	bl	80013a4 <BSP_LCD_GetXSize>
 800175c:	4605      	mov	r5, r0
 800175e:	8bb9      	ldrh	r1, [r7, #28]
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <BSP_LCD_DisplayStringAt+0x180>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4813      	ldr	r0, [pc, #76]	; (80017b4 <BSP_LCD_DisplayStringAt+0x184>)
 8001766:	4613      	mov	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	4413      	add	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4403      	add	r3, r0
 8001770:	3308      	adds	r3, #8
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	889b      	ldrh	r3, [r3, #4]
 8001776:	fb03 f301 	mul.w	r3, r3, r1
 800177a:	1aeb      	subs	r3, r5, r3
 800177c:	b299      	uxth	r1, r3
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <BSP_LCD_DisplayStringAt+0x180>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	480c      	ldr	r0, [pc, #48]	; (80017b4 <BSP_LCD_DisplayStringAt+0x184>)
 8001784:	4613      	mov	r3, r2
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	4413      	add	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4403      	add	r3, r0
 800178e:	3308      	adds	r3, #8
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	889b      	ldrh	r3, [r3, #4]
 8001794:	4299      	cmp	r1, r3
 8001796:	bf2c      	ite	cs
 8001798:	2301      	movcs	r3, #1
 800179a:	2300      	movcc	r3, #0
 800179c:	b2db      	uxtb	r3, r3
 800179e:	4023      	ands	r3, r4
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d1b6      	bne.n	8001714 <BSP_LCD_DisplayStringAt+0xe4>
  }

}
 80017a6:	bf00      	nop
 80017a8:	3720      	adds	r7, #32
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bdb0      	pop	{r4, r5, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000188 	.word	0x20000188
 80017b4:	2000018c 	.word	0x2000018c

080017b8 <BSP_LCD_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 80017b8:	b590      	push	{r4, r7, lr}
 80017ba:	b08b      	sub	sp, #44	; 0x2c
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 80017c4:	2300      	movs	r3, #0
 80017c6:	627b      	str	r3, [r7, #36]	; 0x24
 80017c8:	2300      	movs	r3, #0
 80017ca:	61bb      	str	r3, [r7, #24]
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	2300      	movs	r3, #0
 80017d2:	613b      	str	r3, [r7, #16]
  uint32_t Address;
  uint32_t InputColorMode = 0;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61fb      	str	r3, [r7, #28]

  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	330a      	adds	r3, #10
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	461a      	mov	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	330b      	adds	r3, #11
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	021b      	lsls	r3, r3, #8
 80017e8:	441a      	add	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	330c      	adds	r3, #12
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	041b      	lsls	r3, r3, #16
 80017f2:	441a      	add	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	330d      	adds	r3, #13
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	061b      	lsls	r3, r3, #24
 80017fc:	4413      	add	r3, r2
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3312      	adds	r3, #18
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	461a      	mov	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3313      	adds	r3, #19
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	441a      	add	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	3314      	adds	r3, #20
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	041b      	lsls	r3, r3, #16
 800181a:	441a      	add	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3315      	adds	r3, #21
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	061b      	lsls	r3, r3, #24
 8001824:	4413      	add	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3316      	adds	r3, #22
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	461a      	mov	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3317      	adds	r3, #23
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	021b      	lsls	r3, r3, #8
 8001838:	441a      	add	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3318      	adds	r3, #24
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	041b      	lsls	r3, r3, #16
 8001842:	441a      	add	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3319      	adds	r3, #25
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	061b      	lsls	r3, r3, #24
 800184c:	4413      	add	r3, r2
 800184e:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	331c      	adds	r3, #28
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	461a      	mov	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	331d      	adds	r3, #29
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	021b      	lsls	r3, r3, #8
 8001860:	4413      	add	r3, r2
 8001862:	613b      	str	r3, [r7, #16]

  /* Set the address */
  Address = hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8001864:	4b2a      	ldr	r3, [pc, #168]	; (8001910 <BSP_LCD_DrawBitmap+0x158>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a2a      	ldr	r2, [pc, #168]	; (8001914 <BSP_LCD_DrawBitmap+0x15c>)
 800186a:	2134      	movs	r1, #52	; 0x34
 800186c:	fb01 f303 	mul.w	r3, r1, r3
 8001870:	4413      	add	r3, r2
 8001872:	335c      	adds	r3, #92	; 0x5c
 8001874:	681c      	ldr	r4, [r3, #0]
 8001876:	f7ff fd95 	bl	80013a4 <BSP_LCD_GetXSize>
 800187a:	4602      	mov	r2, r0
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	fb03 f202 	mul.w	r2, r3, r2
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	4413      	add	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4423      	add	r3, r4
 800188a:	623b      	str	r3, [r7, #32]

  /* Get the layer pixel format */
  if ((bit_pixel/8) == 4)
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	3b20      	subs	r3, #32
 8001890:	2b07      	cmp	r3, #7
 8001892:	d802      	bhi.n	800189a <BSP_LCD_DrawBitmap+0xe2>
  {
    InputColorMode = DMA2D_INPUT_ARGB8888;
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
 8001898:	e008      	b.n	80018ac <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	3b10      	subs	r3, #16
 800189e:	2b07      	cmp	r3, #7
 80018a0:	d802      	bhi.n	80018a8 <BSP_LCD_DrawBitmap+0xf0>
  {
    InputColorMode = DMA2D_INPUT_RGB565;
 80018a2:	2302      	movs	r3, #2
 80018a4:	61fb      	str	r3, [r7, #28]
 80018a6:	e001      	b.n	80018ac <BSP_LCD_DrawBitmap+0xf4>
  }
  else
  {
    InputColorMode = DMA2D_INPUT_RGB888;
 80018a8:	2301      	movs	r3, #1
 80018aa:	61fb      	str	r3, [r7, #28]
  }

  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	3b01      	subs	r3, #1
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	fb02 f303 	mul.w	r3, r2, r3
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	08d2      	lsrs	r2, r2, #3
 80018ba:	fb02 f203 	mul.w	r2, r2, r3
 80018be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c0:	4413      	add	r3, r2
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	607b      	str	r3, [r7, #4]

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 80018c8:	2300      	movs	r3, #0
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
 80018cc:	e018      	b.n	8001900 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)Address, width, InputColorMode);
 80018ce:	6a39      	ldr	r1, [r7, #32]
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f000 fa2b 	bl	8001d30 <LL_ConvertLineToARGB8888>

    /* Increment the source and destination buffers */
    Address+=  (BSP_LCD_GetXSize()*4);
 80018da:	f7ff fd63 	bl	80013a4 <BSP_LCD_GetXSize>
 80018de:	4603      	mov	r3, r0
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	6a3a      	ldr	r2, [r7, #32]
 80018e4:	4413      	add	r3, r2
 80018e6:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	08db      	lsrs	r3, r3, #3
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	fb02 f303 	mul.w	r3, r2, r3
 80018f2:	425b      	negs	r3, r3
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	4413      	add	r3, r2
 80018f8:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	3301      	adds	r3, #1
 80018fe:	627b      	str	r3, [r7, #36]	; 0x24
 8001900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	429a      	cmp	r2, r3
 8001906:	d3e2      	bcc.n	80018ce <BSP_LCD_DrawBitmap+0x116>
  }
}
 8001908:	bf00      	nop
 800190a:	372c      	adds	r7, #44	; 0x2c
 800190c:	46bd      	mov	sp, r7
 800190e:	bd90      	pop	{r4, r7, pc}
 8001910:	20000188 	.word	0x20000188
 8001914:	20000348 	.word	0x20000348

08001918 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800191c:	b086      	sub	sp, #24
 800191e:	af02      	add	r7, sp, #8
 8001920:	4604      	mov	r4, r0
 8001922:	4608      	mov	r0, r1
 8001924:	4611      	mov	r1, r2
 8001926:	461a      	mov	r2, r3
 8001928:	4623      	mov	r3, r4
 800192a:	80fb      	strh	r3, [r7, #6]
 800192c:	4603      	mov	r3, r0
 800192e:	80bb      	strh	r3, [r7, #4]
 8001930:	460b      	mov	r3, r1
 8001932:	807b      	strh	r3, [r7, #2]
 8001934:	4613      	mov	r3, r2
 8001936:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800193c:	4b20      	ldr	r3, [pc, #128]	; (80019c0 <BSP_LCD_FillRect+0xa8>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4920      	ldr	r1, [pc, #128]	; (80019c4 <BSP_LCD_FillRect+0xac>)
 8001942:	4613      	mov	r3, r2
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	4413      	add	r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	440b      	add	r3, r1
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fda0 	bl	8001494 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001954:	4b1a      	ldr	r3, [pc, #104]	; (80019c0 <BSP_LCD_FillRect+0xa8>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a1b      	ldr	r2, [pc, #108]	; (80019c8 <BSP_LCD_FillRect+0xb0>)
 800195a:	2134      	movs	r1, #52	; 0x34
 800195c:	fb01 f303 	mul.w	r3, r1, r3
 8001960:	4413      	add	r3, r2
 8001962:	335c      	adds	r3, #92	; 0x5c
 8001964:	681c      	ldr	r4, [r3, #0]
 8001966:	f7ff fd1d 	bl	80013a4 <BSP_LCD_GetXSize>
 800196a:	4602      	mov	r2, r0
 800196c:	88bb      	ldrh	r3, [r7, #4]
 800196e:	fb03 f202 	mul.w	r2, r3, r2
 8001972:	88fb      	ldrh	r3, [r7, #6]
 8001974:	4413      	add	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4423      	add	r3, r4
 800197a:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 800197c:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <BSP_LCD_FillRect+0xa8>)
 800197e:	681c      	ldr	r4, [r3, #0]
 8001980:	68fd      	ldr	r5, [r7, #12]
 8001982:	887e      	ldrh	r6, [r7, #2]
 8001984:	f8b7 8000 	ldrh.w	r8, [r7]
 8001988:	f7ff fd0c 	bl	80013a4 <BSP_LCD_GetXSize>
 800198c:	4602      	mov	r2, r0
 800198e:	887b      	ldrh	r3, [r7, #2]
 8001990:	1ad1      	subs	r1, r2, r3
 8001992:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <BSP_LCD_FillRect+0xa8>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	480b      	ldr	r0, [pc, #44]	; (80019c4 <BSP_LCD_FillRect+0xac>)
 8001998:	4613      	mov	r3, r2
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	4413      	add	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4403      	add	r3, r0
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	9301      	str	r3, [sp, #4]
 80019a6:	9100      	str	r1, [sp, #0]
 80019a8:	4643      	mov	r3, r8
 80019aa:	4632      	mov	r2, r6
 80019ac:	4629      	mov	r1, r5
 80019ae:	4620      	mov	r0, r4
 80019b0:	f000 f986 	bl	8001cc0 <LL_FillBuffer>
}
 80019b4:	bf00      	nop
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80019be:	bf00      	nop
 80019c0:	20000188 	.word	0x20000188
 80019c4:	2000018c 	.word	0x2000018c
 80019c8:	20000348 	.word	0x20000348

080019cc <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af02      	add	r7, sp, #8
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d80d      	bhi.n	80019f8 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	461a      	mov	r2, r3
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	3301      	adds	r3, #1
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	4613      	mov	r3, r2
 80019ec:	2215      	movs	r2, #21
 80019ee:	2100      	movs	r1, #0
 80019f0:	480a      	ldr	r0, [pc, #40]	; (8001a1c <DSI_IO_WriteCmd+0x50>)
 80019f2:	f002 ff9b 	bl	800492c <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 80019f6:	e00d      	b.n	8001a14 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	9200      	str	r2, [sp, #0]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2239      	movs	r2, #57	; 0x39
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	4803      	ldr	r0, [pc, #12]	; (8001a1c <DSI_IO_WriteCmd+0x50>)
 8001a10:	f002 ffae 	bl	8004970 <HAL_DSI_LongWrite>
}
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	200003f0 	.word	0x200003f0

08001a20 <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8001a24:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001a36:	4b32      	ldr	r3, [pc, #200]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3a:	4a31      	ldr	r2, [pc, #196]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a3c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a40:	6453      	str	r3, [r2, #68]	; 0x44
 8001a42:	4b2f      	ldr	r3, [pc, #188]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8001a4e:	4b2c      	ldr	r3, [pc, #176]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a52:	4a2b      	ldr	r2, [pc, #172]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a54:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a58:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8001a5a:	4b29      	ldr	r3, [pc, #164]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5e:	4a28      	ldr	r2, [pc, #160]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a60:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001a64:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8001a66:	4b26      	ldr	r3, [pc, #152]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a25      	ldr	r2, [pc, #148]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a6c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b23      	ldr	r3, [pc, #140]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8001a7e:	4b20      	ldr	r3, [pc, #128]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	4a1f      	ldr	r2, [pc, #124]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a84:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a88:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8001a8a:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	4a1c      	ldr	r2, [pc, #112]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a90:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001a94:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	4a19      	ldr	r2, [pc, #100]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001a9c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8001aa2:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8001aae:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab2:	4a13      	ldr	r2, [pc, #76]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001ab4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001ab8:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abe:	4a10      	ldr	r2, [pc, #64]	; (8001b00 <BSP_LCD_MspInit+0xd0>)
 8001ac0:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001ac4:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2103      	movs	r1, #3
 8001aca:	2058      	movs	r0, #88	; 0x58
 8001acc:	f001 fb0b 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001ad0:	2058      	movs	r0, #88	; 0x58
 8001ad2:	f001 fb24 	bl	800311e <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2103      	movs	r1, #3
 8001ada:	205a      	movs	r0, #90	; 0x5a
 8001adc:	f001 fb03 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001ae0:	205a      	movs	r0, #90	; 0x5a
 8001ae2:	f001 fb1c 	bl	800311e <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2103      	movs	r1, #3
 8001aea:	2062      	movs	r0, #98	; 0x62
 8001aec:	f001 fafb 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8001af0:	2062      	movs	r0, #98	; 0x62
 8001af2:	f001 fb14 	bl	800311e <HAL_NVIC_EnableIRQ>
}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800

08001b04 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8001b04:	b5b0      	push	{r4, r5, r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	603a      	str	r2, [r7, #0]
 8001b0e:	80fb      	strh	r3, [r7, #6]
 8001b10:	460b      	mov	r3, r1
 8001b12:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <BSP_LCD_DrawPixel+0x44>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a0c      	ldr	r2, [pc, #48]	; (8001b4c <BSP_LCD_DrawPixel+0x48>)
 8001b1a:	2134      	movs	r1, #52	; 0x34
 8001b1c:	fb01 f303 	mul.w	r3, r1, r3
 8001b20:	4413      	add	r3, r2
 8001b22:	335c      	adds	r3, #92	; 0x5c
 8001b24:	681c      	ldr	r4, [r3, #0]
 8001b26:	88bd      	ldrh	r5, [r7, #4]
 8001b28:	f7ff fc3c 	bl	80013a4 <BSP_LCD_GetXSize>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	fb03 f205 	mul.w	r2, r3, r5
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	4413      	add	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4423      	add	r3, r4
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	6013      	str	r3, [r2, #0]
}
 8001b40:	bf00      	nop
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bdb0      	pop	{r4, r5, r7, pc}
 8001b48:	20000188 	.word	0x20000188
 8001b4c:	20000348 	.word	0x20000348

08001b50 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b088      	sub	sp, #32
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	603a      	str	r2, [r7, #0]
 8001b5a:	80fb      	strh	r3, [r7, #6]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61fb      	str	r3, [r7, #28]
 8001b64:	2300      	movs	r3, #0
 8001b66:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8001b68:	4b53      	ldr	r3, [pc, #332]	; (8001cb8 <DrawChar+0x168>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	4953      	ldr	r1, [pc, #332]	; (8001cbc <DrawChar+0x16c>)
 8001b6e:	4613      	mov	r3, r2
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	4413      	add	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	440b      	add	r3, r1
 8001b78:	3308      	adds	r3, #8
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	88db      	ldrh	r3, [r3, #6]
 8001b7e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8001b80:	4b4d      	ldr	r3, [pc, #308]	; (8001cb8 <DrawChar+0x168>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	494d      	ldr	r1, [pc, #308]	; (8001cbc <DrawChar+0x16c>)
 8001b86:	4613      	mov	r3, r2
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	4413      	add	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	440b      	add	r3, r1
 8001b90:	3308      	adds	r3, #8
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	889b      	ldrh	r3, [r3, #4]
 8001b96:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8001b98:	8a3b      	ldrh	r3, [r7, #16]
 8001b9a:	3307      	adds	r3, #7
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	da00      	bge.n	8001ba2 <DrawChar+0x52>
 8001ba0:	3307      	adds	r3, #7
 8001ba2:	10db      	asrs	r3, r3, #3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	8a3b      	ldrh	r3, [r7, #16]
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
 8001bb6:	e076      	b.n	8001ca6 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8001bb8:	8a3b      	ldrh	r3, [r7, #16]
 8001bba:	3307      	adds	r3, #7
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	da00      	bge.n	8001bc2 <DrawChar+0x72>
 8001bc0:	3307      	adds	r3, #7
 8001bc2:	10db      	asrs	r3, r3, #3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	fb03 f302 	mul.w	r3, r3, r2
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	4413      	add	r3, r2
 8001bd0:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8001bd2:	8a3b      	ldrh	r3, [r7, #16]
 8001bd4:	3307      	adds	r3, #7
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	da00      	bge.n	8001bdc <DrawChar+0x8c>
 8001bda:	3307      	adds	r3, #7
 8001bdc:	10db      	asrs	r3, r3, #3
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d002      	beq.n	8001be8 <DrawChar+0x98>
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d004      	beq.n	8001bf0 <DrawChar+0xa0>
 8001be6:	e00c      	b.n	8001c02 <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	617b      	str	r3, [r7, #20]
      break;
 8001bee:	e016      	b.n	8001c1e <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	021b      	lsls	r3, r3, #8
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	3201      	adds	r2, #1
 8001bfa:	7812      	ldrb	r2, [r2, #0]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	617b      	str	r3, [r7, #20]
      break;
 8001c00:	e00d      	b.n	8001c1e <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	041a      	lsls	r2, r3, #16
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	4313      	orrs	r3, r2
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	3202      	adds	r2, #2
 8001c16:	7812      	ldrb	r2, [r2, #0]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	617b      	str	r3, [r7, #20]
      break;
 8001c1c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61bb      	str	r3, [r7, #24]
 8001c22:	e036      	b.n	8001c92 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8001c24:	8a3a      	ldrh	r2, [r7, #16]
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	1ad2      	subs	r2, r2, r3
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	2201      	movs	r2, #1
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	461a      	mov	r2, r3
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d012      	beq.n	8001c66 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	88fb      	ldrh	r3, [r7, #6]
 8001c46:	4413      	add	r3, r2
 8001c48:	b298      	uxth	r0, r3
 8001c4a:	4b1b      	ldr	r3, [pc, #108]	; (8001cb8 <DrawChar+0x168>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	491b      	ldr	r1, [pc, #108]	; (8001cbc <DrawChar+0x16c>)
 8001c50:	4613      	mov	r3, r2
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	4413      	add	r3, r2
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	440b      	add	r3, r1
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	88bb      	ldrh	r3, [r7, #4]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f7ff ff50 	bl	8001b04 <BSP_LCD_DrawPixel>
 8001c64:	e012      	b.n	8001c8c <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	b29a      	uxth	r2, r3
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	b298      	uxth	r0, r3
 8001c70:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <DrawChar+0x168>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4911      	ldr	r1, [pc, #68]	; (8001cbc <DrawChar+0x16c>)
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	440b      	add	r3, r1
 8001c80:	3304      	adds	r3, #4
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	88bb      	ldrh	r3, [r7, #4]
 8001c86:	4619      	mov	r1, r3
 8001c88:	f7ff ff3c 	bl	8001b04 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	61bb      	str	r3, [r7, #24]
 8001c92:	8a3b      	ldrh	r3, [r7, #16]
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d3c4      	bcc.n	8001c24 <DrawChar+0xd4>
      }
    }
    Ypos++;
 8001c9a:	88bb      	ldrh	r3, [r7, #4]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	61fb      	str	r3, [r7, #28]
 8001ca6:	8a7b      	ldrh	r3, [r7, #18]
 8001ca8:	69fa      	ldr	r2, [r7, #28]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d384      	bcc.n	8001bb8 <DrawChar+0x68>
  }
}
 8001cae:	bf00      	nop
 8001cb0:	3720      	adds	r7, #32
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000188 	.word	0x20000188
 8001cbc:	2000018c 	.word	0x2000018c

08001cc0 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af02      	add	r7, sp, #8
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
 8001ccc:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 8001cce:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <LL_FillBuffer+0x68>)
 8001cd0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001cd4:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8001cd6:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <LL_FillBuffer+0x68>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 8001cdc:	4a12      	ldr	r2, [pc, #72]	; (8001d28 <LL_FillBuffer+0x68>)
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <LL_FillBuffer+0x68>)
 8001ce4:	4a11      	ldr	r2, [pc, #68]	; (8001d2c <LL_FillBuffer+0x6c>)
 8001ce6:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8001ce8:	480f      	ldr	r0, [pc, #60]	; (8001d28 <LL_FillBuffer+0x68>)
 8001cea:	f001 fbef 	bl	80034cc <HAL_DMA2D_Init>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d115      	bne.n	8001d20 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8001cf4:	68f9      	ldr	r1, [r7, #12]
 8001cf6:	480c      	ldr	r0, [pc, #48]	; (8001d28 <LL_FillBuffer+0x68>)
 8001cf8:	f001 fd56 	bl	80037a8 <HAL_DMA2D_ConfigLayer>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d10e      	bne.n	8001d20 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	69f9      	ldr	r1, [r7, #28]
 8001d0c:	4806      	ldr	r0, [pc, #24]	; (8001d28 <LL_FillBuffer+0x68>)
 8001d0e:	f001 fc37 	bl	8003580 <HAL_DMA2D_Start>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d103      	bne.n	8001d20 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 8001d18:	210a      	movs	r1, #10
 8001d1a:	4803      	ldr	r0, [pc, #12]	; (8001d28 <LL_FillBuffer+0x68>)
 8001d1c:	f001 fc5b 	bl	80035d6 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8001d20:	bf00      	nop
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	200002f0 	.word	0x200002f0
 8001d2c:	4002b000 	.word	0x4002b000

08001d30 <LL_ConvertLineToARGB8888>:
  * @param  pDst: Output color
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af02      	add	r7, sp, #8
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
 8001d3c:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hdma2d_discovery.Init.Mode         = DMA2D_M2M_PFC;
 8001d3e:	4b1c      	ldr	r3, [pc, #112]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d40:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d44:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8001d46:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = 0;
 8001d4c:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]

  /* Foreground Configuration */
  hdma2d_discovery.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001d52:	4b17      	ldr	r3, [pc, #92]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d_discovery.LayerCfg[1].InputAlpha = 0xFF;
 8001d58:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d5a:	22ff      	movs	r2, #255	; 0xff
 8001d5c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d_discovery.LayerCfg[1].InputColorMode = ColorMode;
 8001d5e:	4a14      	ldr	r2, [pc, #80]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma2d_discovery.LayerCfg[1].InputOffset = 0;
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	639a      	str	r2, [r3, #56]	; 0x38

  hdma2d_discovery.Instance = DMA2D;
 8001d6a:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d6c:	4a11      	ldr	r2, [pc, #68]	; (8001db4 <LL_ConvertLineToARGB8888+0x84>)
 8001d6e:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8001d70:	480f      	ldr	r0, [pc, #60]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d72:	f001 fbab 	bl	80034cc <HAL_DMA2D_Init>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d115      	bne.n	8001da8 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, 1) == HAL_OK)
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	480c      	ldr	r0, [pc, #48]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d80:	f001 fd12 	bl	80037a8 <HAL_DMA2D_ConfigLayer>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10e      	bne.n	8001da8 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8001d8a:	68f9      	ldr	r1, [r7, #12]
 8001d8c:	68ba      	ldr	r2, [r7, #8]
 8001d8e:	2301      	movs	r3, #1
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4806      	ldr	r0, [pc, #24]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001d96:	f001 fbf3 	bl	8003580 <HAL_DMA2D_Start>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d103      	bne.n	8001da8 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 8001da0:	210a      	movs	r1, #10
 8001da2:	4803      	ldr	r0, [pc, #12]	; (8001db0 <LL_ConvertLineToARGB8888+0x80>)
 8001da4:	f001 fc17 	bl	80035d6 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8001da8:	bf00      	nop
 8001daa:	3710      	adds	r7, #16
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	200002f0 	.word	0x200002f0
 8001db4:	4002b000 	.word	0x4002b000

08001db8 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8001dbc:	4b29      	ldr	r3, [pc, #164]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001dbe:	4a2a      	ldr	r2, [pc, #168]	; (8001e68 <BSP_SDRAM_Init+0xb0>)
 8001dc0:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8001dc2:	4b2a      	ldr	r3, [pc, #168]	; (8001e6c <BSP_SDRAM_Init+0xb4>)
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8001dc8:	4b28      	ldr	r3, [pc, #160]	; (8001e6c <BSP_SDRAM_Init+0xb4>)
 8001dca:	2207      	movs	r2, #7
 8001dcc:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8001dce:	4b27      	ldr	r3, [pc, #156]	; (8001e6c <BSP_SDRAM_Init+0xb4>)
 8001dd0:	2204      	movs	r2, #4
 8001dd2:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8001dd4:	4b25      	ldr	r3, [pc, #148]	; (8001e6c <BSP_SDRAM_Init+0xb4>)
 8001dd6:	2207      	movs	r2, #7
 8001dd8:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8001dda:	4b24      	ldr	r3, [pc, #144]	; (8001e6c <BSP_SDRAM_Init+0xb4>)
 8001ddc:	2202      	movs	r2, #2
 8001dde:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8001de0:	4b22      	ldr	r3, [pc, #136]	; (8001e6c <BSP_SDRAM_Init+0xb4>)
 8001de2:	2202      	movs	r2, #2
 8001de4:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8001de6:	4b21      	ldr	r3, [pc, #132]	; (8001e6c <BSP_SDRAM_Init+0xb4>)
 8001de8:	2202      	movs	r2, #2
 8001dea:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8001dec:	4b1d      	ldr	r3, [pc, #116]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001df2:	4b1c      	ldr	r3, [pc, #112]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8001df8:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8001dfe:	4b19      	ldr	r3, [pc, #100]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e00:	2220      	movs	r2, #32
 8001e02:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001e04:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e06:	2240      	movs	r2, #64	; 0x40
 8001e08:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8001e0a:	4b16      	ldr	r3, [pc, #88]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e0c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001e10:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001e12:	4b14      	ldr	r3, [pc, #80]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8001e18:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e1e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8001e20:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e26:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8001e28:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8001e2e:	2100      	movs	r1, #0
 8001e30:	480c      	ldr	r0, [pc, #48]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e32:	f000 f87f 	bl	8001f34 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8001e36:	490d      	ldr	r1, [pc, #52]	; (8001e6c <BSP_SDRAM_Init+0xb4>)
 8001e38:	480a      	ldr	r0, [pc, #40]	; (8001e64 <BSP_SDRAM_Init+0xac>)
 8001e3a:	f005 f9eb 	bl	8007214 <HAL_SDRAM_Init>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d003      	beq.n	8001e4c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8001e44:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <BSP_SDRAM_Init+0xb8>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
 8001e4a:	e002      	b.n	8001e52 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8001e4c:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <BSP_SDRAM_Init+0xb8>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8001e52:	f240 6003 	movw	r0, #1539	; 0x603
 8001e56:	f000 f80d 	bl	8001e74 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8001e5a:	4b05      	ldr	r3, [pc, #20]	; (8001e70 <BSP_SDRAM_Init+0xb8>)
 8001e5c:	781b      	ldrb	r3, [r3, #0]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	2000040c 	.word	0x2000040c
 8001e68:	a0000140 	.word	0xa0000140
 8001e6c:	20000234 	.word	0x20000234
 8001e70:	20000038 	.word	0x20000038

08001e74 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8001e80:	4b2a      	ldr	r3, [pc, #168]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001e82:	2201      	movs	r2, #1
 8001e84:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001e86:	4b29      	ldr	r3, [pc, #164]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001e88:	2210      	movs	r2, #16
 8001e8a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001e8c:	4b27      	ldr	r3, [pc, #156]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001e92:	4b26      	ldr	r3, [pc, #152]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001e98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e9c:	4923      	ldr	r1, [pc, #140]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001e9e:	4824      	ldr	r0, [pc, #144]	; (8001f30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001ea0:	f005 f9ec 	bl	800727c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	f000 fb79 	bl	800259c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8001eaa:	4b20      	ldr	r3, [pc, #128]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001eac:	2202      	movs	r2, #2
 8001eae:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001eb0:	4b1e      	ldr	r3, [pc, #120]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001eb2:	2210      	movs	r2, #16
 8001eb4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001eb6:	4b1d      	ldr	r3, [pc, #116]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001ebc:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8001ec2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ec6:	4919      	ldr	r1, [pc, #100]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001ec8:	4819      	ldr	r0, [pc, #100]	; (8001f30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001eca:	f005 f9d7 	bl	800727c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001ed0:	2203      	movs	r2, #3
 8001ed2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001ed4:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001ed6:	2210      	movs	r2, #16
 8001ed8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001edc:	2208      	movs	r2, #8
 8001ede:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001ee0:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001ee6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001eea:	4910      	ldr	r1, [pc, #64]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001eec:	4810      	ldr	r0, [pc, #64]	; (8001f30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001eee:	f005 f9c5 	bl	800727c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8001ef2:	f44f 730c 	mov.w	r3, #560	; 0x230
 8001ef6:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001efa:	2204      	movs	r2, #4
 8001efc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001efe:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f00:	2210      	movs	r2, #16
 8001f02:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001f04:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4a07      	ldr	r2, [pc, #28]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f0e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001f10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f14:	4905      	ldr	r1, [pc, #20]	; (8001f2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001f16:	4806      	ldr	r0, [pc, #24]	; (8001f30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001f18:	f005 f9b0 	bl	800727c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8001f1c:	6879      	ldr	r1, [r7, #4]
 8001f1e:	4804      	ldr	r0, [pc, #16]	; (8001f30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001f20:	f005 f9d7 	bl	80072d2 <HAL_SDRAM_ProgramRefreshRate>
}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000250 	.word	0x20000250
 8001f30:	2000040c 	.word	0x2000040c

08001f34 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b090      	sub	sp, #64	; 0x40
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001f3e:	4b71      	ldr	r3, [pc, #452]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f42:	4a70      	ldr	r2, [pc, #448]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6393      	str	r3, [r2, #56]	; 0x38
 8001f4a:	4b6e      	ldr	r3, [pc, #440]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8001f56:	4b6b      	ldr	r3, [pc, #428]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	4a6a      	ldr	r2, [pc, #424]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f5c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f60:	6313      	str	r3, [r2, #48]	; 0x30
 8001f62:	4b68      	ldr	r3, [pc, #416]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f6a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f6e:	4b65      	ldr	r3, [pc, #404]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	4a64      	ldr	r2, [pc, #400]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f74:	f043 0308 	orr.w	r3, r3, #8
 8001f78:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7a:	4b62      	ldr	r3, [pc, #392]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f003 0308 	and.w	r3, r3, #8
 8001f82:	623b      	str	r3, [r7, #32]
 8001f84:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f86:	4b5f      	ldr	r3, [pc, #380]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	4a5e      	ldr	r2, [pc, #376]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f8c:	f043 0310 	orr.w	r3, r3, #16
 8001f90:	6313      	str	r3, [r2, #48]	; 0x30
 8001f92:	4b5c      	ldr	r3, [pc, #368]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	f003 0310 	and.w	r3, r3, #16
 8001f9a:	61fb      	str	r3, [r7, #28]
 8001f9c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f9e:	4b59      	ldr	r3, [pc, #356]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	4a58      	ldr	r2, [pc, #352]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fa4:	f043 0320 	orr.w	r3, r3, #32
 8001fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001faa:	4b56      	ldr	r3, [pc, #344]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f003 0320 	and.w	r3, r3, #32
 8001fb2:	61bb      	str	r3, [r7, #24]
 8001fb4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fb6:	4b53      	ldr	r3, [pc, #332]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a52      	ldr	r2, [pc, #328]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b50      	ldr	r3, [pc, #320]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fca:	617b      	str	r3, [r7, #20]
 8001fcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fce:	4b4d      	ldr	r3, [pc, #308]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a4c      	ldr	r2, [pc, #304]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b4a      	ldr	r3, [pc, #296]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001fe6:	4b47      	ldr	r3, [pc, #284]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a46      	ldr	r2, [pc, #280]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b44      	ldr	r3, [pc, #272]	; (8002104 <BSP_SDRAM_MspInit+0x1d0>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001ffe:	2302      	movs	r3, #2
 8002000:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002002:	2301      	movs	r3, #1
 8002004:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8002006:	2303      	movs	r3, #3
 8002008:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800200a:	230c      	movs	r3, #12
 800200c:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 800200e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002012:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8002014:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002018:	4619      	mov	r1, r3
 800201a:	483b      	ldr	r0, [pc, #236]	; (8002108 <BSP_SDRAM_MspInit+0x1d4>)
 800201c:	f002 fd6e 	bl	8004afc <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002020:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002026:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800202a:	4619      	mov	r1, r3
 800202c:	4837      	ldr	r0, [pc, #220]	; (800210c <BSP_SDRAM_MspInit+0x1d8>)
 800202e:	f002 fd65 	bl	8004afc <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002032:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002036:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8002038:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800203c:	4619      	mov	r1, r3
 800203e:	4834      	ldr	r0, [pc, #208]	; (8002110 <BSP_SDRAM_MspInit+0x1dc>)
 8002040:	f002 fd5c 	bl	8004afc <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8002044:	f248 1337 	movw	r3, #33079	; 0x8137
 8002048:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800204a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800204e:	4619      	mov	r1, r3
 8002050:	4830      	ldr	r0, [pc, #192]	; (8002114 <BSP_SDRAM_MspInit+0x1e0>)
 8002052:	f002 fd53 	bl	8004afc <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8002056:	f64f 732c 	movw	r3, #65324	; 0xff2c
 800205a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800205c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002060:	4619      	mov	r1, r3
 8002062:	482d      	ldr	r0, [pc, #180]	; (8002118 <BSP_SDRAM_MspInit+0x1e4>)
 8002064:	f002 fd4a 	bl	8004afc <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8002068:	f240 63ff 	movw	r3, #1791	; 0x6ff
 800206c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 800206e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002072:	4619      	mov	r1, r3
 8002074:	4829      	ldr	r0, [pc, #164]	; (800211c <BSP_SDRAM_MspInit+0x1e8>)
 8002076:	f002 fd41 	bl	8004afc <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800207a:	4b29      	ldr	r3, [pc, #164]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 800207c:	2200      	movs	r2, #0
 800207e:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002080:	4b27      	ldr	r3, [pc, #156]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 8002082:	2280      	movs	r2, #128	; 0x80
 8002084:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002086:	4b26      	ldr	r3, [pc, #152]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 8002088:	f44f 7200 	mov.w	r2, #512	; 0x200
 800208c:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800208e:	4b24      	ldr	r3, [pc, #144]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 8002090:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002094:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002096:	4b22      	ldr	r3, [pc, #136]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 8002098:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800209c:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800209e:	4b20      	ldr	r3, [pc, #128]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020a4:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80020a6:	4b1e      	ldr	r3, [pc, #120]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80020ac:	4b1c      	ldr	r3, [pc, #112]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020b2:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80020b4:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80020ba:	4b19      	ldr	r3, [pc, #100]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020bc:	2203      	movs	r2, #3
 80020be:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80020c0:	4b17      	ldr	r3, [pc, #92]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80020c6:	4b16      	ldr	r3, [pc, #88]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80020cc:	4b14      	ldr	r3, [pc, #80]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020ce:	4a15      	ldr	r2, [pc, #84]	; (8002124 <BSP_SDRAM_MspInit+0x1f0>)
 80020d0:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a12      	ldr	r2, [pc, #72]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020d6:	631a      	str	r2, [r3, #48]	; 0x30
 80020d8:	4a11      	ldr	r2, [pc, #68]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80020de:	4810      	ldr	r0, [pc, #64]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020e0:	f001 f8e6 	bl	80032b0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80020e4:	480e      	ldr	r0, [pc, #56]	; (8002120 <BSP_SDRAM_MspInit+0x1ec>)
 80020e6:	f001 f835 	bl	8003154 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	210f      	movs	r1, #15
 80020ee:	2038      	movs	r0, #56	; 0x38
 80020f0:	f000 fff9 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80020f4:	2038      	movs	r0, #56	; 0x38
 80020f6:	f001 f812 	bl	800311e <HAL_NVIC_EnableIRQ>
}
 80020fa:	bf00      	nop
 80020fc:	3740      	adds	r7, #64	; 0x40
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40023800 	.word	0x40023800
 8002108:	40020c00 	.word	0x40020c00
 800210c:	40021000 	.word	0x40021000
 8002110:	40021400 	.word	0x40021400
 8002114:	40021800 	.word	0x40021800
 8002118:	40021c00 	.word	0x40021c00
 800211c:	40022000 	.word	0x40022000
 8002120:	20000260 	.word	0x20000260
 8002124:	40026410 	.word	0x40026410

08002128 <BSP_TS_Init>:
  * @param  ts_SizeX : Maximum X size of the TS area on LCD
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	4603      	mov	r3, r0
 8002130:	460a      	mov	r2, r1
 8002132:	80fb      	strh	r3, [r7, #6]
 8002134:	4613      	mov	r3, r2
 8002136:	80bb      	strh	r3, [r7, #4]
  uint8_t ts_status = TS_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	73fb      	strb	r3, [r7, #15]
  uint8_t ts_id1, ts_id2 = 0;
 800213c:	2300      	movs	r3, #0
 800213e:	73bb      	strb	r3, [r7, #14]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 8002140:	4b25      	ldr	r3, [pc, #148]	; (80021d8 <BSP_TS_Init+0xb0>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a25      	ldr	r2, [pc, #148]	; (80021dc <BSP_TS_Init+0xb4>)
 8002146:	7812      	ldrb	r2, [r2, #0]
 8002148:	b292      	uxth	r2, r2
 800214a:	4610      	mov	r0, r2
 800214c:	4798      	blx	r3

  ts_id1 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 800214e:	4b22      	ldr	r3, [pc, #136]	; (80021d8 <BSP_TS_Init+0xb0>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2054      	movs	r0, #84	; 0x54
 8002154:	4798      	blx	r3
 8002156:	4603      	mov	r3, r0
 8002158:	737b      	strb	r3, [r7, #13]
  if(ts_id1 != FT6206_ID_VALUE)
 800215a:	7b7b      	ldrb	r3, [r7, #13]
 800215c:	2b11      	cmp	r3, #17
 800215e:	d009      	beq.n	8002174 <BSP_TS_Init+0x4c>
  {
    ts_id2 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS_A02);
 8002160:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <BSP_TS_Init+0xb0>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	2070      	movs	r0, #112	; 0x70
 8002166:	4798      	blx	r3
 8002168:	4603      	mov	r3, r0
 800216a:	73bb      	strb	r3, [r7, #14]
    I2C_Address    = TS_I2C_ADDRESS_A02;    
 800216c:	4b1b      	ldr	r3, [pc, #108]	; (80021dc <BSP_TS_Init+0xb4>)
 800216e:	2270      	movs	r2, #112	; 0x70
 8002170:	701a      	strb	r2, [r3, #0]
 8002172:	e002      	b.n	800217a <BSP_TS_Init+0x52>
  }
  else
  {
    I2C_Address    = TS_I2C_ADDRESS;    
 8002174:	4b19      	ldr	r3, [pc, #100]	; (80021dc <BSP_TS_Init+0xb4>)
 8002176:	2254      	movs	r2, #84	; 0x54
 8002178:	701a      	strb	r2, [r3, #0]
  }
  
  /* Scan FT6xx6 TouchScreen IC controller ID register by I2C Read       */
  /* Verify this is a FT6206 or FT6336G, otherwise this is an error case */
  if((ts_id1 == FT6206_ID_VALUE) || (ts_id2 == FT6206_ID_VALUE))
 800217a:	7b7b      	ldrb	r3, [r7, #13]
 800217c:	2b11      	cmp	r3, #17
 800217e:	d002      	beq.n	8002186 <BSP_TS_Init+0x5e>
 8002180:	7bbb      	ldrb	r3, [r7, #14]
 8002182:	2b11      	cmp	r3, #17
 8002184:	d121      	bne.n	80021ca <BSP_TS_Init+0xa2>
  {
    /* Found FT6206 : Initialize the TS driver structure */
    ts_driver = &ft6x06_ts_drv;
 8002186:	4b16      	ldr	r3, [pc, #88]	; (80021e0 <BSP_TS_Init+0xb8>)
 8002188:	4a13      	ldr	r2, [pc, #76]	; (80021d8 <BSP_TS_Init+0xb0>)
 800218a:	601a      	str	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if(ts_SizeX < ts_SizeY)
 800218c:	88fa      	ldrh	r2, [r7, #6]
 800218e:	88bb      	ldrh	r3, [r7, #4]
 8002190:	429a      	cmp	r2, r3
 8002192:	d203      	bcs.n	800219c <BSP_TS_Init+0x74>
    {
      ts_orientation = TS_SWAP_NONE;                
 8002194:	4b13      	ldr	r3, [pc, #76]	; (80021e4 <BSP_TS_Init+0xbc>)
 8002196:	2201      	movs	r2, #1
 8002198:	701a      	strb	r2, [r3, #0]
 800219a:	e002      	b.n	80021a2 <BSP_TS_Init+0x7a>
    }
    else
    {
      ts_orientation = TS_SWAP_XY | TS_SWAP_Y;                 
 800219c:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <BSP_TS_Init+0xbc>)
 800219e:	220c      	movs	r2, #12
 80021a0:	701a      	strb	r2, [r3, #0]
    }

    if(ts_status == TS_OK)
 80021a2:	7bfb      	ldrb	r3, [r7, #15]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d112      	bne.n	80021ce <BSP_TS_Init+0xa6>
    {
      /* Software reset the TouchScreen */
      ts_driver->Reset(I2C_Address);
 80021a8:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <BSP_TS_Init+0xb8>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	4a0b      	ldr	r2, [pc, #44]	; (80021dc <BSP_TS_Init+0xb4>)
 80021b0:	7812      	ldrb	r2, [r2, #0]
 80021b2:	b292      	uxth	r2, r2
 80021b4:	4610      	mov	r0, r2
 80021b6:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      ts_driver->Start(I2C_Address);
 80021b8:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <BSP_TS_Init+0xb8>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	4a07      	ldr	r2, [pc, #28]	; (80021dc <BSP_TS_Init+0xb4>)
 80021c0:	7812      	ldrb	r2, [r2, #0]
 80021c2:	b292      	uxth	r2, r2
 80021c4:	4610      	mov	r0, r2
 80021c6:	4798      	blx	r3
    if(ts_status == TS_OK)
 80021c8:	e001      	b.n	80021ce <BSP_TS_Init+0xa6>

    } /* of if(ts_status == TS_OK) */
  }
  else
  {
    ts_status = TS_DEVICE_NOT_FOUND;
 80021ca:	2303      	movs	r3, #3
 80021cc:	73fb      	strb	r3, [r7, #15]
  }

  return (ts_status);
 80021ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20000000 	.word	0x20000000
 80021dc:	200002c5 	.word	0x200002c5
 80021e0:	200002c0 	.word	0x200002c0
 80021e4:	200002c4 	.word	0x200002c4

080021e8 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 80021ee:	2300      	movs	r3, #0
 80021f0:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef gpio_init_structure;

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x06 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspInit();
 80021f2:	f000 f94f 	bl	8002494 <BSP_TS_INT_MspInit>

  /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
  /* TS_INT pin is active on low level on new touch available */
  gpio_init_structure.Pin = TS_INT_PIN;
 80021f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021fa:	603b      	str	r3, [r7, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80021fc:	2301      	movs	r3, #1
 80021fe:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002200:	2302      	movs	r3, #2
 8002202:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8002204:	4b0d      	ldr	r3, [pc, #52]	; (800223c <BSP_TS_ITConfig+0x54>)
 8002206:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8002208:	463b      	mov	r3, r7
 800220a:	4619      	mov	r1, r3
 800220c:	480c      	ldr	r0, [pc, #48]	; (8002240 <BSP_TS_ITConfig+0x58>)
 800220e:	f002 fc75 	bl	8004afc <HAL_GPIO_Init>

  /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 8002212:	2200      	movs	r2, #0
 8002214:	210f      	movs	r1, #15
 8002216:	2028      	movs	r0, #40	; 0x28
 8002218:	f000 ff65 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 800221c:	2028      	movs	r0, #40	; 0x28
 800221e:	f000 ff7e 	bl	800311e <HAL_NVIC_EnableIRQ>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  ts_driver->EnableIT(I2C_Address);
 8002222:	4b08      	ldr	r3, [pc, #32]	; (8002244 <BSP_TS_ITConfig+0x5c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	4a07      	ldr	r2, [pc, #28]	; (8002248 <BSP_TS_ITConfig+0x60>)
 800222a:	7812      	ldrb	r2, [r2, #0]
 800222c:	b292      	uxth	r2, r2
 800222e:	4610      	mov	r0, r2
 8002230:	4798      	blx	r3

  return (ts_status);
 8002232:	7dfb      	ldrb	r3, [r7, #23]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	10210000 	.word	0x10210000
 8002240:	40022000 	.word	0x40022000
 8002244:	200002c0 	.word	0x200002c0
 8002248:	200002c5 	.word	0x200002c5

0800224c <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 800224c:	b590      	push	{r4, r7, lr}
 800224e:	b089      	sub	sp, #36	; 0x24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8002254:	2300      	movs	r3, #0
 8002256:	76fb      	strb	r3, [r7, #27]
  uint32_t area = 0;
  uint32_t event = 0;
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = ts_driver->DetectTouch(I2C_Address);
 8002258:	4b89      	ldr	r3, [pc, #548]	; (8002480 <BSP_TS_GetState+0x234>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	4a89      	ldr	r2, [pc, #548]	; (8002484 <BSP_TS_GetState+0x238>)
 8002260:	7812      	ldrb	r2, [r2, #0]
 8002262:	b292      	uxth	r2, r2
 8002264:	4610      	mov	r0, r2
 8002266:	4798      	blx	r3
 8002268:	4603      	mov	r3, r0
 800226a:	461a      	mov	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	701a      	strb	r2, [r3, #0]
  if(TS_State->touchDetected)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 80fe 	beq.w	8002476 <BSP_TS_GetState+0x22a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
 800227e:	e0f3      	b.n	8002468 <BSP_TS_GetState+0x21c>
    {
      /* Get each touch coordinates */
      ts_driver->GetXY(I2C_Address, &(Raw_x[index]), &(Raw_y[index]));
 8002280:	4b7f      	ldr	r3, [pc, #508]	; (8002480 <BSP_TS_GetState+0x234>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	4a7f      	ldr	r2, [pc, #508]	; (8002484 <BSP_TS_GetState+0x238>)
 8002288:	7812      	ldrb	r2, [r2, #0]
 800228a:	b290      	uxth	r0, r2
 800228c:	f107 0110 	add.w	r1, r7, #16
 8002290:	69fa      	ldr	r2, [r7, #28]
 8002292:	0052      	lsls	r2, r2, #1
 8002294:	188c      	adds	r4, r1, r2
 8002296:	f107 010c 	add.w	r1, r7, #12
 800229a:	69fa      	ldr	r2, [r7, #28]
 800229c:	0052      	lsls	r2, r2, #1
 800229e:	440a      	add	r2, r1
 80022a0:	4621      	mov	r1, r4
 80022a2:	4798      	blx	r3

      if(ts_orientation & TS_SWAP_XY)
 80022a4:	4b78      	ldr	r3, [pc, #480]	; (8002488 <BSP_TS_GetState+0x23c>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	f003 0308 	and.w	r3, r3, #8
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d01d      	beq.n	80022ec <BSP_TS_GetState+0xa0>
      {
        tmp = Raw_x[index];
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	f107 0220 	add.w	r2, r7, #32
 80022b8:	4413      	add	r3, r2
 80022ba:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80022be:	833b      	strh	r3, [r7, #24]
        Raw_x[index] = Raw_y[index]; 
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	f107 0220 	add.w	r2, r7, #32
 80022c8:	4413      	add	r3, r2
 80022ca:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	f107 0120 	add.w	r1, r7, #32
 80022d6:	440b      	add	r3, r1
 80022d8:	f823 2c10 	strh.w	r2, [r3, #-16]
        Raw_y[index] = tmp;
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	f107 0220 	add.w	r2, r7, #32
 80022e4:	4413      	add	r3, r2
 80022e6:	8b3a      	ldrh	r2, [r7, #24]
 80022e8:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
      
      if(ts_orientation & TS_SWAP_X)
 80022ec:	4b66      	ldr	r3, [pc, #408]	; (8002488 <BSP_TS_GetState+0x23c>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d011      	beq.n	800231c <BSP_TS_GetState+0xd0>
      {
        Raw_x[index] = FT_6206_MAX_WIDTH - 1 - Raw_x[index];
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	f107 0220 	add.w	r2, r7, #32
 8002300:	4413      	add	r3, r2
 8002302:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 8002306:	f240 331f 	movw	r3, #799	; 0x31f
 800230a:	1a9b      	subs	r3, r3, r2
 800230c:	b29a      	uxth	r2, r3
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	f107 0120 	add.w	r1, r7, #32
 8002316:	440b      	add	r3, r1
 8002318:	f823 2c10 	strh.w	r2, [r3, #-16]
      }

      if(ts_orientation & TS_SWAP_Y)
 800231c:	4b5a      	ldr	r3, [pc, #360]	; (8002488 <BSP_TS_GetState+0x23c>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	2b00      	cmp	r3, #0
 8002326:	d011      	beq.n	800234c <BSP_TS_GetState+0x100>
      {
        Raw_y[index] = FT_6206_MAX_HEIGHT - 1 - Raw_y[index];
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	f107 0220 	add.w	r2, r7, #32
 8002330:	4413      	add	r3, r2
 8002332:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8002336:	f240 13df 	movw	r3, #479	; 0x1df
 800233a:	1a9b      	subs	r3, r3, r2
 800233c:	b29a      	uxth	r2, r3
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	f107 0120 	add.w	r1, r7, #32
 8002346:	440b      	add	r3, r1
 8002348:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
            
      xDiff = Raw_x[index] > _x[index]? (Raw_x[index] - _x[index]): (_x[index] - Raw_x[index]);
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	f107 0220 	add.w	r2, r7, #32
 8002354:	4413      	add	r3, r2
 8002356:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800235a:	4619      	mov	r1, r3
 800235c:	4a4b      	ldr	r2, [pc, #300]	; (800248c <BSP_TS_GetState+0x240>)
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002364:	4299      	cmp	r1, r3
 8002366:	d90e      	bls.n	8002386 <BSP_TS_GetState+0x13a>
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	f107 0220 	add.w	r2, r7, #32
 8002370:	4413      	add	r3, r2
 8002372:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 8002376:	4945      	ldr	r1, [pc, #276]	; (800248c <BSP_TS_GetState+0x240>)
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800237e:	b29b      	uxth	r3, r3
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	b29b      	uxth	r3, r3
 8002384:	e00d      	b.n	80023a2 <BSP_TS_GetState+0x156>
 8002386:	4a41      	ldr	r2, [pc, #260]	; (800248c <BSP_TS_GetState+0x240>)
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800238e:	b29a      	uxth	r2, r3
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	f107 0120 	add.w	r1, r7, #32
 8002398:	440b      	add	r3, r1
 800239a:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	82fb      	strh	r3, [r7, #22]
      yDiff = Raw_y[index] > _y[index]? (Raw_y[index] - _y[index]): (_y[index] - Raw_y[index]);
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	f107 0220 	add.w	r2, r7, #32
 80023ac:	4413      	add	r3, r2
 80023ae:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80023b2:	4619      	mov	r1, r3
 80023b4:	4a36      	ldr	r2, [pc, #216]	; (8002490 <BSP_TS_GetState+0x244>)
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023bc:	4299      	cmp	r1, r3
 80023be:	d90e      	bls.n	80023de <BSP_TS_GetState+0x192>
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	f107 0220 	add.w	r2, r7, #32
 80023c8:	4413      	add	r3, r2
 80023ca:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80023ce:	4930      	ldr	r1, [pc, #192]	; (8002490 <BSP_TS_GetState+0x244>)
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	b29b      	uxth	r3, r3
 80023dc:	e00d      	b.n	80023fa <BSP_TS_GetState+0x1ae>
 80023de:	4a2c      	ldr	r2, [pc, #176]	; (8002490 <BSP_TS_GetState+0x244>)
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	f107 0120 	add.w	r1, r7, #32
 80023f0:	440b      	add	r3, r1
 80023f2:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	82bb      	strh	r3, [r7, #20]

      if ((xDiff + yDiff) > 5)
 80023fc:	8afa      	ldrh	r2, [r7, #22]
 80023fe:	8abb      	ldrh	r3, [r7, #20]
 8002400:	4413      	add	r3, r2
 8002402:	2b05      	cmp	r3, #5
 8002404:	dd17      	ble.n	8002436 <BSP_TS_GetState+0x1ea>
      {
        _x[index] = Raw_x[index];
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	f107 0220 	add.w	r2, r7, #32
 800240e:	4413      	add	r3, r2
 8002410:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002414:	4619      	mov	r1, r3
 8002416:	4a1d      	ldr	r2, [pc, #116]	; (800248c <BSP_TS_GetState+0x240>)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = Raw_y[index];
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	f107 0220 	add.w	r2, r7, #32
 8002426:	4413      	add	r3, r2
 8002428:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800242c:	4619      	mov	r1, r3
 800242e:	4a18      	ldr	r2, [pc, #96]	; (8002490 <BSP_TS_GetState+0x244>)
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }


      TS_State->touchX[index] = _x[index];
 8002436:	4a15      	ldr	r2, [pc, #84]	; (800248c <BSP_TS_GetState+0x240>)
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800243e:	b299      	uxth	r1, r3
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	4413      	add	r3, r2
 8002448:	460a      	mov	r2, r1
 800244a:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index] = _y[index];
 800244c:	4a10      	ldr	r2, [pc, #64]	; (8002490 <BSP_TS_GetState+0x244>)
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002454:	b299      	uxth	r1, r3
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	4413      	add	r3, r2
 800245e:	460a      	mov	r2, r1
 8002460:	80da      	strh	r2, [r3, #6]
    for(index=0; index < TS_State->touchDetected; index++)
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	3301      	adds	r3, #1
 8002466:	61fb      	str	r3, [r7, #28]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	461a      	mov	r2, r3
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	4293      	cmp	r3, r2
 8002472:	f4ff af05 	bcc.w	8002280 <BSP_TS_GetState+0x34>
    ts_status = BSP_TS_Get_GestureId(TS_State);
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8002476:	7efb      	ldrb	r3, [r7, #27]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3724      	adds	r7, #36	; 0x24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd90      	pop	{r4, r7, pc}
 8002480:	200002c0 	.word	0x200002c0
 8002484:	200002c5 	.word	0x200002c5
 8002488:	200002c4 	.word	0x200002c4
 800248c:	200002c8 	.word	0x200002c8
 8002490:	200002d0 	.word	0x200002d0

08002494 <BSP_TS_INT_MspInit>:
/**
  * @brief  Initializes the TS_INT pin MSP.
  * @retval None
  */
__weak void BSP_TS_INT_MspInit(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_INT_GPIO_CLK_ENABLE();
 800249a:	4b0f      	ldr	r3, [pc, #60]	; (80024d8 <BSP_TS_INT_MspInit+0x44>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249e:	4a0e      	ldr	r2, [pc, #56]	; (80024d8 <BSP_TS_INT_MspInit+0x44>)
 80024a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024a4:	6313      	str	r3, [r2, #48]	; 0x30
 80024a6:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <BSP_TS_INT_MspInit+0x44>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ae:	603b      	str	r3, [r7, #0]
 80024b0:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 80024b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024b6:	607b      	str	r3, [r7, #4]

  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80024bc:	2301      	movs	r3, #1
 80024be:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 80024c0:	2303      	movs	r3, #3
 80024c2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 80024c4:	1d3b      	adds	r3, r7, #4
 80024c6:	4619      	mov	r1, r3
 80024c8:	4804      	ldr	r0, [pc, #16]	; (80024dc <BSP_TS_INT_MspInit+0x48>)
 80024ca:	f002 fb17 	bl	8004afc <HAL_GPIO_Init>
}
 80024ce:	bf00      	nop
 80024d0:	3718      	adds	r7, #24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40022000 	.word	0x40022000

080024e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e4:	2003      	movs	r0, #3
 80024e6:	f000 fdf3 	bl	80030d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ea:	2000      	movs	r0, #0
 80024ec:	f000 f806 	bl	80024fc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80024f0:	f006 f870 	bl	80085d4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002504:	4b12      	ldr	r3, [pc, #72]	; (8002550 <HAL_InitTick+0x54>)
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4b12      	ldr	r3, [pc, #72]	; (8002554 <HAL_InitTick+0x58>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	4619      	mov	r1, r3
 800250e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002512:	fbb3 f3f1 	udiv	r3, r3, r1
 8002516:	fbb2 f3f3 	udiv	r3, r2, r3
 800251a:	4618      	mov	r0, r3
 800251c:	f000 fe0d 	bl	800313a <HAL_SYSTICK_Config>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e00e      	b.n	8002548 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b0f      	cmp	r3, #15
 800252e:	d80a      	bhi.n	8002546 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002530:	2200      	movs	r2, #0
 8002532:	6879      	ldr	r1, [r7, #4]
 8002534:	f04f 30ff 	mov.w	r0, #4294967295
 8002538:	f000 fdd5 	bl	80030e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800253c:	4a06      	ldr	r2, [pc, #24]	; (8002558 <HAL_InitTick+0x5c>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	e000      	b.n	8002548 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
}
 8002548:	4618      	mov	r0, r3
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	20000044 	.word	0x20000044
 8002554:	20000040 	.word	0x20000040
 8002558:	2000003c 	.word	0x2000003c

0800255c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <HAL_IncTick+0x20>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	4b06      	ldr	r3, [pc, #24]	; (8002580 <HAL_IncTick+0x24>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4413      	add	r3, r2
 800256c:	4a04      	ldr	r2, [pc, #16]	; (8002580 <HAL_IncTick+0x24>)
 800256e:	6013      	str	r3, [r2, #0]
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	20000040 	.word	0x20000040
 8002580:	20000440 	.word	0x20000440

08002584 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return uwTick;
 8002588:	4b03      	ldr	r3, [pc, #12]	; (8002598 <HAL_GetTick+0x14>)
 800258a:	681b      	ldr	r3, [r3, #0]
}
 800258c:	4618      	mov	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000440 	.word	0x20000440

0800259c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025a4:	f7ff ffee 	bl	8002584 <HAL_GetTick>
 80025a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b4:	d005      	beq.n	80025c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025b6:	4b09      	ldr	r3, [pc, #36]	; (80025dc <HAL_Delay+0x40>)
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	461a      	mov	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4413      	add	r3, r2
 80025c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025c2:	bf00      	nop
 80025c4:	f7ff ffde 	bl	8002584 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d8f7      	bhi.n	80025c4 <HAL_Delay+0x28>
  {
  }
}
 80025d4:	bf00      	nop
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20000040 	.word	0x20000040

080025e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025e8:	2300      	movs	r3, #0
 80025ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e031      	b.n	800265a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d109      	bne.n	8002612 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f006 f80c 	bl	800861c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	f003 0310 	and.w	r3, r3, #16
 800261a:	2b00      	cmp	r3, #0
 800261c:	d116      	bne.n	800264c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002622:	4b10      	ldr	r3, [pc, #64]	; (8002664 <HAL_ADC_Init+0x84>)
 8002624:	4013      	ands	r3, r2
 8002626:	f043 0202 	orr.w	r2, r3, #2
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 fb7a 	bl	8002d28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f023 0303 	bic.w	r3, r3, #3
 8002642:	f043 0201 	orr.w	r2, r3, #1
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	641a      	str	r2, [r3, #64]	; 0x40
 800264a:	e001      	b.n	8002650 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002658:	7bfb      	ldrb	r3, [r7, #15]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	ffffeefd 	.word	0xffffeefd

08002668 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800267a:	2b01      	cmp	r3, #1
 800267c:	d101      	bne.n	8002682 <HAL_ADC_Start_IT+0x1a>
 800267e:	2302      	movs	r3, #2
 8002680:	e0a8      	b.n	80027d4 <HAL_ADC_Start_IT+0x16c>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f003 0301 	and.w	r3, r3, #1
 8002694:	2b01      	cmp	r3, #1
 8002696:	d018      	beq.n	80026ca <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0201 	orr.w	r2, r2, #1
 80026a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80026a8:	4b4d      	ldr	r3, [pc, #308]	; (80027e0 <HAL_ADC_Start_IT+0x178>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a4d      	ldr	r2, [pc, #308]	; (80027e4 <HAL_ADC_Start_IT+0x17c>)
 80026ae:	fba2 2303 	umull	r2, r3, r2, r3
 80026b2:	0c9a      	lsrs	r2, r3, #18
 80026b4:	4613      	mov	r3, r2
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	4413      	add	r3, r2
 80026ba:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80026bc:	e002      	b.n	80026c4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	3b01      	subs	r3, #1
 80026c2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1f9      	bne.n	80026be <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d17c      	bne.n	80027d2 <HAL_ADC_Start_IT+0x16a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026dc:	4b42      	ldr	r3, [pc, #264]	; (80027e8 <HAL_ADC_Start_IT+0x180>)
 80026de:	4013      	ands	r3, r2
 80026e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d007      	beq.n	8002706 <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800270e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002712:	d106      	bne.n	8002722 <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002718:	f023 0206 	bic.w	r2, r3, #6
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	645a      	str	r2, [r3, #68]	; 0x44
 8002720:	e002      	b.n	8002728 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002738:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6859      	ldr	r1, [r3, #4]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	4b29      	ldr	r3, [pc, #164]	; (80027ec <HAL_ADC_Start_IT+0x184>)
 8002746:	430b      	orrs	r3, r1
 8002748:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800274a:	4b29      	ldr	r3, [pc, #164]	; (80027f0 <HAL_ADC_Start_IT+0x188>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f003 031f 	and.w	r3, r3, #31
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10f      	bne.n	8002776 <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d136      	bne.n	80027d2 <HAL_ADC_Start_IT+0x16a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	e02d      	b.n	80027d2 <HAL_ADC_Start_IT+0x16a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a1e      	ldr	r2, [pc, #120]	; (80027f4 <HAL_ADC_Start_IT+0x18c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d10e      	bne.n	800279e <HAL_ADC_Start_IT+0x136>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d107      	bne.n	800279e <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800279c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800279e:	4b14      	ldr	r3, [pc, #80]	; (80027f0 <HAL_ADC_Start_IT+0x188>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 0310 	and.w	r3, r3, #16
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d113      	bne.n	80027d2 <HAL_ADC_Start_IT+0x16a>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a12      	ldr	r2, [pc, #72]	; (80027f8 <HAL_ADC_Start_IT+0x190>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d10e      	bne.n	80027d2 <HAL_ADC_Start_IT+0x16a>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d107      	bne.n	80027d2 <HAL_ADC_Start_IT+0x16a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027d0:	609a      	str	r2, [r3, #8]
      } 
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	20000044 	.word	0x20000044
 80027e4:	431bde83 	.word	0x431bde83
 80027e8:	fffff8fe 	.word	0xfffff8fe
 80027ec:	04000020 	.word	0x04000020
 80027f0:	40012300 	.word	0x40012300
 80027f4:	40012000 	.word	0x40012000
 80027f8:	40012200 	.word	0x40012200

080027fc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002804:	2300      	movs	r3, #0
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	2300      	movs	r3, #0
 800280a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b02      	cmp	r3, #2
 8002818:	bf0c      	ite	eq
 800281a:	2301      	moveq	r3, #1
 800281c:	2300      	movne	r3, #0
 800281e:	b2db      	uxtb	r3, r3
 8002820:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b20      	cmp	r3, #32
 800282e:	bf0c      	ite	eq
 8002830:	2301      	moveq	r3, #1
 8002832:	2300      	movne	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d049      	beq.n	80028d2 <HAL_ADC_IRQHandler+0xd6>
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d046      	beq.n	80028d2 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	f003 0310 	and.w	r3, r3, #16
 800284c:	2b00      	cmp	r3, #0
 800284e:	d105      	bne.n	800285c <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002854:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d12b      	bne.n	80028c2 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800286e:	2b00      	cmp	r3, #0
 8002870:	d127      	bne.n	80028c2 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002878:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800287c:	2b00      	cmp	r3, #0
 800287e:	d006      	beq.n	800288e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800288a:	2b00      	cmp	r3, #0
 800288c:	d119      	bne.n	80028c2 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0220 	bic.w	r2, r2, #32
 800289c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d105      	bne.n	80028c2 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	f043 0201 	orr.w	r2, r3, #1
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f005 f962 	bl	8007b8c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0212 	mvn.w	r2, #18
 80028d0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b04      	cmp	r3, #4
 80028de:	bf0c      	ite	eq
 80028e0:	2301      	moveq	r3, #1
 80028e2:	2300      	movne	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028f2:	2b80      	cmp	r3, #128	; 0x80
 80028f4:	bf0c      	ite	eq
 80028f6:	2301      	moveq	r3, #1
 80028f8:	2300      	movne	r3, #0
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d057      	beq.n	80029b4 <HAL_ADC_IRQHandler+0x1b8>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d054      	beq.n	80029b4 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	f003 0310 	and.w	r3, r3, #16
 8002912:	2b00      	cmp	r3, #0
 8002914:	d105      	bne.n	8002922 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d139      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002936:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800293a:	2b00      	cmp	r3, #0
 800293c:	d006      	beq.n	800294c <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002948:	2b00      	cmp	r3, #0
 800294a:	d12b      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002956:	2b00      	cmp	r3, #0
 8002958:	d124      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002964:	2b00      	cmp	r3, #0
 8002966:	d11d      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800296c:	2b00      	cmp	r3, #0
 800296e:	d119      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800297e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002984:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002994:	2b00      	cmp	r3, #0
 8002996:	d105      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	f043 0201 	orr.w	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 fab9 	bl	8002f1c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f06f 020c 	mvn.w	r2, #12
 80029b2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b01      	cmp	r3, #1
 80029c0:	bf0c      	ite	eq
 80029c2:	2301      	moveq	r3, #1
 80029c4:	2300      	movne	r3, #0
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d4:	2b40      	cmp	r3, #64	; 0x40
 80029d6:	bf0c      	ite	eq
 80029d8:	2301      	moveq	r3, #1
 80029da:	2300      	movne	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d017      	beq.n	8002a16 <HAL_ADC_IRQHandler+0x21a>
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d014      	beq.n	8002a16 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d10d      	bne.n	8002a16 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f846 	bl	8002a98 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0201 	mvn.w	r2, #1
 8002a14:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0320 	and.w	r3, r3, #32
 8002a20:	2b20      	cmp	r3, #32
 8002a22:	bf0c      	ite	eq
 8002a24:	2301      	moveq	r3, #1
 8002a26:	2300      	movne	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a3a:	bf0c      	ite	eq
 8002a3c:	2301      	moveq	r3, #1
 8002a3e:	2300      	movne	r3, #0
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d015      	beq.n	8002a76 <HAL_ADC_IRQHandler+0x27a>
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d012      	beq.n	8002a76 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a54:	f043 0202 	orr.w	r2, r3, #2
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f06f 0220 	mvn.w	r2, #32
 8002a64:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 f820 	bl	8002aac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f06f 0220 	mvn.w	r2, #32
 8002a74:	601a      	str	r2, [r3, #0]
  }
}
 8002a76:	bf00      	nop
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d101      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x1c>
 8002ad8:	2302      	movs	r3, #2
 8002ada:	e115      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x248>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2b09      	cmp	r3, #9
 8002aea:	d935      	bls.n	8002b58 <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68d9      	ldr	r1, [r3, #12]
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	461a      	mov	r2, r3
 8002afa:	4613      	mov	r3, r2
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	4413      	add	r3, r2
 8002b00:	3b1e      	subs	r3, #30
 8002b02:	2207      	movs	r2, #7
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43da      	mvns	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	400a      	ands	r2, r1
 8002b10:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a7f      	ldr	r2, [pc, #508]	; (8002d14 <HAL_ADC_ConfigChannel+0x254>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d10a      	bne.n	8002b32 <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68d9      	ldr	r1, [r3, #12]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	061a      	lsls	r2, r3, #24
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	60da      	str	r2, [r3, #12]
 8002b30:	e035      	b.n	8002b9e <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68d9      	ldr	r1, [r3, #12]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	4618      	mov	r0, r3
 8002b44:	4603      	mov	r3, r0
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	4403      	add	r3, r0
 8002b4a:	3b1e      	subs	r3, #30
 8002b4c:	409a      	lsls	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	60da      	str	r2, [r3, #12]
 8002b56:	e022      	b.n	8002b9e <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6919      	ldr	r1, [r3, #16]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	461a      	mov	r2, r3
 8002b66:	4613      	mov	r3, r2
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	4413      	add	r3, r2
 8002b6c:	2207      	movs	r2, #7
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43da      	mvns	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	400a      	ands	r2, r1
 8002b7a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6919      	ldr	r1, [r3, #16]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	689a      	ldr	r2, [r3, #8]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	4603      	mov	r3, r0
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	4403      	add	r3, r0
 8002b94:	409a      	lsls	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b06      	cmp	r3, #6
 8002ba4:	d824      	bhi.n	8002bf0 <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4413      	add	r3, r2
 8002bb6:	3b05      	subs	r3, #5
 8002bb8:	221f      	movs	r2, #31
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43da      	mvns	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	400a      	ands	r2, r1
 8002bc6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	4413      	add	r3, r2
 8002be0:	3b05      	subs	r3, #5
 8002be2:	fa00 f203 	lsl.w	r2, r0, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	635a      	str	r2, [r3, #52]	; 0x34
 8002bee:	e04c      	b.n	8002c8a <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	2b0c      	cmp	r3, #12
 8002bf6:	d824      	bhi.n	8002c42 <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	4613      	mov	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	3b23      	subs	r3, #35	; 0x23
 8002c0a:	221f      	movs	r2, #31
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43da      	mvns	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	400a      	ands	r2, r1
 8002c18:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	4618      	mov	r0, r3
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	3b23      	subs	r3, #35	; 0x23
 8002c34:	fa00 f203 	lsl.w	r2, r0, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30
 8002c40:	e023      	b.n	8002c8a <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	3b41      	subs	r3, #65	; 0x41
 8002c54:	221f      	movs	r2, #31
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43da      	mvns	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	400a      	ands	r2, r1
 8002c62:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	4618      	mov	r0, r3
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	3b41      	subs	r3, #65	; 0x41
 8002c7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a22      	ldr	r2, [pc, #136]	; (8002d18 <HAL_ADC_ConfigChannel+0x258>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d109      	bne.n	8002ca8 <HAL_ADC_ConfigChannel+0x1e8>
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b12      	cmp	r3, #18
 8002c9a:	d105      	bne.n	8002ca8 <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002c9c:	4b1f      	ldr	r3, [pc, #124]	; (8002d1c <HAL_ADC_ConfigChannel+0x25c>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	4a1e      	ldr	r2, [pc, #120]	; (8002d1c <HAL_ADC_ConfigChannel+0x25c>)
 8002ca2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ca6:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a1a      	ldr	r2, [pc, #104]	; (8002d18 <HAL_ADC_ConfigChannel+0x258>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d125      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x23e>
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a17      	ldr	r2, [pc, #92]	; (8002d14 <HAL_ADC_ConfigChannel+0x254>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d003      	beq.n	8002cc4 <HAL_ADC_ConfigChannel+0x204>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b11      	cmp	r3, #17
 8002cc2:	d11c      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002cc4:	4b15      	ldr	r3, [pc, #84]	; (8002d1c <HAL_ADC_ConfigChannel+0x25c>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	4a14      	ldr	r2, [pc, #80]	; (8002d1c <HAL_ADC_ConfigChannel+0x25c>)
 8002cca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002cce:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a0f      	ldr	r2, [pc, #60]	; (8002d14 <HAL_ADC_ConfigChannel+0x254>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d111      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <HAL_ADC_ConfigChannel+0x260>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a11      	ldr	r2, [pc, #68]	; (8002d24 <HAL_ADC_ConfigChannel+0x264>)
 8002ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce4:	0c9a      	lsrs	r2, r3, #18
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002cf0:	e002      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f9      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	10000012 	.word	0x10000012
 8002d18:	40012000 	.word	0x40012000
 8002d1c:	40012300 	.word	0x40012300
 8002d20:	20000044 	.word	0x20000044
 8002d24:	431bde83 	.word	0x431bde83

08002d28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002d30:	4b78      	ldr	r3, [pc, #480]	; (8002f14 <ADC_Init+0x1ec>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	4a77      	ldr	r2, [pc, #476]	; (8002f14 <ADC_Init+0x1ec>)
 8002d36:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002d3a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002d3c:	4b75      	ldr	r3, [pc, #468]	; (8002f14 <ADC_Init+0x1ec>)
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	4973      	ldr	r1, [pc, #460]	; (8002f14 <ADC_Init+0x1ec>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6859      	ldr	r1, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691b      	ldr	r3, [r3, #16]
 8002d64:	021a      	lsls	r2, r3, #8
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002d7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6899      	ldr	r1, [r3, #8]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68da      	ldr	r2, [r3, #12]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db6:	4a58      	ldr	r2, [pc, #352]	; (8002f18 <ADC_Init+0x1f0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d022      	beq.n	8002e02 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002dca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6899      	ldr	r1, [r3, #8]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002dec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6899      	ldr	r1, [r3, #8]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	609a      	str	r2, [r3, #8]
 8002e00:	e00f      	b.n	8002e22 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e20:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0202 	bic.w	r2, r2, #2
 8002e30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6899      	ldr	r1, [r3, #8]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	699b      	ldr	r3, [r3, #24]
 8002e3c:	005a      	lsls	r2, r3, #1
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d01b      	beq.n	8002e88 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e5e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002e6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	6859      	ldr	r1, [r3, #4]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	035a      	lsls	r2, r3, #13
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	605a      	str	r2, [r3, #4]
 8002e86:	e007      	b.n	8002e98 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e96:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002ea6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	051a      	lsls	r2, r3, #20
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689a      	ldr	r2, [r3, #8]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ecc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6899      	ldr	r1, [r3, #8]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002eda:	025a      	lsls	r2, r3, #9
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ef2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6899      	ldr	r1, [r3, #8]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	029a      	lsls	r2, r3, #10
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	609a      	str	r2, [r3, #8]
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	40012300 	.word	0x40012300
 8002f18:	0f000001 	.word	0x0f000001

08002f1c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f40:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <__NVIC_SetPriorityGrouping+0x40>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002f58:	4b06      	ldr	r3, [pc, #24]	; (8002f74 <__NVIC_SetPriorityGrouping+0x44>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f5e:	4a04      	ldr	r2, [pc, #16]	; (8002f70 <__NVIC_SetPriorityGrouping+0x40>)
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	60d3      	str	r3, [r2, #12]
}
 8002f64:	bf00      	nop
 8002f66:	3714      	adds	r7, #20
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	e000ed00 	.word	0xe000ed00
 8002f74:	05fa0000 	.word	0x05fa0000

08002f78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f7c:	4b04      	ldr	r3, [pc, #16]	; (8002f90 <__NVIC_GetPriorityGrouping+0x18>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	0a1b      	lsrs	r3, r3, #8
 8002f82:	f003 0307 	and.w	r3, r3, #7
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	e000ed00 	.word	0xe000ed00

08002f94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	db0b      	blt.n	8002fbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fa6:	79fb      	ldrb	r3, [r7, #7]
 8002fa8:	f003 021f 	and.w	r2, r3, #31
 8002fac:	4907      	ldr	r1, [pc, #28]	; (8002fcc <__NVIC_EnableIRQ+0x38>)
 8002fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb2:	095b      	lsrs	r3, r3, #5
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	e000e100 	.word	0xe000e100

08002fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	6039      	str	r1, [r7, #0]
 8002fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	db0a      	blt.n	8002ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	490c      	ldr	r1, [pc, #48]	; (800301c <__NVIC_SetPriority+0x4c>)
 8002fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fee:	0112      	lsls	r2, r2, #4
 8002ff0:	b2d2      	uxtb	r2, r2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ff8:	e00a      	b.n	8003010 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	b2da      	uxtb	r2, r3
 8002ffe:	4908      	ldr	r1, [pc, #32]	; (8003020 <__NVIC_SetPriority+0x50>)
 8003000:	79fb      	ldrb	r3, [r7, #7]
 8003002:	f003 030f 	and.w	r3, r3, #15
 8003006:	3b04      	subs	r3, #4
 8003008:	0112      	lsls	r2, r2, #4
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	440b      	add	r3, r1
 800300e:	761a      	strb	r2, [r3, #24]
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000e100 	.word	0xe000e100
 8003020:	e000ed00 	.word	0xe000ed00

08003024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003024:	b480      	push	{r7}
 8003026:	b089      	sub	sp, #36	; 0x24
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	f1c3 0307 	rsb	r3, r3, #7
 800303e:	2b04      	cmp	r3, #4
 8003040:	bf28      	it	cs
 8003042:	2304      	movcs	r3, #4
 8003044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	3304      	adds	r3, #4
 800304a:	2b06      	cmp	r3, #6
 800304c:	d902      	bls.n	8003054 <NVIC_EncodePriority+0x30>
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	3b03      	subs	r3, #3
 8003052:	e000      	b.n	8003056 <NVIC_EncodePriority+0x32>
 8003054:	2300      	movs	r3, #0
 8003056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003058:	f04f 32ff 	mov.w	r2, #4294967295
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	43da      	mvns	r2, r3
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	401a      	ands	r2, r3
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800306c:	f04f 31ff 	mov.w	r1, #4294967295
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	fa01 f303 	lsl.w	r3, r1, r3
 8003076:	43d9      	mvns	r1, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800307c:	4313      	orrs	r3, r2
         );
}
 800307e:	4618      	mov	r0, r3
 8003080:	3724      	adds	r7, #36	; 0x24
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
	...

0800308c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	3b01      	subs	r3, #1
 8003098:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800309c:	d301      	bcc.n	80030a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800309e:	2301      	movs	r3, #1
 80030a0:	e00f      	b.n	80030c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030a2:	4a0a      	ldr	r2, [pc, #40]	; (80030cc <SysTick_Config+0x40>)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030aa:	210f      	movs	r1, #15
 80030ac:	f04f 30ff 	mov.w	r0, #4294967295
 80030b0:	f7ff ff8e 	bl	8002fd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030b4:	4b05      	ldr	r3, [pc, #20]	; (80030cc <SysTick_Config+0x40>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ba:	4b04      	ldr	r3, [pc, #16]	; (80030cc <SysTick_Config+0x40>)
 80030bc:	2207      	movs	r2, #7
 80030be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	e000e010 	.word	0xe000e010

080030d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f7ff ff29 	bl	8002f30 <__NVIC_SetPriorityGrouping>
}
 80030de:	bf00      	nop
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b086      	sub	sp, #24
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	4603      	mov	r3, r0
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
 80030f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030f4:	2300      	movs	r3, #0
 80030f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030f8:	f7ff ff3e 	bl	8002f78 <__NVIC_GetPriorityGrouping>
 80030fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	68b9      	ldr	r1, [r7, #8]
 8003102:	6978      	ldr	r0, [r7, #20]
 8003104:	f7ff ff8e 	bl	8003024 <NVIC_EncodePriority>
 8003108:	4602      	mov	r2, r0
 800310a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800310e:	4611      	mov	r1, r2
 8003110:	4618      	mov	r0, r3
 8003112:	f7ff ff5d 	bl	8002fd0 <__NVIC_SetPriority>
}
 8003116:	bf00      	nop
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	4603      	mov	r3, r0
 8003126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff ff31 	bl	8002f94 <__NVIC_EnableIRQ>
}
 8003132:	bf00      	nop
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f7ff ffa2 	bl	800308c <SysTick_Config>
 8003148:	4603      	mov	r3, r0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
	...

08003154 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003160:	f7ff fa10 	bl	8002584 <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e099      	b.n	80032a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2202      	movs	r2, #2
 800317c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0201 	bic.w	r2, r2, #1
 800318e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003190:	e00f      	b.n	80031b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003192:	f7ff f9f7 	bl	8002584 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	2b05      	cmp	r3, #5
 800319e:	d908      	bls.n	80031b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2220      	movs	r2, #32
 80031a4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2203      	movs	r2, #3
 80031aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e078      	b.n	80032a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0301 	and.w	r3, r3, #1
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1e8      	bne.n	8003192 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	4b38      	ldr	r3, [pc, #224]	; (80032ac <HAL_DMA_Init+0x158>)
 80031cc:	4013      	ands	r3, r2
 80031ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	4313      	orrs	r3, r2
 8003202:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	2b04      	cmp	r3, #4
 800320a:	d107      	bne.n	800321c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003214:	4313      	orrs	r3, r2
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	4313      	orrs	r3, r2
 800321a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	697a      	ldr	r2, [r7, #20]
 8003222:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	f023 0307 	bic.w	r3, r3, #7
 8003232:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	4313      	orrs	r3, r2
 800323c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003242:	2b04      	cmp	r3, #4
 8003244:	d117      	bne.n	8003276 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	4313      	orrs	r3, r2
 800324e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00e      	beq.n	8003276 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 f8bd 	bl	80033d8 <DMA_CheckFifoParam>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d008      	beq.n	8003276 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2240      	movs	r2, #64	; 0x40
 8003268:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2201      	movs	r2, #1
 800326e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003272:	2301      	movs	r3, #1
 8003274:	e016      	b.n	80032a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f874 	bl	800336c <DMA_CalcBaseAndBitshift>
 8003284:	4603      	mov	r3, r0
 8003286:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800328c:	223f      	movs	r2, #63	; 0x3f
 800328e:	409a      	lsls	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2201      	movs	r2, #1
 800329e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3718      	adds	r7, #24
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	e010803f 	.word	0xe010803f

080032b0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e050      	b.n	8003364 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d101      	bne.n	80032d2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80032ce:	2302      	movs	r3, #2
 80032d0:	e048      	b.n	8003364 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 0201 	bic.w	r2, r2, #1
 80032e0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2200      	movs	r2, #0
 80032f0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2200      	movs	r2, #0
 80032f8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2200      	movs	r2, #0
 8003300:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2200      	movs	r2, #0
 8003308:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2221      	movs	r2, #33	; 0x21
 8003310:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f82a 	bl	800336c <DMA_CalcBaseAndBitshift>
 8003318:	4603      	mov	r3, r0
 800331a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003320:	223f      	movs	r2, #63	; 0x3f
 8003322:	409a      	lsls	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	b2db      	uxtb	r3, r3
 800337a:	3b10      	subs	r3, #16
 800337c:	4a13      	ldr	r2, [pc, #76]	; (80033cc <DMA_CalcBaseAndBitshift+0x60>)
 800337e:	fba2 2303 	umull	r2, r3, r2, r3
 8003382:	091b      	lsrs	r3, r3, #4
 8003384:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003386:	4a12      	ldr	r2, [pc, #72]	; (80033d0 <DMA_CalcBaseAndBitshift+0x64>)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	4413      	add	r3, r2
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2b03      	cmp	r3, #3
 8003398:	d908      	bls.n	80033ac <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	461a      	mov	r2, r3
 80033a0:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <DMA_CalcBaseAndBitshift+0x68>)
 80033a2:	4013      	ands	r3, r2
 80033a4:	1d1a      	adds	r2, r3, #4
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	659a      	str	r2, [r3, #88]	; 0x58
 80033aa:	e006      	b.n	80033ba <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	461a      	mov	r2, r3
 80033b2:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <DMA_CalcBaseAndBitshift+0x68>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	aaaaaaab 	.word	0xaaaaaaab
 80033d0:	0800b070 	.word	0x0800b070
 80033d4:	fffffc00 	.word	0xfffffc00

080033d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d11f      	bne.n	8003432 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d855      	bhi.n	80034a4 <DMA_CheckFifoParam+0xcc>
 80033f8:	a201      	add	r2, pc, #4	; (adr r2, 8003400 <DMA_CheckFifoParam+0x28>)
 80033fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fe:	bf00      	nop
 8003400:	08003411 	.word	0x08003411
 8003404:	08003423 	.word	0x08003423
 8003408:	08003411 	.word	0x08003411
 800340c:	080034a5 	.word	0x080034a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003414:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d045      	beq.n	80034a8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003420:	e042      	b.n	80034a8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003426:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800342a:	d13f      	bne.n	80034ac <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003430:	e03c      	b.n	80034ac <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800343a:	d121      	bne.n	8003480 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	2b03      	cmp	r3, #3
 8003440:	d836      	bhi.n	80034b0 <DMA_CheckFifoParam+0xd8>
 8003442:	a201      	add	r2, pc, #4	; (adr r2, 8003448 <DMA_CheckFifoParam+0x70>)
 8003444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003448:	08003459 	.word	0x08003459
 800344c:	0800345f 	.word	0x0800345f
 8003450:	08003459 	.word	0x08003459
 8003454:	08003471 	.word	0x08003471
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]
      break;
 800345c:	e02f      	b.n	80034be <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003462:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d024      	beq.n	80034b4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800346e:	e021      	b.n	80034b4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003474:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003478:	d11e      	bne.n	80034b8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800347e:	e01b      	b.n	80034b8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2b02      	cmp	r3, #2
 8003484:	d902      	bls.n	800348c <DMA_CheckFifoParam+0xb4>
 8003486:	2b03      	cmp	r3, #3
 8003488:	d003      	beq.n	8003492 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800348a:	e018      	b.n	80034be <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
      break;
 8003490:	e015      	b.n	80034be <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003496:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00e      	beq.n	80034bc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	73fb      	strb	r3, [r7, #15]
      break;
 80034a2:	e00b      	b.n	80034bc <DMA_CheckFifoParam+0xe4>
      break;
 80034a4:	bf00      	nop
 80034a6:	e00a      	b.n	80034be <DMA_CheckFifoParam+0xe6>
      break;
 80034a8:	bf00      	nop
 80034aa:	e008      	b.n	80034be <DMA_CheckFifoParam+0xe6>
      break;
 80034ac:	bf00      	nop
 80034ae:	e006      	b.n	80034be <DMA_CheckFifoParam+0xe6>
      break;
 80034b0:	bf00      	nop
 80034b2:	e004      	b.n	80034be <DMA_CheckFifoParam+0xe6>
      break;
 80034b4:	bf00      	nop
 80034b6:	e002      	b.n	80034be <DMA_CheckFifoParam+0xe6>
      break;   
 80034b8:	bf00      	nop
 80034ba:	e000      	b.n	80034be <DMA_CheckFifoParam+0xe6>
      break;
 80034bc:	bf00      	nop
    }
  } 
  
  return status; 
 80034be:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e049      	b.n	8003572 <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d106      	bne.n	80034f8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f005 f8b8 	bl	8008668 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2202      	movs	r2, #2
 80034fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800351c:	f023 0107 	bic.w	r1, r3, #7
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	430a      	orrs	r2, r1
 800352a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003532:	4b12      	ldr	r3, [pc, #72]	; (800357c <HAL_DMA2D_Init+0xb0>)
 8003534:	4013      	ands	r3, r2
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	68d1      	ldr	r1, [r2, #12]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	6812      	ldr	r2, [r2, #0]
 800353e:	430b      	orrs	r3, r1
 8003540:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003548:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	051a      	lsls	r2, r3, #20
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	055b      	lsls	r3, r3, #21
 8003558:	431a      	orrs	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	ffffc000 	.word	0xffffc000

08003580 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af02      	add	r7, sp, #8
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
 800358c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003594:	2b01      	cmp	r3, #1
 8003596:	d101      	bne.n	800359c <HAL_DMA2D_Start+0x1c>
 8003598:	2302      	movs	r3, #2
 800359a:	e018      	b.n	80035ce <HAL_DMA2D_Start+0x4e>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2202      	movs	r2, #2
 80035a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	9300      	str	r3, [sp, #0]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	68b9      	ldr	r1, [r7, #8]
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 f994 	bl	80038e4 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0201 	orr.w	r2, r2, #1
 80035ca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b086      	sub	sp, #24
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
 80035de:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d056      	beq.n	80036a0 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80035f2:	f7fe ffc7 	bl	8002584 <HAL_GetTick>
 80035f6:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80035f8:	e04b      	b.n	8003692 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003608:	2b00      	cmp	r3, #0
 800360a:	d023      	beq.n	8003654 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f003 0320 	and.w	r3, r3, #32
 8003612:	2b00      	cmp	r3, #0
 8003614:	d005      	beq.n	8003622 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800361a:	f043 0202 	orr.w	r2, r3, #2
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003630:	f043 0201 	orr.w	r2, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2221      	movs	r2, #33	; 0x21
 800363e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2204      	movs	r2, #4
 8003644:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e0a5      	b.n	80037a0 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365a:	d01a      	beq.n	8003692 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800365c:	f7fe ff92 	bl	8002584 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	429a      	cmp	r2, r3
 800366a:	d302      	bcc.n	8003672 <HAL_DMA2D_PollForTransfer+0x9c>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10f      	bne.n	8003692 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003676:	f043 0220 	orr.w	r2, r3, #32
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2203      	movs	r2, #3
 8003682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e086      	b.n	80037a0 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d0ac      	beq.n	80035fa <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	f003 0320 	and.w	r3, r3, #32
 80036aa:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b2:	f003 0320 	and.w	r3, r3, #32
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d061      	beq.n	8003786 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80036c2:	f7fe ff5f 	bl	8002584 <HAL_GetTick>
 80036c6:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80036c8:	e056      	b.n	8003778 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d02e      	beq.n	800373a <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f003 0308 	and.w	r3, r3, #8
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d005      	beq.n	80036f2 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ea:	f043 0204 	orr.w	r2, r3, #4
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f003 0320 	and.w	r3, r3, #32
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d005      	beq.n	8003708 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003700:	f043 0202 	orr.w	r2, r3, #2
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b00      	cmp	r3, #0
 8003710:	d005      	beq.n	800371e <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003716:	f043 0201 	orr.w	r2, r3, #1
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2229      	movs	r2, #41	; 0x29
 8003724:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2204      	movs	r2, #4
 800372a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e032      	b.n	80037a0 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003740:	d01a      	beq.n	8003778 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8003742:	f7fe ff1f 	bl	8002584 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	429a      	cmp	r2, r3
 8003750:	d302      	bcc.n	8003758 <HAL_DMA2D_PollForTransfer+0x182>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d10f      	bne.n	8003778 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800375c:	f043 0220 	orr.w	r2, r3, #32
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2203      	movs	r2, #3
 8003768:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e013      	b.n	80037a0 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b00      	cmp	r3, #0
 8003784:	d0a1      	beq.n	80036ca <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2212      	movs	r2, #18
 800378c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3718      	adds	r7, #24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b087      	sub	sp, #28
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d101      	bne.n	80037c8 <HAL_DMA2D_ConfigLayer+0x20>
 80037c4:	2302      	movs	r3, #2
 80037c6:	e084      	b.n	80038d2 <HAL_DMA2D_ConfigLayer+0x12a>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	4613      	mov	r3, r2
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	4413      	add	r3, r2
 80037e0:	00db      	lsls	r3, r3, #3
 80037e2:	3320      	adds	r3, #32
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	4413      	add	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	685a      	ldr	r2, [r3, #4]
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	041b      	lsls	r3, r3, #16
 80037f4:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 80037fc:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8003804:	4313      	orrs	r3, r2
 8003806:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8003808:	4b35      	ldr	r3, [pc, #212]	; (80038e0 <HAL_DMA2D_ConfigLayer+0x138>)
 800380a:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	2b0a      	cmp	r3, #10
 8003812:	d003      	beq.n	800381c <HAL_DMA2D_ConfigLayer+0x74>
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b09      	cmp	r3, #9
 800381a:	d107      	bne.n	800382c <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	4313      	orrs	r3, r2
 8003828:	617b      	str	r3, [r7, #20]
 800382a:	e005      	b.n	8003838 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	061b      	lsls	r3, r3, #24
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	4313      	orrs	r3, r2
 8003836:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d120      	bne.n	8003880 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	43db      	mvns	r3, r3
 8003848:	ea02 0103 	and.w	r1, r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	430a      	orrs	r2, r1
 8003854:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	6812      	ldr	r2, [r2, #0]
 800385e:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	2b0a      	cmp	r3, #10
 8003866:	d003      	beq.n	8003870 <HAL_DMA2D_ConfigLayer+0xc8>
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b09      	cmp	r3, #9
 800386e:	d127      	bne.n	80038c0 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	68da      	ldr	r2, [r3, #12]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800387c:	629a      	str	r2, [r3, #40]	; 0x28
 800387e:	e01f      	b.n	80038c0 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	69da      	ldr	r2, [r3, #28]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	43db      	mvns	r3, r3
 800388a:	ea02 0103 	and.w	r1, r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	697a      	ldr	r2, [r7, #20]
 8003894:	430a      	orrs	r2, r1
 8003896:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	6812      	ldr	r2, [r2, #0]
 80038a0:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b0a      	cmp	r3, #10
 80038a8:	d003      	beq.n	80038b2 <HAL_DMA2D_ConfigLayer+0x10a>
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b09      	cmp	r3, #9
 80038b0:	d106      	bne.n	80038c0 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80038be:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	371c      	adds	r7, #28
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	ff33000f 	.word	0xff33000f

080038e4 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b08b      	sub	sp, #44	; 0x2c
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
 80038f0:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f8:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	041a      	lsls	r2, r3, #16
 8003900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003902:	431a      	orrs	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800391c:	d174      	bne.n	8003a08 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003924:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800392c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003934:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	b2db      	uxtb	r3, r3
 800393a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d108      	bne.n	8003956 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	431a      	orrs	r2, r3
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	4313      	orrs	r3, r2
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	4313      	orrs	r3, r2
 8003952:	627b      	str	r3, [r7, #36]	; 0x24
 8003954:	e053      	b.n	80039fe <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d106      	bne.n	800396c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	4313      	orrs	r3, r2
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	4313      	orrs	r3, r2
 8003968:	627b      	str	r3, [r7, #36]	; 0x24
 800396a:	e048      	b.n	80039fe <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2b02      	cmp	r3, #2
 8003972:	d111      	bne.n	8003998 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	0cdb      	lsrs	r3, r3, #19
 8003978:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	0a9b      	lsrs	r3, r3, #10
 800397e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	08db      	lsrs	r3, r3, #3
 8003984:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	015a      	lsls	r2, r3, #5
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	02db      	lsls	r3, r3, #11
 800398e:	4313      	orrs	r3, r2
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	4313      	orrs	r3, r2
 8003994:	627b      	str	r3, [r7, #36]	; 0x24
 8003996:	e032      	b.n	80039fe <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	2b03      	cmp	r3, #3
 800399e:	d117      	bne.n	80039d0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80039a0:	6a3b      	ldr	r3, [r7, #32]
 80039a2:	0fdb      	lsrs	r3, r3, #31
 80039a4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	0cdb      	lsrs	r3, r3, #19
 80039aa:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	0adb      	lsrs	r3, r3, #11
 80039b0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	08db      	lsrs	r3, r3, #3
 80039b6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	015a      	lsls	r2, r3, #5
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	029b      	lsls	r3, r3, #10
 80039c0:	431a      	orrs	r2, r3
 80039c2:	6a3b      	ldr	r3, [r7, #32]
 80039c4:	03db      	lsls	r3, r3, #15
 80039c6:	4313      	orrs	r3, r2
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	627b      	str	r3, [r7, #36]	; 0x24
 80039ce:	e016      	b.n	80039fe <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	0f1b      	lsrs	r3, r3, #28
 80039d4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	0d1b      	lsrs	r3, r3, #20
 80039da:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	0b1b      	lsrs	r3, r3, #12
 80039e0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	091b      	lsrs	r3, r3, #4
 80039e6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	011a      	lsls	r2, r3, #4
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	021b      	lsls	r3, r3, #8
 80039f0:	431a      	orrs	r2, r3
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	031b      	lsls	r3, r3, #12
 80039f6:	4313      	orrs	r3, r2
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a04:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003a06:	e003      	b.n	8003a10 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68ba      	ldr	r2, [r7, #8]
 8003a0e:	60da      	str	r2, [r3, #12]
}
 8003a10:	bf00      	nop
 8003a12:	372c      	adds	r7, #44	; 0x2c
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
 8003a28:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	019a      	lsls	r2, r3, #6
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	431a      	orrs	r2, r3
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	021b      	lsls	r3, r3, #8
 8003a36:	431a      	orrs	r2, r3
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	041b      	lsls	r3, r3, #16
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8003a42:	bf00      	nop
 8003a44:	3714      	adds	r7, #20
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr

08003a4e <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b086      	sub	sp, #24
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	60f8      	str	r0, [r7, #12]
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	607a      	str	r2, [r7, #4]
 8003a5a:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a5c:	f7fe fd92 	bl	8002584 <HAL_GetTick>
 8003a60:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003a62:	e009      	b.n	8003a78 <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8003a64:	f7fe fd8e 	bl	8002584 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a72:	d901      	bls.n	8003a78 <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e015      	b.n	8003aa4 <DSI_ShortWrite+0x56>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0ee      	beq.n	8003a64 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	019a      	lsls	r2, r3, #6
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	021b      	lsls	r3, r3, #8
 8003a92:	ea42 0103 	orr.w	r1, r2, r3
 8003a96:	6a3b      	ldr	r3, [r7, #32]
 8003a98:	041a      	lsls	r2, r3, #16
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3718      	adds	r7, #24
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b088      	sub	sp, #32
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e106      	b.n	8003cce <HAL_DSI_Init+0x222>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	7c5b      	ldrb	r3, [r3, #17]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d102      	bne.n	8003ad0 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f004 fdec 	bl	80086a8 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2203      	movs	r2, #3
 8003ad4:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	613b      	str	r3, [r7, #16]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003aea:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003af6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003afa:	613b      	str	r3, [r7, #16]
 8003afc:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003afe:	f7fe fd41 	bl	8002584 <HAL_GetTick>
 8003b02:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003b04:	e009      	b.n	8003b1a <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003b06:	f7fe fd3d 	bl	8002584 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b14:	d901      	bls.n	8003b1a <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e0d9      	b.n	8003cce <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003b22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0ed      	beq.n	8003b06 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	4b68      	ldr	r3, [pc, #416]	; (8003cd8 <HAL_DSI_Init+0x22c>)
 8003b38:	400b      	ands	r3, r1
 8003b3a:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	009a      	lsls	r2, r3, #2
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	02db      	lsls	r3, r3, #11
 8003b52:	431a      	orrs	r2, r3
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	041b      	lsls	r3, r3, #16
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	430a      	orrs	r2, r1
 8003b62:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8003b66:	2300      	movs	r3, #0
 8003b68:	60fb      	str	r3, [r7, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 0201 	orr.w	r2, r2, #1
 8003b7a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	68fb      	ldr	r3, [r7, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b8e:	f7fe fcf9 	bl	8002584 <HAL_GetTick>
 8003b92:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003b94:	e009      	b.n	8003baa <HAL_DSI_Init+0xfe>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003b96:	f7fe fcf5 	bl	8002584 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ba4:	d901      	bls.n	8003baa <HAL_DSI_Init+0xfe>
    {
      return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e091      	b.n	8003cce <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0ed      	beq.n	8003b96 <HAL_DSI_Init+0xea>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f042 0206 	orr.w	r2, r2, #6
 8003bca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0203 	bic.w	r2, r2, #3
 8003bde:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f042 0201 	orr.w	r2, r2, #1
 8003bf8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0203 	bic.w	r2, r2, #3
 8003c0c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	68da      	ldr	r2, [r3, #12]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c34:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6899      	ldr	r1, [r3, #8]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	430a      	orrs	r2, r1
 8003c46:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d002      	beq.n	8003c56 <HAL_DSI_Init+0x1aa>
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	e000      	b.n	8003c58 <HAL_DSI_Init+0x1ac>
 8003c56:	2301      	movs	r3, #1
 8003c58:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	4a1f      	ldr	r2, [pc, #124]	; (8003cdc <HAL_DSI_Init+0x230>)
 8003c5e:	fb02 f203 	mul.w	r2, r2, r3
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	409a      	lsls	r2, r3
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8003c74:	fb01 f303 	mul.w	r3, r1, r3
 8003c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7c:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003c8e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	619a      	str	r2, [r3, #24]

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3720      	adds	r7, #32
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	fffc8603 	.word	0xfffc8603
 8003cdc:	003d0900 	.word	0x003d0900

08003ce0 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e066      	b.n	8003dc0 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2203      	movs	r2, #3
 8003cf6:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0208 	bic.w	r2, r2, #8
 8003d0c:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003d18:	f003 0308 	and.w	r3, r3, #8
 8003d1c:	617b      	str	r3, [r7, #20]
 8003d1e:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8003d20:	2300      	movs	r3, #0
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	605a      	str	r2, [r3, #4]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	613b      	str	r3, [r7, #16]
 8003d40:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0206 	bic.w	r2, r2, #6
 8003d52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 8003d56:	2300      	movs	r3, #0
 8003d58:	60fb      	str	r3, [r7, #12]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 0201 	bic.w	r2, r2, #1
 8003d6a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	60fb      	str	r3, [r7, #12]
 8003d7c:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60bb      	str	r3, [r7, #8]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003d92:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003d9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003da2:	60bb      	str	r3, [r7, #8]
 8003da4:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f004 fcc2 	bl	8008730 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3718      	adds	r7, #24
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @ref DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	7c1b      	ldrb	r3, [r3, #16]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_DSI_ConfigErrorMonitor+0x16>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	e0aa      	b.n	8003f34 <HAL_DSI_ConfigErrorMonitor+0x16c>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	f003 0301 	and.w	r3, r3, #1
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00a      	beq.n	8003e1e <HAL_DSI_ConfigErrorMonitor+0x56>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e18:	430b      	orrs	r3, r1
 8003e1a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	f003 0302 	and.w	r3, r3, #2
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d009      	beq.n	8003e3c <HAL_DSI_ConfigErrorMonitor+0x74>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 8003e38:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	f003 0304 	and.w	r3, r3, #4
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d009      	beq.n	8003e5a <HAL_DSI_ConfigErrorMonitor+0x92>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f042 0201 	orr.w	r2, r2, #1
 8003e56:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d009      	beq.n	8003e78 <HAL_DSI_ConfigErrorMonitor+0xb0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f042 0202 	orr.w	r2, r2, #2
 8003e74:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	f003 0310 	and.w	r3, r3, #16
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <HAL_DSI_ConfigErrorMonitor+0xce>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f042 020c 	orr.w	r2, r2, #12
 8003e92:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	f003 0320 	and.w	r3, r3, #32
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d009      	beq.n	8003eb4 <HAL_DSI_ConfigErrorMonitor+0xec>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f042 0210 	orr.w	r2, r2, #16
 8003eb0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d009      	beq.n	8003ed2 <HAL_DSI_ConfigErrorMonitor+0x10a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f042 0220 	orr.w	r2, r2, #32
 8003ece:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d009      	beq.n	8003ef0 <HAL_DSI_ConfigErrorMonitor+0x128>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003eec:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d009      	beq.n	8003f0e <HAL_DSI_ConfigErrorMonitor+0x146>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f0a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d009      	beq.n	8003f2c <HAL_DSI_ConfigErrorMonitor+0x164>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 8003f28:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	7c1b      	ldrb	r3, [r3, #16]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d101      	bne.n	8003f56 <HAL_DSI_SetGenericVCID+0x16>
 8003f52:	2302      	movs	r3, #2
 8003f54:	e016      	b.n	8003f84 <HAL_DSI_SetGenericVCID+0x44>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0203 	bic.w	r2, r2, #3
 8003f6a:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	7c1b      	ldrb	r3, [r3, #16]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d101      	bne.n	8003fa6 <HAL_DSI_ConfigVideoMode+0x16>
 8003fa2:	2302      	movs	r3, #2
 8003fa4:	e1ee      	b.n	8004384 <HAL_DSI_ConfigVideoMode+0x3f4>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0201 	bic.w	r2, r2, #1
 8003fba:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 0201 	bic.w	r2, r2, #1
 8003fcc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 0203 	bic.w	r2, r2, #3
 8003fde:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	4b8b      	ldr	r3, [pc, #556]	; (800422c <HAL_DSI_ConfigVideoMode+0x29c>)
 8003ffe:	400b      	ands	r3, r1
 8004000:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	691a      	ldr	r2, [r3, #16]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	4b84      	ldr	r3, [pc, #528]	; (8004230 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8004020:	400b      	ands	r3, r1
 8004022:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	695a      	ldr	r2, [r3, #20]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	4b7b      	ldr	r3, [pc, #492]	; (8004230 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8004042:	400b      	ands	r3, r1
 8004044:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	699a      	ldr	r2, [r3, #24]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	430a      	orrs	r2, r1
 8004056:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0203 	bic.w	r2, r2, #3
 8004066:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68d9      	ldr	r1, [r3, #12]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	430a      	orrs	r2, r1
 8004078:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	695a      	ldr	r2, [r3, #20]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f022 0207 	bic.w	r2, r2, #7
 8004088:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6959      	ldr	r1, [r3, #20]
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	431a      	orrs	r2, r3
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	431a      	orrs	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	691a      	ldr	r2, [r3, #16]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f022 020f 	bic.w	r2, r2, #15
 80040b6:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6919      	ldr	r1, [r3, #16]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 020e 	bic.w	r2, r2, #14
 80040da:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	005a      	lsls	r2, r3, #1
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b03      	cmp	r3, #3
 80040fc:	d110      	bne.n	8004120 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	691a      	ldr	r2, [r3, #16]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800410c:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6919      	ldr	r1, [r3, #16]
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	430a      	orrs	r2, r1
 800411e:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	4b42      	ldr	r3, [pc, #264]	; (8004234 <HAL_DSI_ConfigVideoMode+0x2a4>)
 800412c:	400b      	ands	r3, r1
 800412e:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	4b39      	ldr	r3, [pc, #228]	; (8004234 <HAL_DSI_ConfigVideoMode+0x2a4>)
 800414e:	400b      	ands	r3, r1
 8004150:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	430a      	orrs	r2, r1
 8004162:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	4b32      	ldr	r3, [pc, #200]	; (8004238 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8004170:	400b      	ands	r3, r1
 8004172:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	4b2a      	ldr	r3, [pc, #168]	; (800423c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8004192:	400b      	ands	r3, r1
 8004194:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	430a      	orrs	r2, r1
 80041a6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	4b22      	ldr	r3, [pc, #136]	; (800423c <HAL_DSI_ConfigVideoMode+0x2ac>)
 80041b4:	400b      	ands	r3, r1
 80041b6:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	4b19      	ldr	r3, [pc, #100]	; (800423c <HAL_DSI_ConfigVideoMode+0x2ac>)
 80041d6:	400b      	ands	r3, r1
 80041d8:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	4b0d      	ldr	r3, [pc, #52]	; (800422c <HAL_DSI_ConfigVideoMode+0x29c>)
 80041f8:	400b      	ands	r3, r1
 80041fa:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800421c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004228:	e00a      	b.n	8004240 <HAL_DSI_ConfigVideoMode+0x2b0>
 800422a:	bf00      	nop
 800422c:	ffffc000 	.word	0xffffc000
 8004230:	ffffe000 	.word	0xffffe000
 8004234:	fffff000 	.word	0xfffff000
 8004238:	ffff8000 	.word	0xffff8000
 800423c:	fffffc00 	.word	0xfffffc00
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	430a      	orrs	r2, r1
 8004246:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	699a      	ldr	r2, [r3, #24]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8004256:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6999      	ldr	r1, [r3, #24]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004262:	041a      	lsls	r2, r3, #16
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699a      	ldr	r2, [r3, #24]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800427a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6999      	ldr	r1, [r3, #24]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800429c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80042be:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042e0:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004302:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	430a      	orrs	r2, r1
 8004314:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004324:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004346:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004368:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <HAL_DSI_ConfigAdaptedCommandMode>:
  * @param  CmdCfg  pointer to a DSI_CmdCfgTypeDef structure that contains
  *                 the DSI command mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	7c1b      	ldrb	r3, [r3, #16]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d101      	bne.n	80043a6 <HAL_DSI_ConfigAdaptedCommandMode+0x16>
 80043a2:	2302      	movs	r3, #2
 80043a4:	e0c5      	b.n	8004532 <HAL_DSI_ConfigAdaptedCommandMode+0x1a2>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
  assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
  assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));

  /* Select command mode by setting CMDM and DSIM bits */
  hdsi->Instance->MCR |= DSI_MCR_CMDM;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 0201 	bic.w	r2, r2, #1
 80043cc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f042 0201 	orr.w	r2, r2, #1
 80043e0:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68da      	ldr	r2, [r3, #12]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 0203 	bic.w	r2, r2, #3
 80043f2:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68d9      	ldr	r1, [r3, #12]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	695a      	ldr	r2, [r3, #20]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f022 0207 	bic.w	r2, r2, #7
 8004414:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6959      	ldr	r1, [r3, #20]
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	69da      	ldr	r2, [r3, #28]
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	431a      	orrs	r2, r3
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	430a      	orrs	r2, r1
 8004432:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	691a      	ldr	r2, [r3, #16]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 020f 	bic.w	r2, r2, #15
 8004442:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6919      	ldr	r1, [r3, #16]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	430a      	orrs	r2, r1
 8004454:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f022 020e 	bic.w	r2, r2, #14
 8004466:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding) << 1U);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	005a      	lsls	r2, r3, #1
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	430a      	orrs	r2, r1
 800447e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the maximum allowed size for write memory command */
  hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	4b2c      	ldr	r3, [pc, #176]	; (8004540 <HAL_DSI_ConfigAdaptedCommandMode+0x1b0>)
 800448e:	400b      	ands	r3, r1
 8004490:	6653      	str	r3, [r2, #100]	; 0x64
  hdsi->Instance->LCCR |= CmdCfg->CommandSize;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	430a      	orrs	r2, r1
 80044a2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure the tearing effect source and polarity and select the refresh mode */
  hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80044b4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	68da      	ldr	r2, [r3, #12]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	691b      	ldr	r3, [r3, #16]
 80044c8:	431a      	orrs	r2, r3
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ce:	431a      	orrs	r2, r3
                            CmdCfg->VSyncPol);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80044d4:	431a      	orrs	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	430a      	orrs	r2, r1
 80044dc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the tearing effect acknowledge request */
  hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 0201 	bic.w	r2, r2, #1
 80044ee:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	669a      	str	r2, [r3, #104]	; 0x68

  /* Enable the Tearing Effect interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0201 	orr.w	r2, r2, #1
 8004512:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Enable the End of Refresh interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f042 0202 	orr.w	r2, r2, #2
 8004526:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	ffff0000 	.word	0xffff0000

08004544 <HAL_DSI_ConfigCommand>:
  * @param  LPCmd  pointer to a DSI_LPCmdTypeDef structure that contains
  *                the DSI command transmission mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	7c1b      	ldrb	r3, [r3, #16]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d101      	bne.n	800455a <HAL_DSI_ConfigCommand+0x16>
 8004556:	2302      	movs	r3, #2
 8004558:	e049      	b.n	80045ee <HAL_DSI_ConfigCommand+0xaa>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2201      	movs	r2, #1
 800455e:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
  assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
  assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));

  /* Select High-speed or Low-power for command transmission */
  hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX | \
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	4b24      	ldr	r3, [pc, #144]	; (80045fc <HAL_DSI_ConfigCommand+0xb8>)
 800456c:	400b      	ands	r3, r1
 800456e:	6693      	str	r3, [r2, #104]	; 0x68
                            DSI_CMCR_DSW0TX | \
                            DSI_CMCR_DSW1TX | \
                            DSI_CMCR_DSR0TX | \
                            DSI_CMCR_DLWTX  | \
                            DSI_CMCR_MRDPS);
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
                           LPCmd->LPGenShortWriteOneP | \
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 800457e:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortWriteTwoP | \
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	689b      	ldr	r3, [r3, #8]
                           LPCmd->LPGenShortWriteOneP | \
 8004584:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadNoP   | \
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
                           LPCmd->LPGenShortWriteTwoP | \
 800458a:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadOneP  | \
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	691b      	ldr	r3, [r3, #16]
                           LPCmd->LPGenShortReadNoP   | \
 8004590:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadTwoP  | \
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
                           LPCmd->LPGenShortReadOneP  | \
 8004596:	431a      	orrs	r2, r3
                           LPCmd->LPGenLongWrite      | \
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	699b      	ldr	r3, [r3, #24]
                           LPCmd->LPGenShortReadTwoP  | \
 800459c:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteNoP  | \
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	69db      	ldr	r3, [r3, #28]
                           LPCmd->LPGenLongWrite      | \
 80045a2:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteOneP | \
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
                           LPCmd->LPDcsShortWriteNoP  | \
 80045a8:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortReadNoP   | \
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           LPCmd->LPDcsShortWriteOneP | \
 80045ae:	431a      	orrs	r2, r3
                           LPCmd->LPDcsLongWrite      | \
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                           LPCmd->LPDcsShortReadNoP   | \
 80045b4:	431a      	orrs	r2, r3
                           LPCmd->LPMaxReadPacket);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                           LPCmd->LPDcsLongWrite      | \
 80045ba:	431a      	orrs	r2, r3
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	669a      	str	r2, [r3, #104]	; 0x68

  /* Configure the acknowledge request after each packet transmission */
  hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0202 	bic.w	r2, r2, #2
 80045d2:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	fef080ff 	.word	0xfef080ff

08004600 <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @ref DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	7c1b      	ldrb	r3, [r3, #16]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d101      	bne.n	8004616 <HAL_DSI_ConfigFlowControl+0x16>
 8004612:	2302      	movs	r3, #2
 8004614:	e016      	b.n	8004644 <HAL_DSI_ConfigFlowControl+0x44>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 021f 	bic.w	r2, r2, #31
 800462a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	430a      	orrs	r2, r1
 800463a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	7c1b      	ldrb	r3, [r3, #16]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d101      	bne.n	8004666 <HAL_DSI_ConfigPhyTimer+0x16>
 8004662:	2302      	movs	r3, #2
 8004664:	e058      	b.n	8004718 <HAL_DSI_ConfigPhyTimer+0xc8>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	4293      	cmp	r3, r2
 8004676:	bf38      	it	cc
 8004678:	4613      	movcc	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 800468c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	041a      	lsls	r2, r3, #16
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80046ba:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	691a      	ldr	r2, [r3, #16]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	041b      	lsls	r3, r3, #16
 80046d0:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80046d8:	431a      	orrs	r2, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	430a      	orrs	r2, r1
 80046e0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80046f4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	021a      	lsls	r2, r3, #8
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	430a      	orrs	r2, r1
 800470c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3714      	adds	r7, #20
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	7c1b      	ldrb	r3, [r3, #16]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d101      	bne.n	800473a <HAL_DSI_ConfigHostTimeouts+0x16>
 8004736:	2302      	movs	r3, #2
 8004738:	e0b4      	b.n	80048a4 <HAL_DSI_ConfigHostTimeouts+0x180>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2201      	movs	r2, #1
 800473e:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689a      	ldr	r2, [r3, #8]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800474e:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6899      	ldr	r1, [r3, #8]
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	021a      	lsls	r2, r3, #8
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	b292      	uxth	r2, r2
 8004770:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	041a      	lsls	r2, r3, #16
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6f99      	ldr	r1, [r3, #120]	; 0x78
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	4b47      	ldr	r3, [pc, #284]	; (80048b0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004792:	400b      	ands	r3, r1
 8004794:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	6f99      	ldr	r1, [r3, #120]	; 0x78
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	4b3f      	ldr	r3, [pc, #252]	; (80048b0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80047b4:	400b      	ands	r3, r1
 80047b6:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	4b36      	ldr	r3, [pc, #216]	; (80048b0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80047d8:	400b      	ands	r3, r1
 80047da:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	691a      	ldr	r2, [r3, #16]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b2b      	ldr	r3, [pc, #172]	; (80048b0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004802:	400b      	ands	r3, r1
 8004804:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	695a      	ldr	r2, [r3, #20]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800482e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	699a      	ldr	r2, [r3, #24]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	4b16      	ldr	r3, [pc, #88]	; (80048b0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004856:	400b      	ands	r3, r1
 8004858:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	69da      	ldr	r2, [r3, #28]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	4b0c      	ldr	r3, [pc, #48]	; (80048b0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004880:	400b      	ands	r3, r1
 8004882:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	6a1a      	ldr	r2, [r3, #32]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr
 80048b0:	ffff0000 	.word	0xffff0000

080048b4 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	7c1b      	ldrb	r3, [r3, #16]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <HAL_DSI_Start+0x14>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e02b      	b.n	8004920 <HAL_DSI_Start+0x6c>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 80048ce:	2300      	movs	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	605a      	str	r2, [r3, #4]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	60fb      	str	r3, [r7, #12]
 80048ee:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 80048f0:	2300      	movs	r3, #0
 80048f2:	60bb      	str	r3, [r7, #8]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f042 0208 	orr.w	r2, r2, #8
 8004904:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004910:	f003 0308 	and.w	r3, r3, #8
 8004914:	60bb      	str	r3, [r7, #8]
 8004916:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b088      	sub	sp, #32
 8004930:	af02      	add	r7, sp, #8
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	7c1b      	ldrb	r3, [r3, #16]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d101      	bne.n	8004946 <HAL_DSI_ShortWrite+0x1a>
 8004942:	2302      	movs	r3, #2
 8004944:	e010      	b.n	8004968 <HAL_DSI_ShortWrite+0x3c>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2201      	movs	r2, #1
 800494a:	741a      	strb	r2, [r3, #16]

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 800494c:	6a3b      	ldr	r3, [r7, #32]
 800494e:	9300      	str	r3, [sp, #0]
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	68b9      	ldr	r1, [r7, #8]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f7ff f879 	bl	8003a4e <DSI_ShortWrite>
 800495c:	4603      	mov	r3, r0
 800495e:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	741a      	strb	r2, [r3, #16]

  return status;
 8004966:	7dfb      	ldrb	r3, [r7, #23]
}
 8004968:	4618      	mov	r0, r3
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b08c      	sub	sp, #48	; 0x30
 8004974:	af02      	add	r7, sp, #8
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
 800497c:	603b      	str	r3, [r7, #0]
  uint32_t uicounter, nbBytes, count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 800497e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004980:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	7c1b      	ldrb	r3, [r3, #16]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d101      	bne.n	800498e <HAL_DSI_LongWrite+0x1e>
 800498a:	2302      	movs	r3, #2
 800498c:	e084      	b.n	8004a98 <HAL_DSI_LongWrite+0x128>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2201      	movs	r2, #1
 8004992:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8004994:	f7fd fdf6 	bl	8002584 <HAL_GetTick>
 8004998:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800499a:	e00c      	b.n	80049b6 <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800499c:	f7fd fdf2 	bl	8002584 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049aa:	d904      	bls.n	80049b6 <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e070      	b.n	8004a98 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0eb      	beq.n	800499c <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 80049c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c6:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	2b03      	cmp	r3, #3
 80049cc:	bf28      	it	cs
 80049ce:	2303      	movcs	r3, #3
 80049d0:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 80049d2:	2300      	movs	r3, #0
 80049d4:	623b      	str	r3, [r7, #32]
 80049d6:	e00f      	b.n	80049f8 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	4413      	add	r3, r2
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	461a      	mov	r2, r3
 80049e2:	6a3b      	ldr	r3, [r7, #32]
 80049e4:	3301      	adds	r3, #1
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	69fa      	ldr	r2, [r7, #28]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 80049f2:	6a3b      	ldr	r3, [r7, #32]
 80049f4:	3301      	adds	r3, #1
 80049f6:	623b      	str	r3, [r7, #32]
 80049f8:	6a3a      	ldr	r2, [r7, #32]
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d3eb      	bcc.n	80049d8 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	69fa      	ldr	r2, [r7, #28]
 8004a06:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8004a08:	683a      	ldr	r2, [r7, #0]
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8004a10:	69ba      	ldr	r2, [r7, #24]
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	4413      	add	r3, r2
 8004a16:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8004a18:	e028      	b.n	8004a6c <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1c:	2b04      	cmp	r3, #4
 8004a1e:	bf28      	it	cs
 8004a20:	2304      	movcs	r3, #4
 8004a22:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8004a28:	2300      	movs	r3, #0
 8004a2a:	623b      	str	r3, [r7, #32]
 8004a2c:	e00e      	b.n	8004a4c <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8004a2e:	69ba      	ldr	r2, [r7, #24]
 8004a30:	6a3b      	ldr	r3, [r7, #32]
 8004a32:	4413      	add	r3, r2
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	461a      	mov	r2, r3
 8004a38:	6a3b      	ldr	r3, [r7, #32]
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	69fa      	ldr	r2, [r7, #28]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8004a46:	6a3b      	ldr	r3, [r7, #32]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	623b      	str	r3, [r7, #32]
 8004a4c:	6a3a      	ldr	r2, [r7, #32]
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d3ec      	bcc.n	8004a2e <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	69fa      	ldr	r2, [r7, #28]
 8004a5a:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8004a5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	4413      	add	r3, r2
 8004a6a:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1d3      	bne.n	8004a1a <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004a7a:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	4613      	mov	r3, r2
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	68b9      	ldr	r1, [r7, #8]
 8004a8c:	f7fe ffc6 	bl	8003a1c <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3728      	adds	r7, #40	; 0x28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	7c1b      	ldrb	r3, [r3, #16]
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d101      	bne.n	8004ab6 <HAL_DSI_SetLowPowerRXFilter+0x16>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e01b      	b.n	8004aee <HAL_DSI_SetLowPowerRXFilter+0x4e>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8004acc:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	065a      	lsls	r2, r3, #25
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
	...

08004afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b089      	sub	sp, #36	; 0x24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004b06:	2300      	movs	r3, #0
 8004b08:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004b12:	2300      	movs	r3, #0
 8004b14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004b16:	2300      	movs	r3, #0
 8004b18:	61fb      	str	r3, [r7, #28]
 8004b1a:	e175      	b.n	8004e08 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	fa02 f303 	lsl.w	r3, r2, r3
 8004b24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	697a      	ldr	r2, [r7, #20]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	f040 8164 	bne.w	8004e02 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d003      	beq.n	8004b4a <HAL_GPIO_Init+0x4e>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	2b12      	cmp	r3, #18
 8004b48:	d123      	bne.n	8004b92 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	08da      	lsrs	r2, r3, #3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	3208      	adds	r2, #8
 8004b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	f003 0307 	and.w	r3, r3, #7
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	220f      	movs	r2, #15
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	43db      	mvns	r3, r3
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	691a      	ldr	r2, [r3, #16]
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7e:	69ba      	ldr	r2, [r7, #24]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	08da      	lsrs	r2, r3, #3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3208      	adds	r2, #8
 8004b8c:	69b9      	ldr	r1, [r7, #24]
 8004b8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	2203      	movs	r2, #3
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	43db      	mvns	r3, r3
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f003 0203 	and.w	r2, r3, #3
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bba:	69ba      	ldr	r2, [r7, #24]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d00b      	beq.n	8004be6 <HAL_GPIO_Init+0xea>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d007      	beq.n	8004be6 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004bda:	2b11      	cmp	r3, #17
 8004bdc:	d003      	beq.n	8004be6 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	2b12      	cmp	r3, #18
 8004be4:	d130      	bne.n	8004c48 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	2203      	movs	r2, #3
 8004bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf6:	43db      	mvns	r3, r3
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	68da      	ldr	r2, [r3, #12]
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	005b      	lsls	r3, r3, #1
 8004c06:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	43db      	mvns	r3, r3
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	091b      	lsrs	r3, r3, #4
 8004c32:	f003 0201 	and.w	r2, r3, #1
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	2203      	movs	r2, #3
 8004c54:	fa02 f303 	lsl.w	r3, r2, r3
 8004c58:	43db      	mvns	r3, r3
 8004c5a:	69ba      	ldr	r2, [r7, #24]
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	005b      	lsls	r3, r3, #1
 8004c68:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f000 80be 	beq.w	8004e02 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c86:	4b65      	ldr	r3, [pc, #404]	; (8004e1c <HAL_GPIO_Init+0x320>)
 8004c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8a:	4a64      	ldr	r2, [pc, #400]	; (8004e1c <HAL_GPIO_Init+0x320>)
 8004c8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c90:	6453      	str	r3, [r2, #68]	; 0x44
 8004c92:	4b62      	ldr	r3, [pc, #392]	; (8004e1c <HAL_GPIO_Init+0x320>)
 8004c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c9a:	60fb      	str	r3, [r7, #12]
 8004c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004c9e:	4a60      	ldr	r2, [pc, #384]	; (8004e20 <HAL_GPIO_Init+0x324>)
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	089b      	lsrs	r3, r3, #2
 8004ca4:	3302      	adds	r3, #2
 8004ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f003 0303 	and.w	r3, r3, #3
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	220f      	movs	r2, #15
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43db      	mvns	r3, r3
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a57      	ldr	r2, [pc, #348]	; (8004e24 <HAL_GPIO_Init+0x328>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d037      	beq.n	8004d3a <HAL_GPIO_Init+0x23e>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a56      	ldr	r2, [pc, #344]	; (8004e28 <HAL_GPIO_Init+0x32c>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d031      	beq.n	8004d36 <HAL_GPIO_Init+0x23a>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a55      	ldr	r2, [pc, #340]	; (8004e2c <HAL_GPIO_Init+0x330>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d02b      	beq.n	8004d32 <HAL_GPIO_Init+0x236>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a54      	ldr	r2, [pc, #336]	; (8004e30 <HAL_GPIO_Init+0x334>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d025      	beq.n	8004d2e <HAL_GPIO_Init+0x232>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a53      	ldr	r2, [pc, #332]	; (8004e34 <HAL_GPIO_Init+0x338>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d01f      	beq.n	8004d2a <HAL_GPIO_Init+0x22e>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a52      	ldr	r2, [pc, #328]	; (8004e38 <HAL_GPIO_Init+0x33c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d019      	beq.n	8004d26 <HAL_GPIO_Init+0x22a>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a51      	ldr	r2, [pc, #324]	; (8004e3c <HAL_GPIO_Init+0x340>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d013      	beq.n	8004d22 <HAL_GPIO_Init+0x226>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a50      	ldr	r2, [pc, #320]	; (8004e40 <HAL_GPIO_Init+0x344>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00d      	beq.n	8004d1e <HAL_GPIO_Init+0x222>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a4f      	ldr	r2, [pc, #316]	; (8004e44 <HAL_GPIO_Init+0x348>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d007      	beq.n	8004d1a <HAL_GPIO_Init+0x21e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a4e      	ldr	r2, [pc, #312]	; (8004e48 <HAL_GPIO_Init+0x34c>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d101      	bne.n	8004d16 <HAL_GPIO_Init+0x21a>
 8004d12:	2309      	movs	r3, #9
 8004d14:	e012      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d16:	230a      	movs	r3, #10
 8004d18:	e010      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d1a:	2308      	movs	r3, #8
 8004d1c:	e00e      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d1e:	2307      	movs	r3, #7
 8004d20:	e00c      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d22:	2306      	movs	r3, #6
 8004d24:	e00a      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d26:	2305      	movs	r3, #5
 8004d28:	e008      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d2a:	2304      	movs	r3, #4
 8004d2c:	e006      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e004      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d32:	2302      	movs	r3, #2
 8004d34:	e002      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d36:	2301      	movs	r3, #1
 8004d38:	e000      	b.n	8004d3c <HAL_GPIO_Init+0x240>
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	69fa      	ldr	r2, [r7, #28]
 8004d3e:	f002 0203 	and.w	r2, r2, #3
 8004d42:	0092      	lsls	r2, r2, #2
 8004d44:	4093      	lsls	r3, r2
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004d4c:	4934      	ldr	r1, [pc, #208]	; (8004e20 <HAL_GPIO_Init+0x324>)
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	089b      	lsrs	r3, r3, #2
 8004d52:	3302      	adds	r3, #2
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d5a:	4b3c      	ldr	r3, [pc, #240]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	43db      	mvns	r3, r3
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	4013      	ands	r3, r2
 8004d68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d76:	69ba      	ldr	r2, [r7, #24]
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d7e:	4a33      	ldr	r2, [pc, #204]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d84:	4b31      	ldr	r3, [pc, #196]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	4013      	ands	r3, r2
 8004d92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004da8:	4a28      	ldr	r2, [pc, #160]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004dae:	4b27      	ldr	r3, [pc, #156]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	43db      	mvns	r3, r3
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004dd2:	4a1e      	ldr	r2, [pc, #120]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004dd8:	4b1c      	ldr	r3, [pc, #112]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	43db      	mvns	r3, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4013      	ands	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d003      	beq.n	8004dfc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dfc:	4a13      	ldr	r2, [pc, #76]	; (8004e4c <HAL_GPIO_Init+0x350>)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	3301      	adds	r3, #1
 8004e06:	61fb      	str	r3, [r7, #28]
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	2b0f      	cmp	r3, #15
 8004e0c:	f67f ae86 	bls.w	8004b1c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004e10:	bf00      	nop
 8004e12:	3724      	adds	r7, #36	; 0x24
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	40013800 	.word	0x40013800
 8004e24:	40020000 	.word	0x40020000
 8004e28:	40020400 	.word	0x40020400
 8004e2c:	40020800 	.word	0x40020800
 8004e30:	40020c00 	.word	0x40020c00
 8004e34:	40021000 	.word	0x40021000
 8004e38:	40021400 	.word	0x40021400
 8004e3c:	40021800 	.word	0x40021800
 8004e40:	40021c00 	.word	0x40021c00
 8004e44:	40022000 	.word	0x40022000
 8004e48:	40022400 	.word	0x40022400
 8004e4c:	40013c00 	.word	0x40013c00

08004e50 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b087      	sub	sp, #28
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8004e62:	2300      	movs	r3, #0
 8004e64:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
 8004e6a:	e0d9      	b.n	8005020 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004e76:	683a      	ldr	r2, [r7, #0]
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	f040 80c9 	bne.w	800501a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8004e88:	4a6a      	ldr	r2, [pc, #424]	; (8005034 <HAL_GPIO_DeInit+0x1e4>)
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	089b      	lsrs	r3, r3, #2
 8004e8e:	3302      	adds	r3, #2
 8004e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e94:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f003 0303 	and.w	r3, r3, #3
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	220f      	movs	r2, #15
 8004ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a62      	ldr	r2, [pc, #392]	; (8005038 <HAL_GPIO_DeInit+0x1e8>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d037      	beq.n	8004f22 <HAL_GPIO_DeInit+0xd2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a61      	ldr	r2, [pc, #388]	; (800503c <HAL_GPIO_DeInit+0x1ec>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d031      	beq.n	8004f1e <HAL_GPIO_DeInit+0xce>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a60      	ldr	r2, [pc, #384]	; (8005040 <HAL_GPIO_DeInit+0x1f0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d02b      	beq.n	8004f1a <HAL_GPIO_DeInit+0xca>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a5f      	ldr	r2, [pc, #380]	; (8005044 <HAL_GPIO_DeInit+0x1f4>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d025      	beq.n	8004f16 <HAL_GPIO_DeInit+0xc6>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a5e      	ldr	r2, [pc, #376]	; (8005048 <HAL_GPIO_DeInit+0x1f8>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d01f      	beq.n	8004f12 <HAL_GPIO_DeInit+0xc2>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a5d      	ldr	r2, [pc, #372]	; (800504c <HAL_GPIO_DeInit+0x1fc>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d019      	beq.n	8004f0e <HAL_GPIO_DeInit+0xbe>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a5c      	ldr	r2, [pc, #368]	; (8005050 <HAL_GPIO_DeInit+0x200>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d013      	beq.n	8004f0a <HAL_GPIO_DeInit+0xba>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a5b      	ldr	r2, [pc, #364]	; (8005054 <HAL_GPIO_DeInit+0x204>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d00d      	beq.n	8004f06 <HAL_GPIO_DeInit+0xb6>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a5a      	ldr	r2, [pc, #360]	; (8005058 <HAL_GPIO_DeInit+0x208>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d007      	beq.n	8004f02 <HAL_GPIO_DeInit+0xb2>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a59      	ldr	r2, [pc, #356]	; (800505c <HAL_GPIO_DeInit+0x20c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d101      	bne.n	8004efe <HAL_GPIO_DeInit+0xae>
 8004efa:	2309      	movs	r3, #9
 8004efc:	e012      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004efe:	230a      	movs	r3, #10
 8004f00:	e010      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f02:	2308      	movs	r3, #8
 8004f04:	e00e      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f06:	2307      	movs	r3, #7
 8004f08:	e00c      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f0a:	2306      	movs	r3, #6
 8004f0c:	e00a      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f0e:	2305      	movs	r3, #5
 8004f10:	e008      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f12:	2304      	movs	r3, #4
 8004f14:	e006      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f16:	2303      	movs	r3, #3
 8004f18:	e004      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	e002      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e000      	b.n	8004f24 <HAL_GPIO_DeInit+0xd4>
 8004f22:	2300      	movs	r3, #0
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	f002 0203 	and.w	r2, r2, #3
 8004f2a:	0092      	lsls	r2, r2, #2
 8004f2c:	4093      	lsls	r3, r2
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d132      	bne.n	8004f9a <HAL_GPIO_DeInit+0x14a>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f003 0303 	and.w	r3, r3, #3
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	220f      	movs	r2, #15
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8004f44:	4a3b      	ldr	r2, [pc, #236]	; (8005034 <HAL_GPIO_DeInit+0x1e4>)
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	089b      	lsrs	r3, r3, #2
 8004f4a:	3302      	adds	r3, #2
 8004f4c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	43da      	mvns	r2, r3
 8004f54:	4837      	ldr	r0, [pc, #220]	; (8005034 <HAL_GPIO_DeInit+0x1e4>)
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	089b      	lsrs	r3, r3, #2
 8004f5a:	400a      	ands	r2, r1
 8004f5c:	3302      	adds	r3, #2
 8004f5e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004f62:	4b3f      	ldr	r3, [pc, #252]	; (8005060 <HAL_GPIO_DeInit+0x210>)
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	43db      	mvns	r3, r3
 8004f6a:	493d      	ldr	r1, [pc, #244]	; (8005060 <HAL_GPIO_DeInit+0x210>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004f70:	4b3b      	ldr	r3, [pc, #236]	; (8005060 <HAL_GPIO_DeInit+0x210>)
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	43db      	mvns	r3, r3
 8004f78:	4939      	ldr	r1, [pc, #228]	; (8005060 <HAL_GPIO_DeInit+0x210>)
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004f7e:	4b38      	ldr	r3, [pc, #224]	; (8005060 <HAL_GPIO_DeInit+0x210>)
 8004f80:	689a      	ldr	r2, [r3, #8]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	43db      	mvns	r3, r3
 8004f86:	4936      	ldr	r1, [pc, #216]	; (8005060 <HAL_GPIO_DeInit+0x210>)
 8004f88:	4013      	ands	r3, r2
 8004f8a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004f8c:	4b34      	ldr	r3, [pc, #208]	; (8005060 <HAL_GPIO_DeInit+0x210>)
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	43db      	mvns	r3, r3
 8004f94:	4932      	ldr	r1, [pc, #200]	; (8005060 <HAL_GPIO_DeInit+0x210>)
 8004f96:	4013      	ands	r3, r2
 8004f98:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	2103      	movs	r1, #3
 8004fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8004fa8:	43db      	mvns	r3, r3
 8004faa:	401a      	ands	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	08da      	lsrs	r2, r3, #3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	3208      	adds	r2, #8
 8004fb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	f003 0307 	and.w	r3, r3, #7
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	220f      	movs	r2, #15
 8004fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fca:	43db      	mvns	r3, r3
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	08d2      	lsrs	r2, r2, #3
 8004fd0:	4019      	ands	r1, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	3208      	adds	r2, #8
 8004fd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689a      	ldr	r2, [r3, #8]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	2103      	movs	r1, #3
 8004fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	401a      	ands	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685a      	ldr	r2, [r3, #4]
 8004ff4:	2101      	movs	r1, #1
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ffc:	43db      	mvns	r3, r3
 8004ffe:	401a      	ands	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	68da      	ldr	r2, [r3, #12]
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	2103      	movs	r1, #3
 800500e:	fa01 f303 	lsl.w	r3, r1, r3
 8005012:	43db      	mvns	r3, r3
 8005014:	401a      	ands	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	60da      	str	r2, [r3, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	3301      	adds	r3, #1
 800501e:	617b      	str	r3, [r7, #20]
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	2b0f      	cmp	r3, #15
 8005024:	f67f af22 	bls.w	8004e6c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005028:	bf00      	nop
 800502a:	371c      	adds	r7, #28
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr
 8005034:	40013800 	.word	0x40013800
 8005038:	40020000 	.word	0x40020000
 800503c:	40020400 	.word	0x40020400
 8005040:	40020800 	.word	0x40020800
 8005044:	40020c00 	.word	0x40020c00
 8005048:	40021000 	.word	0x40021000
 800504c:	40021400 	.word	0x40021400
 8005050:	40021800 	.word	0x40021800
 8005054:	40021c00 	.word	0x40021c00
 8005058:	40022000 	.word	0x40022000
 800505c:	40022400 	.word	0x40022400
 8005060:	40013c00 	.word	0x40013c00

08005064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	460b      	mov	r3, r1
 800506e:	807b      	strh	r3, [r7, #2]
 8005070:	4613      	mov	r3, r2
 8005072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005074:	787b      	ldrb	r3, [r7, #1]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800507a:	887a      	ldrh	r2, [r7, #2]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005080:	e003      	b.n	800508a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005082:	887b      	ldrh	r3, [r7, #2]
 8005084:	041a      	lsls	r2, r3, #16
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	619a      	str	r2, [r3, #24]
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
	...

08005098 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80050a2:	4b08      	ldr	r3, [pc, #32]	; (80050c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80050a4:	695a      	ldr	r2, [r3, #20]
 80050a6:	88fb      	ldrh	r3, [r7, #6]
 80050a8:	4013      	ands	r3, r2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d006      	beq.n	80050bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80050ae:	4a05      	ldr	r2, [pc, #20]	; (80050c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80050b0:	88fb      	ldrh	r3, [r7, #6]
 80050b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80050b4:	88fb      	ldrh	r3, [r7, #6]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f002 fd7a 	bl	8007bb0 <HAL_GPIO_EXTI_Callback>
  }
}
 80050bc:	bf00      	nop
 80050be:	3708      	adds	r7, #8
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	40013c00 	.word	0x40013c00

080050c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d101      	bne.n	80050da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e07f      	b.n	80051da <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f8a9 	bl	8005246 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2224      	movs	r2, #36	; 0x24
 80050f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0201 	bic.w	r2, r2, #1
 800510a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005118:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	689a      	ldr	r2, [r3, #8]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005128:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d107      	bne.n	8005142 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800513e:	609a      	str	r2, [r3, #8]
 8005140:	e006      	b.n	8005150 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800514e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	2b02      	cmp	r3, #2
 8005156:	d104      	bne.n	8005162 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005160:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6859      	ldr	r1, [r3, #4]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	4b1d      	ldr	r3, [pc, #116]	; (80051e4 <HAL_I2C_Init+0x11c>)
 800516e:	430b      	orrs	r3, r1
 8005170:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68da      	ldr	r2, [r3, #12]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005180:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691a      	ldr	r2, [r3, #16]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	ea42 0103 	orr.w	r1, r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	021a      	lsls	r2, r3, #8
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	430a      	orrs	r2, r1
 800519a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	69d9      	ldr	r1, [r3, #28]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a1a      	ldr	r2, [r3, #32]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	430a      	orrs	r2, r1
 80051aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2220      	movs	r2, #32
 80051c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	02008000 	.word	0x02008000

080051e8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e021      	b.n	800523e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2224      	movs	r2, #36	; 0x24
 80051fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0201 	bic.w	r2, r2, #1
 8005210:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f821 	bl	800525a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
	...

08005270 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b088      	sub	sp, #32
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	4608      	mov	r0, r1
 800527a:	4611      	mov	r1, r2
 800527c:	461a      	mov	r2, r3
 800527e:	4603      	mov	r3, r0
 8005280:	817b      	strh	r3, [r7, #10]
 8005282:	460b      	mov	r3, r1
 8005284:	813b      	strh	r3, [r7, #8]
 8005286:	4613      	mov	r3, r2
 8005288:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005290:	b2db      	uxtb	r3, r3
 8005292:	2b20      	cmp	r3, #32
 8005294:	f040 80f9 	bne.w	800548a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005298:	6a3b      	ldr	r3, [r7, #32]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d002      	beq.n	80052a4 <HAL_I2C_Mem_Write+0x34>
 800529e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d105      	bne.n	80052b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052aa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e0ed      	b.n	800548c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d101      	bne.n	80052be <HAL_I2C_Mem_Write+0x4e>
 80052ba:	2302      	movs	r3, #2
 80052bc:	e0e6      	b.n	800548c <HAL_I2C_Mem_Write+0x21c>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052c6:	f7fd f95d 	bl	8002584 <HAL_GetTick>
 80052ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	9300      	str	r3, [sp, #0]
 80052d0:	2319      	movs	r3, #25
 80052d2:	2201      	movs	r2, #1
 80052d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 fad1 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d001      	beq.n	80052e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e0d1      	b.n	800548c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2221      	movs	r2, #33	; 0x21
 80052ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2240      	movs	r2, #64	; 0x40
 80052f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6a3a      	ldr	r2, [r7, #32]
 8005302:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005308:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005310:	88f8      	ldrh	r0, [r7, #6]
 8005312:	893a      	ldrh	r2, [r7, #8]
 8005314:	8979      	ldrh	r1, [r7, #10]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	9301      	str	r3, [sp, #4]
 800531a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531c:	9300      	str	r3, [sp, #0]
 800531e:	4603      	mov	r3, r0
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 f9e1 	bl	80056e8 <I2C_RequestMemoryWrite>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d005      	beq.n	8005338 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e0a9      	b.n	800548c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533c:	b29b      	uxth	r3, r3
 800533e:	2bff      	cmp	r3, #255	; 0xff
 8005340:	d90e      	bls.n	8005360 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	22ff      	movs	r2, #255	; 0xff
 8005346:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800534c:	b2da      	uxtb	r2, r3
 800534e:	8979      	ldrh	r1, [r7, #10]
 8005350:	2300      	movs	r3, #0
 8005352:	9300      	str	r3, [sp, #0]
 8005354:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f000 fbb3 	bl	8005ac4 <I2C_TransferConfig>
 800535e:	e00f      	b.n	8005380 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005364:	b29a      	uxth	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800536e:	b2da      	uxtb	r2, r3
 8005370:	8979      	ldrh	r1, [r7, #10]
 8005372:	2300      	movs	r3, #0
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f000 fba2 	bl	8005ac4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f000 fabb 	bl	8005900 <I2C_WaitOnTXISFlagUntilTimeout>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d001      	beq.n	8005394 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e07b      	b.n	800548c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005398:	781a      	ldrb	r2, [r3, #0]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a4:	1c5a      	adds	r2, r3, #1
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	3b01      	subs	r3, #1
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053bc:	3b01      	subs	r3, #1
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d034      	beq.n	8005438 <HAL_I2C_Mem_Write+0x1c8>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d130      	bne.n	8005438 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053dc:	2200      	movs	r2, #0
 80053de:	2180      	movs	r1, #128	; 0x80
 80053e0:	68f8      	ldr	r0, [r7, #12]
 80053e2:	f000 fa4d 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d001      	beq.n	80053f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	e04d      	b.n	800548c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	2bff      	cmp	r3, #255	; 0xff
 80053f8:	d90e      	bls.n	8005418 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	22ff      	movs	r2, #255	; 0xff
 80053fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005404:	b2da      	uxtb	r2, r3
 8005406:	8979      	ldrh	r1, [r7, #10]
 8005408:	2300      	movs	r3, #0
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 fb57 	bl	8005ac4 <I2C_TransferConfig>
 8005416:	e00f      	b.n	8005438 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541c:	b29a      	uxth	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005426:	b2da      	uxtb	r2, r3
 8005428:	8979      	ldrh	r1, [r7, #10]
 800542a:	2300      	movs	r3, #0
 800542c:	9300      	str	r3, [sp, #0]
 800542e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 fb46 	bl	8005ac4 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800543c:	b29b      	uxth	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d19e      	bne.n	8005380 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005442:	697a      	ldr	r2, [r7, #20]
 8005444:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f000 fa9a 	bl	8005980 <I2C_WaitOnSTOPFlagUntilTimeout>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e01a      	b.n	800548c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2220      	movs	r2, #32
 800545c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6859      	ldr	r1, [r3, #4]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	4b0a      	ldr	r3, [pc, #40]	; (8005494 <HAL_I2C_Mem_Write+0x224>)
 800546a:	400b      	ands	r3, r1
 800546c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2220      	movs	r2, #32
 8005472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005486:	2300      	movs	r3, #0
 8005488:	e000      	b.n	800548c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800548a:	2302      	movs	r3, #2
  }
}
 800548c:	4618      	mov	r0, r3
 800548e:	3718      	adds	r7, #24
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	fe00e800 	.word	0xfe00e800

08005498 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b088      	sub	sp, #32
 800549c:	af02      	add	r7, sp, #8
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	4608      	mov	r0, r1
 80054a2:	4611      	mov	r1, r2
 80054a4:	461a      	mov	r2, r3
 80054a6:	4603      	mov	r3, r0
 80054a8:	817b      	strh	r3, [r7, #10]
 80054aa:	460b      	mov	r3, r1
 80054ac:	813b      	strh	r3, [r7, #8]
 80054ae:	4613      	mov	r3, r2
 80054b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	2b20      	cmp	r3, #32
 80054bc:	f040 80fd 	bne.w	80056ba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80054c0:	6a3b      	ldr	r3, [r7, #32]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d002      	beq.n	80054cc <HAL_I2C_Mem_Read+0x34>
 80054c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d105      	bne.n	80054d8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054d2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e0f1      	b.n	80056bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d101      	bne.n	80054e6 <HAL_I2C_Mem_Read+0x4e>
 80054e2:	2302      	movs	r3, #2
 80054e4:	e0ea      	b.n	80056bc <HAL_I2C_Mem_Read+0x224>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054ee:	f7fd f849 	bl	8002584 <HAL_GetTick>
 80054f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	2319      	movs	r3, #25
 80054fa:	2201      	movs	r2, #1
 80054fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005500:	68f8      	ldr	r0, [r7, #12]
 8005502:	f000 f9bd 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e0d5      	b.n	80056bc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2222      	movs	r2, #34	; 0x22
 8005514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2240      	movs	r2, #64	; 0x40
 800551c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a3a      	ldr	r2, [r7, #32]
 800552a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005530:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005538:	88f8      	ldrh	r0, [r7, #6]
 800553a:	893a      	ldrh	r2, [r7, #8]
 800553c:	8979      	ldrh	r1, [r7, #10]
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	9301      	str	r3, [sp, #4]
 8005542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	4603      	mov	r3, r0
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f000 f921 	bl	8005790 <I2C_RequestMemoryRead>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d005      	beq.n	8005560 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e0ad      	b.n	80056bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005564:	b29b      	uxth	r3, r3
 8005566:	2bff      	cmp	r3, #255	; 0xff
 8005568:	d90e      	bls.n	8005588 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	22ff      	movs	r2, #255	; 0xff
 800556e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005574:	b2da      	uxtb	r2, r3
 8005576:	8979      	ldrh	r1, [r7, #10]
 8005578:	4b52      	ldr	r3, [pc, #328]	; (80056c4 <HAL_I2C_Mem_Read+0x22c>)
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f000 fa9f 	bl	8005ac4 <I2C_TransferConfig>
 8005586:	e00f      	b.n	80055a8 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800558c:	b29a      	uxth	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005596:	b2da      	uxtb	r2, r3
 8005598:	8979      	ldrh	r1, [r7, #10]
 800559a:	4b4a      	ldr	r3, [pc, #296]	; (80056c4 <HAL_I2C_Mem_Read+0x22c>)
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 fa8e 	bl	8005ac4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	9300      	str	r3, [sp, #0]
 80055ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ae:	2200      	movs	r2, #0
 80055b0:	2104      	movs	r1, #4
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f000 f964 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e07c      	b.n	80056bc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d4:	1c5a      	adds	r2, r3, #1
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055de:	3b01      	subs	r3, #1
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	3b01      	subs	r3, #1
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d034      	beq.n	8005668 <HAL_I2C_Mem_Read+0x1d0>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005602:	2b00      	cmp	r3, #0
 8005604:	d130      	bne.n	8005668 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	9300      	str	r3, [sp, #0]
 800560a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800560c:	2200      	movs	r2, #0
 800560e:	2180      	movs	r1, #128	; 0x80
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 f935 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d001      	beq.n	8005620 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e04d      	b.n	80056bc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005624:	b29b      	uxth	r3, r3
 8005626:	2bff      	cmp	r3, #255	; 0xff
 8005628:	d90e      	bls.n	8005648 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	22ff      	movs	r2, #255	; 0xff
 800562e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005634:	b2da      	uxtb	r2, r3
 8005636:	8979      	ldrh	r1, [r7, #10]
 8005638:	2300      	movs	r3, #0
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f000 fa3f 	bl	8005ac4 <I2C_TransferConfig>
 8005646:	e00f      	b.n	8005668 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005656:	b2da      	uxtb	r2, r3
 8005658:	8979      	ldrh	r1, [r7, #10]
 800565a:	2300      	movs	r3, #0
 800565c:	9300      	str	r3, [sp, #0]
 800565e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f000 fa2e 	bl	8005ac4 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800566c:	b29b      	uxth	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	d19a      	bne.n	80055a8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005676:	68f8      	ldr	r0, [r7, #12]
 8005678:	f000 f982 	bl	8005980 <I2C_WaitOnSTOPFlagUntilTimeout>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e01a      	b.n	80056bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2220      	movs	r2, #32
 800568c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6859      	ldr	r1, [r3, #4]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	4b0b      	ldr	r3, [pc, #44]	; (80056c8 <HAL_I2C_Mem_Read+0x230>)
 800569a:	400b      	ands	r3, r1
 800569c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2220      	movs	r2, #32
 80056a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056b6:	2300      	movs	r3, #0
 80056b8:	e000      	b.n	80056bc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80056ba:	2302      	movs	r3, #2
  }
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3718      	adds	r7, #24
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	80002400 	.word	0x80002400
 80056c8:	fe00e800 	.word	0xfe00e800

080056cc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056da:	b2db      	uxtb	r3, r3
}
 80056dc:	4618      	mov	r0, r3
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	4608      	mov	r0, r1
 80056f2:	4611      	mov	r1, r2
 80056f4:	461a      	mov	r2, r3
 80056f6:	4603      	mov	r3, r0
 80056f8:	817b      	strh	r3, [r7, #10]
 80056fa:	460b      	mov	r3, r1
 80056fc:	813b      	strh	r3, [r7, #8]
 80056fe:	4613      	mov	r3, r2
 8005700:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005702:	88fb      	ldrh	r3, [r7, #6]
 8005704:	b2da      	uxtb	r2, r3
 8005706:	8979      	ldrh	r1, [r7, #10]
 8005708:	4b20      	ldr	r3, [pc, #128]	; (800578c <I2C_RequestMemoryWrite+0xa4>)
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f9d7 	bl	8005ac4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005716:	69fa      	ldr	r2, [r7, #28]
 8005718:	69b9      	ldr	r1, [r7, #24]
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f000 f8f0 	bl	8005900 <I2C_WaitOnTXISFlagUntilTimeout>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e02c      	b.n	8005784 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800572a:	88fb      	ldrh	r3, [r7, #6]
 800572c:	2b01      	cmp	r3, #1
 800572e:	d105      	bne.n	800573c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005730:	893b      	ldrh	r3, [r7, #8]
 8005732:	b2da      	uxtb	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	629a      	str	r2, [r3, #40]	; 0x28
 800573a:	e015      	b.n	8005768 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800573c:	893b      	ldrh	r3, [r7, #8]
 800573e:	0a1b      	lsrs	r3, r3, #8
 8005740:	b29b      	uxth	r3, r3
 8005742:	b2da      	uxtb	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	69b9      	ldr	r1, [r7, #24]
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f8d6 	bl	8005900 <I2C_WaitOnTXISFlagUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e012      	b.n	8005784 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800575e:	893b      	ldrh	r3, [r7, #8]
 8005760:	b2da      	uxtb	r2, r3
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	2200      	movs	r2, #0
 8005770:	2180      	movs	r1, #128	; 0x80
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f000 f884 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3710      	adds	r7, #16
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	80002000 	.word	0x80002000

08005790 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b086      	sub	sp, #24
 8005794:	af02      	add	r7, sp, #8
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	4608      	mov	r0, r1
 800579a:	4611      	mov	r1, r2
 800579c:	461a      	mov	r2, r3
 800579e:	4603      	mov	r3, r0
 80057a0:	817b      	strh	r3, [r7, #10]
 80057a2:	460b      	mov	r3, r1
 80057a4:	813b      	strh	r3, [r7, #8]
 80057a6:	4613      	mov	r3, r2
 80057a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80057aa:	88fb      	ldrh	r3, [r7, #6]
 80057ac:	b2da      	uxtb	r2, r3
 80057ae:	8979      	ldrh	r1, [r7, #10]
 80057b0:	4b20      	ldr	r3, [pc, #128]	; (8005834 <I2C_RequestMemoryRead+0xa4>)
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	2300      	movs	r3, #0
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	f000 f984 	bl	8005ac4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057bc:	69fa      	ldr	r2, [r7, #28]
 80057be:	69b9      	ldr	r1, [r7, #24]
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 f89d 	bl	8005900 <I2C_WaitOnTXISFlagUntilTimeout>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e02c      	b.n	800582a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057d0:	88fb      	ldrh	r3, [r7, #6]
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d105      	bne.n	80057e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057d6:	893b      	ldrh	r3, [r7, #8]
 80057d8:	b2da      	uxtb	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	629a      	str	r2, [r3, #40]	; 0x28
 80057e0:	e015      	b.n	800580e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80057e2:	893b      	ldrh	r3, [r7, #8]
 80057e4:	0a1b      	lsrs	r3, r3, #8
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057f0:	69fa      	ldr	r2, [r7, #28]
 80057f2:	69b9      	ldr	r1, [r7, #24]
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 f883 	bl	8005900 <I2C_WaitOnTXISFlagUntilTimeout>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e012      	b.n	800582a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005804:	893b      	ldrh	r3, [r7, #8]
 8005806:	b2da      	uxtb	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	2200      	movs	r2, #0
 8005816:	2140      	movs	r1, #64	; 0x40
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f000 f831 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d001      	beq.n	8005828 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e000      	b.n	800582a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3710      	adds	r7, #16
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	80002000 	.word	0x80002000

08005838 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b02      	cmp	r3, #2
 800584c:	d103      	bne.n	8005856 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2200      	movs	r2, #0
 8005854:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	2b01      	cmp	r3, #1
 8005862:	d007      	beq.n	8005874 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	699a      	ldr	r2, [r3, #24]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f042 0201 	orr.w	r2, r2, #1
 8005872:	619a      	str	r2, [r3, #24]
  }
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	603b      	str	r3, [r7, #0]
 800588c:	4613      	mov	r3, r2
 800588e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005890:	e022      	b.n	80058d8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005898:	d01e      	beq.n	80058d8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800589a:	f7fc fe73 	bl	8002584 <HAL_GetTick>
 800589e:	4602      	mov	r2, r0
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	683a      	ldr	r2, [r7, #0]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d302      	bcc.n	80058b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d113      	bne.n	80058d8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b4:	f043 0220 	orr.w	r2, r3, #32
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2220      	movs	r2, #32
 80058c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e00f      	b.n	80058f8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	699a      	ldr	r2, [r3, #24]
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	4013      	ands	r3, r2
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	bf0c      	ite	eq
 80058e8:	2301      	moveq	r3, #1
 80058ea:	2300      	movne	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	461a      	mov	r2, r3
 80058f0:	79fb      	ldrb	r3, [r7, #7]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d0cd      	beq.n	8005892 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3710      	adds	r7, #16
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800590c:	e02c      	b.n	8005968 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	68b9      	ldr	r1, [r7, #8]
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f000 f870 	bl	80059f8 <I2C_IsAcknowledgeFailed>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d001      	beq.n	8005922 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e02a      	b.n	8005978 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005928:	d01e      	beq.n	8005968 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800592a:	f7fc fe2b 	bl	8002584 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	429a      	cmp	r2, r3
 8005938:	d302      	bcc.n	8005940 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d113      	bne.n	8005968 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005944:	f043 0220 	orr.w	r2, r3, #32
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2220      	movs	r2, #32
 8005950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e007      	b.n	8005978 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b02      	cmp	r3, #2
 8005974:	d1cb      	bne.n	800590e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800598c:	e028      	b.n	80059e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	68b9      	ldr	r1, [r7, #8]
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f000 f830 	bl	80059f8 <I2C_IsAcknowledgeFailed>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d001      	beq.n	80059a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e026      	b.n	80059f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059a2:	f7fc fdef 	bl	8002584 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	68ba      	ldr	r2, [r7, #8]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d302      	bcc.n	80059b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d113      	bne.n	80059e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059bc:	f043 0220 	orr.w	r2, r3, #32
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2220      	movs	r2, #32
 80059c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e007      	b.n	80059f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	f003 0320 	and.w	r3, r3, #32
 80059ea:	2b20      	cmp	r3, #32
 80059ec:	d1cf      	bne.n	800598e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	699b      	ldr	r3, [r3, #24]
 8005a0a:	f003 0310 	and.w	r3, r3, #16
 8005a0e:	2b10      	cmp	r3, #16
 8005a10:	d151      	bne.n	8005ab6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a12:	e022      	b.n	8005a5a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1a:	d01e      	beq.n	8005a5a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1c:	f7fc fdb2 	bl	8002584 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d302      	bcc.n	8005a32 <I2C_IsAcknowledgeFailed+0x3a>
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d113      	bne.n	8005a5a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a36:	f043 0220 	orr.w	r2, r3, #32
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e02e      	b.n	8005ab8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	f003 0320 	and.w	r3, r3, #32
 8005a64:	2b20      	cmp	r3, #32
 8005a66:	d1d5      	bne.n	8005a14 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2210      	movs	r2, #16
 8005a6e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2220      	movs	r2, #32
 8005a76:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f7ff fedd 	bl	8005838 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6859      	ldr	r1, [r3, #4]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	4b0d      	ldr	r3, [pc, #52]	; (8005ac0 <I2C_IsAcknowledgeFailed+0xc8>)
 8005a8a:	400b      	ands	r3, r1
 8005a8c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a92:	f043 0204 	orr.w	r2, r3, #4
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e000      	b.n	8005ab8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	fe00e800 	.word	0xfe00e800

08005ac4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	607b      	str	r3, [r7, #4]
 8005ace:	460b      	mov	r3, r1
 8005ad0:	817b      	strh	r3, [r7, #10]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	0d5b      	lsrs	r3, r3, #21
 8005ae0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005ae4:	4b0d      	ldr	r3, [pc, #52]	; (8005b1c <I2C_TransferConfig+0x58>)
 8005ae6:	430b      	orrs	r3, r1
 8005ae8:	43db      	mvns	r3, r3
 8005aea:	ea02 0103 	and.w	r1, r2, r3
 8005aee:	897b      	ldrh	r3, [r7, #10]
 8005af0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005af4:	7a7b      	ldrb	r3, [r7, #9]
 8005af6:	041b      	lsls	r3, r3, #16
 8005af8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005afc:	431a      	orrs	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	431a      	orrs	r2, r3
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	431a      	orrs	r2, r3
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005b0e:	bf00      	nop
 8005b10:	3714      	adds	r7, #20
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	03ff63ff 	.word	0x03ff63ff

08005b20 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e0bf      	b.n	8005cb2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d106      	bne.n	8005b4c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f002 fe10 	bl	800876c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699a      	ldr	r2, [r3, #24]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005b62:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6999      	ldr	r1, [r3, #24]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b78:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	430a      	orrs	r2, r1
 8005b86:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6899      	ldr	r1, [r3, #8]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	4b4a      	ldr	r3, [pc, #296]	; (8005cbc <HAL_LTDC_Init+0x19c>)
 8005b94:	400b      	ands	r3, r1
 8005b96:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	041b      	lsls	r3, r3, #16
 8005b9e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6899      	ldr	r1, [r3, #8]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	699a      	ldr	r2, [r3, #24]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	431a      	orrs	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	430a      	orrs	r2, r1
 8005bb4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68d9      	ldr	r1, [r3, #12]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	4b3e      	ldr	r3, [pc, #248]	; (8005cbc <HAL_LTDC_Init+0x19c>)
 8005bc2:	400b      	ands	r3, r1
 8005bc4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	69db      	ldr	r3, [r3, #28]
 8005bca:	041b      	lsls	r3, r3, #16
 8005bcc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68d9      	ldr	r1, [r3, #12]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a1a      	ldr	r2, [r3, #32]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	430a      	orrs	r2, r1
 8005be2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	6919      	ldr	r1, [r3, #16]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	4b33      	ldr	r3, [pc, #204]	; (8005cbc <HAL_LTDC_Init+0x19c>)
 8005bf0:	400b      	ands	r3, r1
 8005bf2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf8:	041b      	lsls	r3, r3, #16
 8005bfa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	6919      	ldr	r1, [r3, #16]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	430a      	orrs	r2, r1
 8005c10:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6959      	ldr	r1, [r3, #20]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	4b27      	ldr	r3, [pc, #156]	; (8005cbc <HAL_LTDC_Init+0x19c>)
 8005c1e:	400b      	ands	r3, r1
 8005c20:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c26:	041b      	lsls	r3, r3, #16
 8005c28:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6959      	ldr	r1, [r3, #20]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	431a      	orrs	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c46:	021b      	lsls	r3, r3, #8
 8005c48:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005c50:	041b      	lsls	r3, r3, #16
 8005c52:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005c62:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005c76:	431a      	orrs	r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0206 	orr.w	r2, r2, #6
 8005c8e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	699a      	ldr	r2, [r3, #24]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0201 	orr.w	r2, r2, #1
 8005c9e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3710      	adds	r7, #16
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	bf00      	nop
 8005cbc:	f000f800 	.word	0xf000f800

08005cc0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005cc0:	b5b0      	push	{r4, r5, r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d101      	bne.n	8005cda <HAL_LTDC_ConfigLayer+0x1a>
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e02c      	b.n	8005d34 <HAL_LTDC_ConfigLayer+0x74>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2134      	movs	r1, #52	; 0x34
 8005cf0:	fb01 f303 	mul.w	r3, r1, r3
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	4614      	mov	r4, r2
 8005cfe:	461d      	mov	r5, r3
 8005d00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d0c:	682b      	ldr	r3, [r5, #0]
 8005d0e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	68b9      	ldr	r1, [r7, #8]
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f000 f811 	bl	8005d3c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3710      	adds	r7, #16
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bdb0      	pop	{r4, r5, r7, pc}

08005d3c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b089      	sub	sp, #36	; 0x24
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	0c1b      	lsrs	r3, r3, #16
 8005d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d58:	4413      	add	r3, r2
 8005d5a:	041b      	lsls	r3, r3, #16
 8005d5c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	01db      	lsls	r3, r3, #7
 8005d68:	4413      	add	r3, r2
 8005d6a:	3384      	adds	r3, #132	; 0x84
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	6812      	ldr	r2, [r2, #0]
 8005d72:	4611      	mov	r1, r2
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	01d2      	lsls	r2, r2, #7
 8005d78:	440a      	add	r2, r1
 8005d7a:	3284      	adds	r2, #132	; 0x84
 8005d7c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005d80:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	0c1b      	lsrs	r3, r3, #16
 8005d8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d92:	4413      	add	r3, r2
 8005d94:	1c5a      	adds	r2, r3, #1
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	01db      	lsls	r3, r3, #7
 8005da0:	440b      	add	r3, r1
 8005da2:	3384      	adds	r3, #132	; 0x84
 8005da4:	4619      	mov	r1, r3
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	68da      	ldr	r2, [r3, #12]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005dba:	4413      	add	r3, r2
 8005dbc:	041b      	lsls	r3, r3, #16
 8005dbe:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	01db      	lsls	r3, r3, #7
 8005dca:	4413      	add	r3, r2
 8005dcc:	3384      	adds	r3, #132	; 0x84
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	6812      	ldr	r2, [r2, #0]
 8005dd4:	4611      	mov	r1, r2
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	01d2      	lsls	r2, r2, #7
 8005dda:	440a      	add	r2, r1
 8005ddc:	3284      	adds	r2, #132	; 0x84
 8005dde:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005de2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	689a      	ldr	r2, [r3, #8]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005df2:	4413      	add	r3, r2
 8005df4:	1c5a      	adds	r2, r3, #1
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	01db      	lsls	r3, r3, #7
 8005e00:	440b      	add	r3, r1
 8005e02:	3384      	adds	r3, #132	; 0x84
 8005e04:	4619      	mov	r1, r3
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	461a      	mov	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	01db      	lsls	r3, r3, #7
 8005e16:	4413      	add	r3, r2
 8005e18:	3384      	adds	r3, #132	; 0x84
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	6812      	ldr	r2, [r2, #0]
 8005e20:	4611      	mov	r1, r2
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	01d2      	lsls	r2, r2, #7
 8005e26:	440a      	add	r2, r1
 8005e28:	3284      	adds	r2, #132	; 0x84
 8005e2a:	f023 0307 	bic.w	r3, r3, #7
 8005e2e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	461a      	mov	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	01db      	lsls	r3, r3, #7
 8005e3a:	4413      	add	r3, r2
 8005e3c:	3384      	adds	r3, #132	; 0x84
 8005e3e:	461a      	mov	r2, r3
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005e4c:	021b      	lsls	r3, r3, #8
 8005e4e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005e56:	041b      	lsls	r3, r3, #16
 8005e58:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	061b      	lsls	r3, r3, #24
 8005e60:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	461a      	mov	r2, r3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	01db      	lsls	r3, r3, #7
 8005e6c:	4413      	add	r3, r2
 8005e6e:	3384      	adds	r3, #132	; 0x84
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	461a      	mov	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	01db      	lsls	r3, r3, #7
 8005e7c:	4413      	add	r3, r2
 8005e7e:	3384      	adds	r3, #132	; 0x84
 8005e80:	461a      	mov	r2, r3
 8005e82:	2300      	movs	r3, #0
 8005e84:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	431a      	orrs	r2, r3
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	431a      	orrs	r2, r3
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	01db      	lsls	r3, r3, #7
 8005ea0:	440b      	add	r3, r1
 8005ea2:	3384      	adds	r3, #132	; 0x84
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	01db      	lsls	r3, r3, #7
 8005eb6:	4413      	add	r3, r2
 8005eb8:	3384      	adds	r3, #132	; 0x84
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	6812      	ldr	r2, [r2, #0]
 8005ec0:	4611      	mov	r1, r2
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	01d2      	lsls	r2, r2, #7
 8005ec6:	440a      	add	r2, r1
 8005ec8:	3284      	adds	r2, #132	; 0x84
 8005eca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ece:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	01db      	lsls	r3, r3, #7
 8005eda:	4413      	add	r3, r2
 8005edc:	3384      	adds	r3, #132	; 0x84
 8005ede:	461a      	mov	r2, r3
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	695b      	ldr	r3, [r3, #20]
 8005ee4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	01db      	lsls	r3, r3, #7
 8005ef0:	4413      	add	r3, r2
 8005ef2:	3384      	adds	r3, #132	; 0x84
 8005ef4:	69da      	ldr	r2, [r3, #28]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4619      	mov	r1, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	01db      	lsls	r3, r3, #7
 8005f00:	440b      	add	r3, r1
 8005f02:	3384      	adds	r3, #132	; 0x84
 8005f04:	4619      	mov	r1, r3
 8005f06:	4b58      	ldr	r3, [pc, #352]	; (8006068 <LTDC_SetConfig+0x32c>)
 8005f08:	4013      	ands	r3, r2
 8005f0a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	69da      	ldr	r2, [r3, #28]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	68f9      	ldr	r1, [r7, #12]
 8005f16:	6809      	ldr	r1, [r1, #0]
 8005f18:	4608      	mov	r0, r1
 8005f1a:	6879      	ldr	r1, [r7, #4]
 8005f1c:	01c9      	lsls	r1, r1, #7
 8005f1e:	4401      	add	r1, r0
 8005f20:	3184      	adds	r1, #132	; 0x84
 8005f22:	4313      	orrs	r3, r2
 8005f24:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	01db      	lsls	r3, r3, #7
 8005f30:	4413      	add	r3, r2
 8005f32:	3384      	adds	r3, #132	; 0x84
 8005f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	01db      	lsls	r3, r3, #7
 8005f40:	4413      	add	r3, r2
 8005f42:	3384      	adds	r3, #132	; 0x84
 8005f44:	461a      	mov	r2, r3
 8005f46:	2300      	movs	r3, #0
 8005f48:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	01db      	lsls	r3, r3, #7
 8005f54:	4413      	add	r3, r2
 8005f56:	3384      	adds	r3, #132	; 0x84
 8005f58:	461a      	mov	r2, r3
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d102      	bne.n	8005f6e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8005f68:	2304      	movs	r3, #4
 8005f6a:	61fb      	str	r3, [r7, #28]
 8005f6c:	e01b      	b.n	8005fa6 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d102      	bne.n	8005f7c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8005f76:	2303      	movs	r3, #3
 8005f78:	61fb      	str	r3, [r7, #28]
 8005f7a:	e014      	b.n	8005fa6 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	2b04      	cmp	r3, #4
 8005f82:	d00b      	beq.n	8005f9c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005f88:	2b02      	cmp	r3, #2
 8005f8a:	d007      	beq.n	8005f9c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005f90:	2b03      	cmp	r3, #3
 8005f92:	d003      	beq.n	8005f9c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005f98:	2b07      	cmp	r3, #7
 8005f9a:	d102      	bne.n	8005fa2 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8005f9c:	2302      	movs	r3, #2
 8005f9e:	61fb      	str	r3, [r7, #28]
 8005fa0:	e001      	b.n	8005fa6 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	461a      	mov	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	01db      	lsls	r3, r3, #7
 8005fb0:	4413      	add	r3, r2
 8005fb2:	3384      	adds	r3, #132	; 0x84
 8005fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	6812      	ldr	r2, [r2, #0]
 8005fba:	4611      	mov	r1, r2
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	01d2      	lsls	r2, r2, #7
 8005fc0:	440a      	add	r2, r1
 8005fc2:	3284      	adds	r2, #132	; 0x84
 8005fc4:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005fc8:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fce:	69fa      	ldr	r2, [r7, #28]
 8005fd0:	fb02 f303 	mul.w	r3, r2, r3
 8005fd4:	041a      	lsls	r2, r3, #16
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	6859      	ldr	r1, [r3, #4]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	1acb      	subs	r3, r1, r3
 8005fe0:	69f9      	ldr	r1, [r7, #28]
 8005fe2:	fb01 f303 	mul.w	r3, r1, r3
 8005fe6:	3303      	adds	r3, #3
 8005fe8:	68f9      	ldr	r1, [r7, #12]
 8005fea:	6809      	ldr	r1, [r1, #0]
 8005fec:	4608      	mov	r0, r1
 8005fee:	6879      	ldr	r1, [r7, #4]
 8005ff0:	01c9      	lsls	r1, r1, #7
 8005ff2:	4401      	add	r1, r0
 8005ff4:	3184      	adds	r1, #132	; 0x84
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	461a      	mov	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	01db      	lsls	r3, r3, #7
 8006004:	4413      	add	r3, r2
 8006006:	3384      	adds	r3, #132	; 0x84
 8006008:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4619      	mov	r1, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	01db      	lsls	r3, r3, #7
 8006014:	440b      	add	r3, r1
 8006016:	3384      	adds	r3, #132	; 0x84
 8006018:	4619      	mov	r1, r3
 800601a:	4b14      	ldr	r3, [pc, #80]	; (800606c <LTDC_SetConfig+0x330>)
 800601c:	4013      	ands	r3, r2
 800601e:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	461a      	mov	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	01db      	lsls	r3, r3, #7
 800602a:	4413      	add	r3, r2
 800602c:	3384      	adds	r3, #132	; 0x84
 800602e:	461a      	mov	r2, r3
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006034:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	461a      	mov	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	01db      	lsls	r3, r3, #7
 8006040:	4413      	add	r3, r2
 8006042:	3384      	adds	r3, #132	; 0x84
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	68fa      	ldr	r2, [r7, #12]
 8006048:	6812      	ldr	r2, [r2, #0]
 800604a:	4611      	mov	r1, r2
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	01d2      	lsls	r2, r2, #7
 8006050:	440a      	add	r2, r1
 8006052:	3284      	adds	r2, #132	; 0x84
 8006054:	f043 0301 	orr.w	r3, r3, #1
 8006058:	6013      	str	r3, [r2, #0]
}
 800605a:	bf00      	nop
 800605c:	3724      	adds	r7, #36	; 0x24
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	fffff8f8 	.word	0xfffff8f8
 800606c:	fffff800 	.word	0xfffff800

08006070 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607e:	2b00      	cmp	r3, #0
 8006080:	d101      	bne.n	8006086 <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8006082:	2200      	movs	r2, #0
 8006084:	e001      	b.n	800608a <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 8006086:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d102      	bne.n	800609c <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 8006096:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800609a:	e000      	b.n	800609e <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 800609c:	2200      	movs	r2, #0
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d102      	bne.n	80060b0 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 80060aa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80060ae:	e000      	b.n	80060b2 <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 80060b0:	2200      	movs	r2, #0
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ba:	1e5a      	subs	r2, r3, #1
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c8:	4413      	add	r3, r2
 80060ca:	1e5a      	subs	r2, r3, #1
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d8:	441a      	add	r2, r3
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060de:	4413      	add	r3, r2
 80060e0:	1e5a      	subs	r2, r3, #1
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ee:	441a      	add	r2, r3
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f4:	441a      	add	r2, r3
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060fa:	4413      	add	r3, r2
 80060fc:	1e5a      	subs	r2, r3, #1
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	370c      	adds	r7, #12
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr

08006110 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006116:	2300      	movs	r3, #0
 8006118:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800611a:	4b23      	ldr	r3, [pc, #140]	; (80061a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800611c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611e:	4a22      	ldr	r2, [pc, #136]	; (80061a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8006120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006124:	6413      	str	r3, [r2, #64]	; 0x40
 8006126:	4b20      	ldr	r3, [pc, #128]	; (80061a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8006128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800612e:	603b      	str	r3, [r7, #0]
 8006130:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006132:	4b1e      	ldr	r3, [pc, #120]	; (80061ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a1d      	ldr	r2, [pc, #116]	; (80061ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8006138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800613c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800613e:	f7fc fa21 	bl	8002584 <HAL_GetTick>
 8006142:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006144:	e009      	b.n	800615a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006146:	f7fc fa1d 	bl	8002584 <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006154:	d901      	bls.n	800615a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006156:	2303      	movs	r3, #3
 8006158:	e022      	b.n	80061a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800615a:	4b14      	ldr	r3, [pc, #80]	; (80061ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006162:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006166:	d1ee      	bne.n	8006146 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006168:	4b10      	ldr	r3, [pc, #64]	; (80061ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a0f      	ldr	r2, [pc, #60]	; (80061ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800616e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006172:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006174:	f7fc fa06 	bl	8002584 <HAL_GetTick>
 8006178:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800617a:	e009      	b.n	8006190 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800617c:	f7fc fa02 	bl	8002584 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800618a:	d901      	bls.n	8006190 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e007      	b.n	80061a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006190:	4b06      	ldr	r3, [pc, #24]	; (80061ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006198:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800619c:	d1ee      	bne.n	800617c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3708      	adds	r7, #8
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	40023800 	.word	0x40023800
 80061ac:	40007000 	.word	0x40007000

080061b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 80061b8:	2300      	movs	r3, #0
 80061ba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d101      	bne.n	80061c6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e25e      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 8087 	beq.w	80062e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80061d4:	4b96      	ldr	r3, [pc, #600]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f003 030c 	and.w	r3, r3, #12
 80061dc:	2b04      	cmp	r3, #4
 80061de:	d00c      	beq.n	80061fa <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061e0:	4b93      	ldr	r3, [pc, #588]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f003 030c 	and.w	r3, r3, #12
 80061e8:	2b08      	cmp	r3, #8
 80061ea:	d112      	bne.n	8006212 <HAL_RCC_OscConfig+0x62>
 80061ec:	4b90      	ldr	r3, [pc, #576]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061f8:	d10b      	bne.n	8006212 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061fa:	4b8d      	ldr	r3, [pc, #564]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d06c      	beq.n	80062e0 <HAL_RCC_OscConfig+0x130>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d168      	bne.n	80062e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e238      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800621a:	d106      	bne.n	800622a <HAL_RCC_OscConfig+0x7a>
 800621c:	4b84      	ldr	r3, [pc, #528]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a83      	ldr	r2, [pc, #524]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006226:	6013      	str	r3, [r2, #0]
 8006228:	e02e      	b.n	8006288 <HAL_RCC_OscConfig+0xd8>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d10c      	bne.n	800624c <HAL_RCC_OscConfig+0x9c>
 8006232:	4b7f      	ldr	r3, [pc, #508]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a7e      	ldr	r2, [pc, #504]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800623c:	6013      	str	r3, [r2, #0]
 800623e:	4b7c      	ldr	r3, [pc, #496]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a7b      	ldr	r2, [pc, #492]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006244:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006248:	6013      	str	r3, [r2, #0]
 800624a:	e01d      	b.n	8006288 <HAL_RCC_OscConfig+0xd8>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006254:	d10c      	bne.n	8006270 <HAL_RCC_OscConfig+0xc0>
 8006256:	4b76      	ldr	r3, [pc, #472]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a75      	ldr	r2, [pc, #468]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800625c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006260:	6013      	str	r3, [r2, #0]
 8006262:	4b73      	ldr	r3, [pc, #460]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a72      	ldr	r2, [pc, #456]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	e00b      	b.n	8006288 <HAL_RCC_OscConfig+0xd8>
 8006270:	4b6f      	ldr	r3, [pc, #444]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a6e      	ldr	r2, [pc, #440]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800627a:	6013      	str	r3, [r2, #0]
 800627c:	4b6c      	ldr	r3, [pc, #432]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a6b      	ldr	r2, [pc, #428]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d013      	beq.n	80062b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006290:	f7fc f978 	bl	8002584 <HAL_GetTick>
 8006294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006296:	e008      	b.n	80062aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006298:	f7fc f974 	bl	8002584 <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	2b64      	cmp	r3, #100	; 0x64
 80062a4:	d901      	bls.n	80062aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e1ec      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062aa:	4b61      	ldr	r3, [pc, #388]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d0f0      	beq.n	8006298 <HAL_RCC_OscConfig+0xe8>
 80062b6:	e014      	b.n	80062e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b8:	f7fc f964 	bl	8002584 <HAL_GetTick>
 80062bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062be:	e008      	b.n	80062d2 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062c0:	f7fc f960 	bl	8002584 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b64      	cmp	r3, #100	; 0x64
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e1d8      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062d2:	4b57      	ldr	r3, [pc, #348]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1f0      	bne.n	80062c0 <HAL_RCC_OscConfig+0x110>
 80062de:	e000      	b.n	80062e2 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d069      	beq.n	80063c2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80062ee:	4b50      	ldr	r3, [pc, #320]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	f003 030c 	and.w	r3, r3, #12
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00b      	beq.n	8006312 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062fa:	4b4d      	ldr	r3, [pc, #308]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f003 030c 	and.w	r3, r3, #12
 8006302:	2b08      	cmp	r3, #8
 8006304:	d11c      	bne.n	8006340 <HAL_RCC_OscConfig+0x190>
 8006306:	4b4a      	ldr	r3, [pc, #296]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d116      	bne.n	8006340 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006312:	4b47      	ldr	r3, [pc, #284]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	2b00      	cmp	r3, #0
 800631c:	d005      	beq.n	800632a <HAL_RCC_OscConfig+0x17a>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d001      	beq.n	800632a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e1ac      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800632a:	4b41      	ldr	r3, [pc, #260]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	493d      	ldr	r1, [pc, #244]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800633a:	4313      	orrs	r3, r2
 800633c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800633e:	e040      	b.n	80063c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d023      	beq.n	8006390 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006348:	4b39      	ldr	r3, [pc, #228]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a38      	ldr	r2, [pc, #224]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800634e:	f043 0301 	orr.w	r3, r3, #1
 8006352:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006354:	f7fc f916 	bl	8002584 <HAL_GetTick>
 8006358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800635a:	e008      	b.n	800636e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800635c:	f7fc f912 	bl	8002584 <HAL_GetTick>
 8006360:	4602      	mov	r2, r0
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	2b02      	cmp	r3, #2
 8006368:	d901      	bls.n	800636e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e18a      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800636e:	4b30      	ldr	r3, [pc, #192]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d0f0      	beq.n	800635c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800637a:	4b2d      	ldr	r3, [pc, #180]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	00db      	lsls	r3, r3, #3
 8006388:	4929      	ldr	r1, [pc, #164]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800638a:	4313      	orrs	r3, r2
 800638c:	600b      	str	r3, [r1, #0]
 800638e:	e018      	b.n	80063c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006390:	4b27      	ldr	r3, [pc, #156]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a26      	ldr	r2, [pc, #152]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006396:	f023 0301 	bic.w	r3, r3, #1
 800639a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800639c:	f7fc f8f2 	bl	8002584 <HAL_GetTick>
 80063a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063a2:	e008      	b.n	80063b6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063a4:	f7fc f8ee 	bl	8002584 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d901      	bls.n	80063b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e166      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063b6:	4b1e      	ldr	r3, [pc, #120]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0302 	and.w	r3, r3, #2
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d1f0      	bne.n	80063a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0308 	and.w	r3, r3, #8
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d038      	beq.n	8006440 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	695b      	ldr	r3, [r3, #20]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d019      	beq.n	800640a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063d6:	4b16      	ldr	r3, [pc, #88]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80063d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063da:	4a15      	ldr	r2, [pc, #84]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80063dc:	f043 0301 	orr.w	r3, r3, #1
 80063e0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063e2:	f7fc f8cf 	bl	8002584 <HAL_GetTick>
 80063e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063e8:	e008      	b.n	80063fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063ea:	f7fc f8cb 	bl	8002584 <HAL_GetTick>
 80063ee:	4602      	mov	r2, r0
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	2b02      	cmp	r3, #2
 80063f6:	d901      	bls.n	80063fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e143      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063fc:	4b0c      	ldr	r3, [pc, #48]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 80063fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006400:	f003 0302 	and.w	r3, r3, #2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d0f0      	beq.n	80063ea <HAL_RCC_OscConfig+0x23a>
 8006408:	e01a      	b.n	8006440 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800640a:	4b09      	ldr	r3, [pc, #36]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 800640c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800640e:	4a08      	ldr	r2, [pc, #32]	; (8006430 <HAL_RCC_OscConfig+0x280>)
 8006410:	f023 0301 	bic.w	r3, r3, #1
 8006414:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006416:	f7fc f8b5 	bl	8002584 <HAL_GetTick>
 800641a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800641c:	e00a      	b.n	8006434 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800641e:	f7fc f8b1 	bl	8002584 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	2b02      	cmp	r3, #2
 800642a:	d903      	bls.n	8006434 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800642c:	2303      	movs	r3, #3
 800642e:	e129      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
 8006430:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006434:	4b95      	ldr	r3, [pc, #596]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006436:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006438:	f003 0302 	and.w	r3, r3, #2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d1ee      	bne.n	800641e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0304 	and.w	r3, r3, #4
 8006448:	2b00      	cmp	r3, #0
 800644a:	f000 80a4 	beq.w	8006596 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800644e:	4b8f      	ldr	r3, [pc, #572]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10d      	bne.n	8006476 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800645a:	4b8c      	ldr	r3, [pc, #560]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 800645c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645e:	4a8b      	ldr	r2, [pc, #556]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006464:	6413      	str	r3, [r2, #64]	; 0x40
 8006466:	4b89      	ldr	r3, [pc, #548]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800646e:	60fb      	str	r3, [r7, #12]
 8006470:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006472:	2301      	movs	r3, #1
 8006474:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006476:	4b86      	ldr	r3, [pc, #536]	; (8006690 <HAL_RCC_OscConfig+0x4e0>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800647e:	2b00      	cmp	r3, #0
 8006480:	d118      	bne.n	80064b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006482:	4b83      	ldr	r3, [pc, #524]	; (8006690 <HAL_RCC_OscConfig+0x4e0>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a82      	ldr	r2, [pc, #520]	; (8006690 <HAL_RCC_OscConfig+0x4e0>)
 8006488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800648c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800648e:	f7fc f879 	bl	8002584 <HAL_GetTick>
 8006492:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006494:	e008      	b.n	80064a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006496:	f7fc f875 	bl	8002584 <HAL_GetTick>
 800649a:	4602      	mov	r2, r0
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	2b64      	cmp	r3, #100	; 0x64
 80064a2:	d901      	bls.n	80064a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e0ed      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064a8:	4b79      	ldr	r3, [pc, #484]	; (8006690 <HAL_RCC_OscConfig+0x4e0>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d0f0      	beq.n	8006496 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d106      	bne.n	80064ca <HAL_RCC_OscConfig+0x31a>
 80064bc:	4b73      	ldr	r3, [pc, #460]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80064be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064c0:	4a72      	ldr	r2, [pc, #456]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80064c2:	f043 0301 	orr.w	r3, r3, #1
 80064c6:	6713      	str	r3, [r2, #112]	; 0x70
 80064c8:	e02d      	b.n	8006526 <HAL_RCC_OscConfig+0x376>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d10c      	bne.n	80064ec <HAL_RCC_OscConfig+0x33c>
 80064d2:	4b6e      	ldr	r3, [pc, #440]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80064d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064d6:	4a6d      	ldr	r2, [pc, #436]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80064d8:	f023 0301 	bic.w	r3, r3, #1
 80064dc:	6713      	str	r3, [r2, #112]	; 0x70
 80064de:	4b6b      	ldr	r3, [pc, #428]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80064e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e2:	4a6a      	ldr	r2, [pc, #424]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80064e4:	f023 0304 	bic.w	r3, r3, #4
 80064e8:	6713      	str	r3, [r2, #112]	; 0x70
 80064ea:	e01c      	b.n	8006526 <HAL_RCC_OscConfig+0x376>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	2b05      	cmp	r3, #5
 80064f2:	d10c      	bne.n	800650e <HAL_RCC_OscConfig+0x35e>
 80064f4:	4b65      	ldr	r3, [pc, #404]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80064f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064f8:	4a64      	ldr	r2, [pc, #400]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80064fa:	f043 0304 	orr.w	r3, r3, #4
 80064fe:	6713      	str	r3, [r2, #112]	; 0x70
 8006500:	4b62      	ldr	r3, [pc, #392]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006504:	4a61      	ldr	r2, [pc, #388]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006506:	f043 0301 	orr.w	r3, r3, #1
 800650a:	6713      	str	r3, [r2, #112]	; 0x70
 800650c:	e00b      	b.n	8006526 <HAL_RCC_OscConfig+0x376>
 800650e:	4b5f      	ldr	r3, [pc, #380]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006512:	4a5e      	ldr	r2, [pc, #376]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006514:	f023 0301 	bic.w	r3, r3, #1
 8006518:	6713      	str	r3, [r2, #112]	; 0x70
 800651a:	4b5c      	ldr	r3, [pc, #368]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 800651c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800651e:	4a5b      	ldr	r2, [pc, #364]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006520:	f023 0304 	bic.w	r3, r3, #4
 8006524:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d015      	beq.n	800655a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800652e:	f7fc f829 	bl	8002584 <HAL_GetTick>
 8006532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006534:	e00a      	b.n	800654c <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006536:	f7fc f825 	bl	8002584 <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	f241 3288 	movw	r2, #5000	; 0x1388
 8006544:	4293      	cmp	r3, r2
 8006546:	d901      	bls.n	800654c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e09b      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800654c:	4b4f      	ldr	r3, [pc, #316]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 800654e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b00      	cmp	r3, #0
 8006556:	d0ee      	beq.n	8006536 <HAL_RCC_OscConfig+0x386>
 8006558:	e014      	b.n	8006584 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800655a:	f7fc f813 	bl	8002584 <HAL_GetTick>
 800655e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006560:	e00a      	b.n	8006578 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006562:	f7fc f80f 	bl	8002584 <HAL_GetTick>
 8006566:	4602      	mov	r2, r0
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006570:	4293      	cmp	r3, r2
 8006572:	d901      	bls.n	8006578 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e085      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006578:	4b44      	ldr	r3, [pc, #272]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 800657a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800657c:	f003 0302 	and.w	r3, r3, #2
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1ee      	bne.n	8006562 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006584:	7dfb      	ldrb	r3, [r7, #23]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d105      	bne.n	8006596 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800658a:	4b40      	ldr	r3, [pc, #256]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	4a3f      	ldr	r2, [pc, #252]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006594:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d071      	beq.n	8006682 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800659e:	4b3b      	ldr	r3, [pc, #236]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f003 030c 	and.w	r3, r3, #12
 80065a6:	2b08      	cmp	r3, #8
 80065a8:	d069      	beq.n	800667e <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	699b      	ldr	r3, [r3, #24]
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d14b      	bne.n	800664a <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065b2:	4b36      	ldr	r3, [pc, #216]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a35      	ldr	r2, [pc, #212]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80065b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80065bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065be:	f7fb ffe1 	bl	8002584 <HAL_GetTick>
 80065c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c4:	e008      	b.n	80065d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065c6:	f7fb ffdd 	bl	8002584 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d901      	bls.n	80065d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e055      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065d8:	4b2c      	ldr	r3, [pc, #176]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1f0      	bne.n	80065c6 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	69da      	ldr	r2, [r3, #28]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	431a      	orrs	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f2:	019b      	lsls	r3, r3, #6
 80065f4:	431a      	orrs	r2, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fa:	085b      	lsrs	r3, r3, #1
 80065fc:	3b01      	subs	r3, #1
 80065fe:	041b      	lsls	r3, r3, #16
 8006600:	431a      	orrs	r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006606:	061b      	lsls	r3, r3, #24
 8006608:	431a      	orrs	r2, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800660e:	071b      	lsls	r3, r3, #28
 8006610:	491e      	ldr	r1, [pc, #120]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006612:	4313      	orrs	r3, r2
 8006614:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006616:	4b1d      	ldr	r3, [pc, #116]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a1c      	ldr	r2, [pc, #112]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 800661c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006622:	f7fb ffaf 	bl	8002584 <HAL_GetTick>
 8006626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006628:	e008      	b.n	800663c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800662a:	f7fb ffab 	bl	8002584 <HAL_GetTick>
 800662e:	4602      	mov	r2, r0
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	1ad3      	subs	r3, r2, r3
 8006634:	2b02      	cmp	r3, #2
 8006636:	d901      	bls.n	800663c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	e023      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800663c:	4b13      	ldr	r3, [pc, #76]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006644:	2b00      	cmp	r3, #0
 8006646:	d0f0      	beq.n	800662a <HAL_RCC_OscConfig+0x47a>
 8006648:	e01b      	b.n	8006682 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800664a:	4b10      	ldr	r3, [pc, #64]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a0f      	ldr	r2, [pc, #60]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006650:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006656:	f7fb ff95 	bl	8002584 <HAL_GetTick>
 800665a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800665c:	e008      	b.n	8006670 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800665e:	f7fb ff91 	bl	8002584 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	2b02      	cmp	r3, #2
 800666a:	d901      	bls.n	8006670 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800666c:	2303      	movs	r3, #3
 800666e:	e009      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006670:	4b06      	ldr	r3, [pc, #24]	; (800668c <HAL_RCC_OscConfig+0x4dc>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1f0      	bne.n	800665e <HAL_RCC_OscConfig+0x4ae>
 800667c:	e001      	b.n	8006682 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e000      	b.n	8006684 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	4618      	mov	r0, r3
 8006686:	3718      	adds	r7, #24
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}
 800668c:	40023800 	.word	0x40023800
 8006690:	40007000 	.word	0x40007000

08006694 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800669e:	2300      	movs	r3, #0
 80066a0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e0ce      	b.n	800684a <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066ac:	4b69      	ldr	r3, [pc, #420]	; (8006854 <HAL_RCC_ClockConfig+0x1c0>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 030f 	and.w	r3, r3, #15
 80066b4:	683a      	ldr	r2, [r7, #0]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d910      	bls.n	80066dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066ba:	4b66      	ldr	r3, [pc, #408]	; (8006854 <HAL_RCC_ClockConfig+0x1c0>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f023 020f 	bic.w	r2, r3, #15
 80066c2:	4964      	ldr	r1, [pc, #400]	; (8006854 <HAL_RCC_ClockConfig+0x1c0>)
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066ca:	4b62      	ldr	r3, [pc, #392]	; (8006854 <HAL_RCC_ClockConfig+0x1c0>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 030f 	and.w	r3, r3, #15
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d001      	beq.n	80066dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e0b6      	b.n	800684a <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0302 	and.w	r3, r3, #2
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d020      	beq.n	800672a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0304 	and.w	r3, r3, #4
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d005      	beq.n	8006700 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066f4:	4b58      	ldr	r3, [pc, #352]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	4a57      	ldr	r2, [pc, #348]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 80066fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80066fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0308 	and.w	r3, r3, #8
 8006708:	2b00      	cmp	r3, #0
 800670a:	d005      	beq.n	8006718 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800670c:	4b52      	ldr	r3, [pc, #328]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	4a51      	ldr	r2, [pc, #324]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006712:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006716:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006718:	4b4f      	ldr	r3, [pc, #316]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	494c      	ldr	r1, [pc, #304]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006726:	4313      	orrs	r3, r2
 8006728:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d040      	beq.n	80067b8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d107      	bne.n	800674e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800673e:	4b46      	ldr	r3, [pc, #280]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d115      	bne.n	8006776 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e07d      	b.n	800684a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	2b02      	cmp	r3, #2
 8006754:	d107      	bne.n	8006766 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006756:	4b40      	ldr	r3, [pc, #256]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d109      	bne.n	8006776 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e071      	b.n	800684a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006766:	4b3c      	ldr	r3, [pc, #240]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	2b00      	cmp	r3, #0
 8006770:	d101      	bne.n	8006776 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e069      	b.n	800684a <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006776:	4b38      	ldr	r3, [pc, #224]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f023 0203 	bic.w	r2, r3, #3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	4935      	ldr	r1, [pc, #212]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006784:	4313      	orrs	r3, r2
 8006786:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006788:	f7fb fefc 	bl	8002584 <HAL_GetTick>
 800678c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800678e:	e00a      	b.n	80067a6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006790:	f7fb fef8 	bl	8002584 <HAL_GetTick>
 8006794:	4602      	mov	r2, r0
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	f241 3288 	movw	r2, #5000	; 0x1388
 800679e:	4293      	cmp	r3, r2
 80067a0:	d901      	bls.n	80067a6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e051      	b.n	800684a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067a6:	4b2c      	ldr	r3, [pc, #176]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f003 020c 	and.w	r2, r3, #12
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d1eb      	bne.n	8006790 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067b8:	4b26      	ldr	r3, [pc, #152]	; (8006854 <HAL_RCC_ClockConfig+0x1c0>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 030f 	and.w	r3, r3, #15
 80067c0:	683a      	ldr	r2, [r7, #0]
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d210      	bcs.n	80067e8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067c6:	4b23      	ldr	r3, [pc, #140]	; (8006854 <HAL_RCC_ClockConfig+0x1c0>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f023 020f 	bic.w	r2, r3, #15
 80067ce:	4921      	ldr	r1, [pc, #132]	; (8006854 <HAL_RCC_ClockConfig+0x1c0>)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067d6:	4b1f      	ldr	r3, [pc, #124]	; (8006854 <HAL_RCC_ClockConfig+0x1c0>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 030f 	and.w	r3, r3, #15
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d001      	beq.n	80067e8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	e030      	b.n	800684a <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0304 	and.w	r3, r3, #4
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d008      	beq.n	8006806 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067f4:	4b18      	ldr	r3, [pc, #96]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	4915      	ldr	r1, [pc, #84]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006802:	4313      	orrs	r3, r2
 8006804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0308 	and.w	r3, r3, #8
 800680e:	2b00      	cmp	r3, #0
 8006810:	d009      	beq.n	8006826 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006812:	4b11      	ldr	r3, [pc, #68]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	00db      	lsls	r3, r3, #3
 8006820:	490d      	ldr	r1, [pc, #52]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 8006822:	4313      	orrs	r3, r2
 8006824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006826:	f000 f81d 	bl	8006864 <HAL_RCC_GetSysClockFreq>
 800682a:	4601      	mov	r1, r0
 800682c:	4b0a      	ldr	r3, [pc, #40]	; (8006858 <HAL_RCC_ClockConfig+0x1c4>)
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	091b      	lsrs	r3, r3, #4
 8006832:	f003 030f 	and.w	r3, r3, #15
 8006836:	4a09      	ldr	r2, [pc, #36]	; (800685c <HAL_RCC_ClockConfig+0x1c8>)
 8006838:	5cd3      	ldrb	r3, [r2, r3]
 800683a:	fa21 f303 	lsr.w	r3, r1, r3
 800683e:	4a08      	ldr	r2, [pc, #32]	; (8006860 <HAL_RCC_ClockConfig+0x1cc>)
 8006840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006842:	2000      	movs	r0, #0
 8006844:	f7fb fe5a 	bl	80024fc <HAL_InitTick>

  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3710      	adds	r7, #16
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	40023c00 	.word	0x40023c00
 8006858:	40023800 	.word	0x40023800
 800685c:	080b3cb0 	.word	0x080b3cb0
 8006860:	20000044 	.word	0x20000044

08006864 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800686a:	2300      	movs	r3, #0
 800686c:	607b      	str	r3, [r7, #4]
 800686e:	2300      	movs	r3, #0
 8006870:	60fb      	str	r3, [r7, #12]
 8006872:	2300      	movs	r3, #0
 8006874:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006876:	2300      	movs	r3, #0
 8006878:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800687a:	4b50      	ldr	r3, [pc, #320]	; (80069bc <HAL_RCC_GetSysClockFreq+0x158>)
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f003 030c 	and.w	r3, r3, #12
 8006882:	2b04      	cmp	r3, #4
 8006884:	d007      	beq.n	8006896 <HAL_RCC_GetSysClockFreq+0x32>
 8006886:	2b08      	cmp	r3, #8
 8006888:	d008      	beq.n	800689c <HAL_RCC_GetSysClockFreq+0x38>
 800688a:	2b00      	cmp	r3, #0
 800688c:	f040 808d 	bne.w	80069aa <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006890:	4b4b      	ldr	r3, [pc, #300]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006892:	60bb      	str	r3, [r7, #8]
       break;
 8006894:	e08c      	b.n	80069b0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006896:	4b4b      	ldr	r3, [pc, #300]	; (80069c4 <HAL_RCC_GetSysClockFreq+0x160>)
 8006898:	60bb      	str	r3, [r7, #8]
      break;
 800689a:	e089      	b.n	80069b0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800689c:	4b47      	ldr	r3, [pc, #284]	; (80069bc <HAL_RCC_GetSysClockFreq+0x158>)
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068a4:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80068a6:	4b45      	ldr	r3, [pc, #276]	; (80069bc <HAL_RCC_GetSysClockFreq+0x158>)
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d023      	beq.n	80068fa <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068b2:	4b42      	ldr	r3, [pc, #264]	; (80069bc <HAL_RCC_GetSysClockFreq+0x158>)
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	099b      	lsrs	r3, r3, #6
 80068b8:	f04f 0400 	mov.w	r4, #0
 80068bc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80068c0:	f04f 0200 	mov.w	r2, #0
 80068c4:	ea03 0501 	and.w	r5, r3, r1
 80068c8:	ea04 0602 	and.w	r6, r4, r2
 80068cc:	4a3d      	ldr	r2, [pc, #244]	; (80069c4 <HAL_RCC_GetSysClockFreq+0x160>)
 80068ce:	fb02 f106 	mul.w	r1, r2, r6
 80068d2:	2200      	movs	r2, #0
 80068d4:	fb02 f205 	mul.w	r2, r2, r5
 80068d8:	440a      	add	r2, r1
 80068da:	493a      	ldr	r1, [pc, #232]	; (80069c4 <HAL_RCC_GetSysClockFreq+0x160>)
 80068dc:	fba5 0101 	umull	r0, r1, r5, r1
 80068e0:	1853      	adds	r3, r2, r1
 80068e2:	4619      	mov	r1, r3
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f04f 0400 	mov.w	r4, #0
 80068ea:	461a      	mov	r2, r3
 80068ec:	4623      	mov	r3, r4
 80068ee:	f7f9 fcf7 	bl	80002e0 <__aeabi_uldivmod>
 80068f2:	4603      	mov	r3, r0
 80068f4:	460c      	mov	r4, r1
 80068f6:	60fb      	str	r3, [r7, #12]
 80068f8:	e049      	b.n	800698e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068fa:	4b30      	ldr	r3, [pc, #192]	; (80069bc <HAL_RCC_GetSysClockFreq+0x158>)
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	099b      	lsrs	r3, r3, #6
 8006900:	f04f 0400 	mov.w	r4, #0
 8006904:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006908:	f04f 0200 	mov.w	r2, #0
 800690c:	ea03 0501 	and.w	r5, r3, r1
 8006910:	ea04 0602 	and.w	r6, r4, r2
 8006914:	4629      	mov	r1, r5
 8006916:	4632      	mov	r2, r6
 8006918:	f04f 0300 	mov.w	r3, #0
 800691c:	f04f 0400 	mov.w	r4, #0
 8006920:	0154      	lsls	r4, r2, #5
 8006922:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006926:	014b      	lsls	r3, r1, #5
 8006928:	4619      	mov	r1, r3
 800692a:	4622      	mov	r2, r4
 800692c:	1b49      	subs	r1, r1, r5
 800692e:	eb62 0206 	sbc.w	r2, r2, r6
 8006932:	f04f 0300 	mov.w	r3, #0
 8006936:	f04f 0400 	mov.w	r4, #0
 800693a:	0194      	lsls	r4, r2, #6
 800693c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006940:	018b      	lsls	r3, r1, #6
 8006942:	1a5b      	subs	r3, r3, r1
 8006944:	eb64 0402 	sbc.w	r4, r4, r2
 8006948:	f04f 0100 	mov.w	r1, #0
 800694c:	f04f 0200 	mov.w	r2, #0
 8006950:	00e2      	lsls	r2, r4, #3
 8006952:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006956:	00d9      	lsls	r1, r3, #3
 8006958:	460b      	mov	r3, r1
 800695a:	4614      	mov	r4, r2
 800695c:	195b      	adds	r3, r3, r5
 800695e:	eb44 0406 	adc.w	r4, r4, r6
 8006962:	f04f 0100 	mov.w	r1, #0
 8006966:	f04f 0200 	mov.w	r2, #0
 800696a:	02a2      	lsls	r2, r4, #10
 800696c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006970:	0299      	lsls	r1, r3, #10
 8006972:	460b      	mov	r3, r1
 8006974:	4614      	mov	r4, r2
 8006976:	4618      	mov	r0, r3
 8006978:	4621      	mov	r1, r4
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f04f 0400 	mov.w	r4, #0
 8006980:	461a      	mov	r2, r3
 8006982:	4623      	mov	r3, r4
 8006984:	f7f9 fcac 	bl	80002e0 <__aeabi_uldivmod>
 8006988:	4603      	mov	r3, r0
 800698a:	460c      	mov	r4, r1
 800698c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800698e:	4b0b      	ldr	r3, [pc, #44]	; (80069bc <HAL_RCC_GetSysClockFreq+0x158>)
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	0c1b      	lsrs	r3, r3, #16
 8006994:	f003 0303 	and.w	r3, r3, #3
 8006998:	3301      	adds	r3, #1
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a6:	60bb      	str	r3, [r7, #8]
      break;
 80069a8:	e002      	b.n	80069b0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069aa:	4b05      	ldr	r3, [pc, #20]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80069ac:	60bb      	str	r3, [r7, #8]
      break;
 80069ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069b0:	68bb      	ldr	r3, [r7, #8]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069ba:	bf00      	nop
 80069bc:	40023800 	.word	0x40023800
 80069c0:	00f42400 	.word	0x00f42400
 80069c4:	017d7840 	.word	0x017d7840

080069c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b088      	sub	sp, #32
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80069d0:	2300      	movs	r3, #0
 80069d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80069d4:	2300      	movs	r3, #0
 80069d6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80069d8:	2300      	movs	r3, #0
 80069da:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80069dc:	2300      	movs	r3, #0
 80069de:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80069e0:	2300      	movs	r3, #0
 80069e2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0301 	and.w	r3, r3, #1
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d012      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80069f0:	4b69      	ldr	r3, [pc, #420]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	4a68      	ldr	r2, [pc, #416]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069f6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80069fa:	6093      	str	r3, [r2, #8]
 80069fc:	4b66      	ldr	r3, [pc, #408]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069fe:	689a      	ldr	r2, [r3, #8]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a04:	4964      	ldr	r1, [pc, #400]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a06:	4313      	orrs	r3, r2
 8006a08:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006a12:	2301      	movs	r3, #1
 8006a14:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d017      	beq.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a22:	4b5d      	ldr	r3, [pc, #372]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a28:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a30:	4959      	ldr	r1, [pc, #356]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a32:	4313      	orrs	r3, r2
 8006a34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a40:	d101      	bne.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006a42:	2301      	movs	r3, #1
 8006a44:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d017      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006a5e:	4b4e      	ldr	r3, [pc, #312]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a64:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6c:	494a      	ldr	r1, [pc, #296]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a7c:	d101      	bne.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d101      	bne.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d001      	beq.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0320 	and.w	r3, r3, #32
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	f000 808b 	beq.w	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006aac:	4b3a      	ldr	r3, [pc, #232]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab0:	4a39      	ldr	r2, [pc, #228]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ab6:	6413      	str	r3, [r2, #64]	; 0x40
 8006ab8:	4b37      	ldr	r3, [pc, #220]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ac0:	60bb      	str	r3, [r7, #8]
 8006ac2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006ac4:	4b35      	ldr	r3, [pc, #212]	; (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a34      	ldr	r2, [pc, #208]	; (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ace:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ad0:	f7fb fd58 	bl	8002584 <HAL_GetTick>
 8006ad4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006ad6:	e008      	b.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ad8:	f7fb fd54 	bl	8002584 <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	2b64      	cmp	r3, #100	; 0x64
 8006ae4:	d901      	bls.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	e38d      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006aea:	4b2c      	ldr	r3, [pc, #176]	; (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d0f0      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006af6:	4b28      	ldr	r3, [pc, #160]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006afe:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d035      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b0e:	693a      	ldr	r2, [r7, #16]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d02e      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b14:	4b20      	ldr	r3, [pc, #128]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b1c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b1e:	4b1e      	ldr	r3, [pc, #120]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b22:	4a1d      	ldr	r2, [pc, #116]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b28:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b2a:	4b1b      	ldr	r3, [pc, #108]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b2e:	4a1a      	ldr	r2, [pc, #104]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b34:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006b36:	4a18      	ldr	r2, [pc, #96]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006b3c:	4b16      	ldr	r3, [pc, #88]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d114      	bne.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b48:	f7fb fd1c 	bl	8002584 <HAL_GetTick>
 8006b4c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b4e:	e00a      	b.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b50:	f7fb fd18 	bl	8002584 <HAL_GetTick>
 8006b54:	4602      	mov	r2, r0
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	1ad3      	subs	r3, r2, r3
 8006b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d901      	bls.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e34f      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b66:	4b0c      	ldr	r3, [pc, #48]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b6a:	f003 0302 	and.w	r3, r3, #2
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d0ee      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b7e:	d111      	bne.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006b80:	4b05      	ldr	r3, [pc, #20]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006b8c:	4b04      	ldr	r3, [pc, #16]	; (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006b8e:	400b      	ands	r3, r1
 8006b90:	4901      	ldr	r1, [pc, #4]	; (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	608b      	str	r3, [r1, #8]
 8006b96:	e00b      	b.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006b98:	40023800 	.word	0x40023800
 8006b9c:	40007000 	.word	0x40007000
 8006ba0:	0ffffcff 	.word	0x0ffffcff
 8006ba4:	4bb3      	ldr	r3, [pc, #716]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	4ab2      	ldr	r2, [pc, #712]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006baa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006bae:	6093      	str	r3, [r2, #8]
 8006bb0:	4bb0      	ldr	r3, [pc, #704]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006bb2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bbc:	49ad      	ldr	r1, [pc, #692]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 0310 	and.w	r3, r3, #16
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d010      	beq.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006bce:	4ba9      	ldr	r3, [pc, #676]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006bd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bd4:	4aa7      	ldr	r2, [pc, #668]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006bd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006bda:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006bde:	4ba5      	ldr	r3, [pc, #660]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006be0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be8:	49a2      	ldr	r1, [pc, #648]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006bea:	4313      	orrs	r3, r2
 8006bec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00a      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006bfc:	4b9d      	ldr	r3, [pc, #628]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c02:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c0a:	499a      	ldr	r1, [pc, #616]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006c1e:	4b95      	ldr	r3, [pc, #596]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c24:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c2c:	4991      	ldr	r1, [pc, #580]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00a      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006c40:	4b8c      	ldr	r3, [pc, #560]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c46:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c4e:	4989      	ldr	r1, [pc, #548]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c50:	4313      	orrs	r3, r2
 8006c52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00a      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006c62:	4b84      	ldr	r3, [pc, #528]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c68:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c70:	4980      	ldr	r1, [pc, #512]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00a      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c84:	4b7b      	ldr	r3, [pc, #492]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c8a:	f023 0203 	bic.w	r2, r3, #3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c92:	4978      	ldr	r1, [pc, #480]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006c94:	4313      	orrs	r3, r2
 8006c96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00a      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ca6:	4b73      	ldr	r3, [pc, #460]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cac:	f023 020c 	bic.w	r2, r3, #12
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cb4:	496f      	ldr	r1, [pc, #444]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00a      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006cc8:	4b6a      	ldr	r3, [pc, #424]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cce:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cd6:	4967      	ldr	r1, [pc, #412]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00a      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006cea:	4b62      	ldr	r3, [pc, #392]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cf0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cf8:	495e      	ldr	r1, [pc, #376]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00a      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006d0c:	4b59      	ldr	r3, [pc, #356]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d12:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d1a:	4956      	ldr	r1, [pc, #344]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00a      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006d2e:	4b51      	ldr	r3, [pc, #324]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d34:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d3c:	494d      	ldr	r1, [pc, #308]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00a      	beq.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006d50:	4b48      	ldr	r3, [pc, #288]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d56:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d5e:	4945      	ldr	r1, [pc, #276]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d60:	4313      	orrs	r3, r2
 8006d62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00a      	beq.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006d72:	4b40      	ldr	r3, [pc, #256]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d80:	493c      	ldr	r1, [pc, #240]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d82:	4313      	orrs	r3, r2
 8006d84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00a      	beq.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006d94:	4b37      	ldr	r3, [pc, #220]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d9a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006da2:	4934      	ldr	r1, [pc, #208]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d011      	beq.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006db6:	4b2f      	ldr	r3, [pc, #188]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dbc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006dc4:	492b      	ldr	r1, [pc, #172]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006dd0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006dd4:	d101      	bne.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f003 0308 	and.w	r3, r3, #8
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d001      	beq.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006de6:	2301      	movs	r3, #1
 8006de8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00a      	beq.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006df6:	4b1f      	ldr	r3, [pc, #124]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dfc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e04:	491b      	ldr	r1, [pc, #108]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e06:	4313      	orrs	r3, r2
 8006e08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d00b      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e18:	4b16      	ldr	r3, [pc, #88]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e1e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e28:	4912      	ldr	r1, [pc, #72]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00b      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006e3c:	4b0d      	ldr	r3, [pc, #52]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e42:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e4c:	4909      	ldr	r1, [pc, #36]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00f      	beq.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006e60:	4b04      	ldr	r3, [pc, #16]	; (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e66:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e70:	e002      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8006e72:	bf00      	nop
 8006e74:	40023800 	.word	0x40023800
 8006e78:	4985      	ldr	r1, [pc, #532]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d00b      	beq.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006e8c:	4b80      	ldr	r3, [pc, #512]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e92:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e9c:	497c      	ldr	r1, [pc, #496]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d005      	beq.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006eb2:	f040 80d6 	bne.w	8007062 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006eb6:	4b76      	ldr	r3, [pc, #472]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a75      	ldr	r2, [pc, #468]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006ebc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006ec0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ec2:	f7fb fb5f 	bl	8002584 <HAL_GetTick>
 8006ec6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ec8:	e008      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006eca:	f7fb fb5b 	bl	8002584 <HAL_GetTick>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	2b64      	cmp	r3, #100	; 0x64
 8006ed6:	d901      	bls.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	e194      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006edc:	4b6c      	ldr	r3, [pc, #432]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1f0      	bne.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0301 	and.w	r3, r3, #1
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d021      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d11d      	bne.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006efc:	4b64      	ldr	r3, [pc, #400]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f02:	0c1b      	lsrs	r3, r3, #16
 8006f04:	f003 0303 	and.w	r3, r3, #3
 8006f08:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006f0a:	4b61      	ldr	r3, [pc, #388]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006f0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f10:	0e1b      	lsrs	r3, r3, #24
 8006f12:	f003 030f 	and.w	r3, r3, #15
 8006f16:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	019a      	lsls	r2, r3, #6
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	041b      	lsls	r3, r3, #16
 8006f22:	431a      	orrs	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	061b      	lsls	r3, r3, #24
 8006f28:	431a      	orrs	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	071b      	lsls	r3, r3, #28
 8006f30:	4957      	ldr	r1, [pc, #348]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006f32:	4313      	orrs	r3, r2
 8006f34:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d004      	beq.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f4c:	d00a      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d02e      	beq.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f62:	d129      	bne.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006f64:	4b4a      	ldr	r3, [pc, #296]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f6a:	0c1b      	lsrs	r3, r3, #16
 8006f6c:	f003 0303 	and.w	r3, r3, #3
 8006f70:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006f72:	4b47      	ldr	r3, [pc, #284]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f78:	0f1b      	lsrs	r3, r3, #28
 8006f7a:	f003 0307 	and.w	r3, r3, #7
 8006f7e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	019a      	lsls	r2, r3, #6
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	041b      	lsls	r3, r3, #16
 8006f8a:	431a      	orrs	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	061b      	lsls	r3, r3, #24
 8006f92:	431a      	orrs	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	071b      	lsls	r3, r3, #28
 8006f98:	493d      	ldr	r1, [pc, #244]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006fa0:	4b3b      	ldr	r3, [pc, #236]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006fa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fa6:	f023 021f 	bic.w	r2, r3, #31
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	4937      	ldr	r1, [pc, #220]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d01d      	beq.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006fc4:	4b32      	ldr	r3, [pc, #200]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fca:	0e1b      	lsrs	r3, r3, #24
 8006fcc:	f003 030f 	and.w	r3, r3, #15
 8006fd0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006fd2:	4b2f      	ldr	r3, [pc, #188]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006fd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fd8:	0f1b      	lsrs	r3, r3, #28
 8006fda:	f003 0307 	and.w	r3, r3, #7
 8006fde:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	019a      	lsls	r2, r3, #6
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	041b      	lsls	r3, r3, #16
 8006fec:	431a      	orrs	r2, r3
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	061b      	lsls	r3, r3, #24
 8006ff2:	431a      	orrs	r2, r3
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	071b      	lsls	r3, r3, #28
 8006ff8:	4925      	ldr	r1, [pc, #148]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d011      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	019a      	lsls	r2, r3, #6
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	041b      	lsls	r3, r3, #16
 8007018:	431a      	orrs	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	061b      	lsls	r3, r3, #24
 8007020:	431a      	orrs	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	071b      	lsls	r3, r3, #28
 8007028:	4919      	ldr	r1, [pc, #100]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800702a:	4313      	orrs	r3, r2
 800702c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007030:	4b17      	ldr	r3, [pc, #92]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a16      	ldr	r2, [pc, #88]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007036:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800703a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800703c:	f7fb faa2 	bl	8002584 <HAL_GetTick>
 8007040:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007042:	e008      	b.n	8007056 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007044:	f7fb fa9e 	bl	8002584 <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b64      	cmp	r3, #100	; 0x64
 8007050:	d901      	bls.n	8007056 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e0d7      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007056:	4b0e      	ldr	r3, [pc, #56]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d0f0      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	2b01      	cmp	r3, #1
 8007066:	f040 80cd 	bne.w	8007204 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800706a:	4b09      	ldr	r3, [pc, #36]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a08      	ldr	r2, [pc, #32]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007070:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007074:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007076:	f7fb fa85 	bl	8002584 <HAL_GetTick>
 800707a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800707c:	e00a      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800707e:	f7fb fa81 	bl	8002584 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	2b64      	cmp	r3, #100	; 0x64
 800708a:	d903      	bls.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e0ba      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8007090:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007094:	4b5e      	ldr	r3, [pc, #376]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800709c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070a0:	d0ed      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d003      	beq.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d009      	beq.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d02e      	beq.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d12a      	bne.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80070ca:	4b51      	ldr	r3, [pc, #324]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80070cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070d0:	0c1b      	lsrs	r3, r3, #16
 80070d2:	f003 0303 	and.w	r3, r3, #3
 80070d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80070d8:	4b4d      	ldr	r3, [pc, #308]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80070da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070de:	0f1b      	lsrs	r3, r3, #28
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	695b      	ldr	r3, [r3, #20]
 80070ea:	019a      	lsls	r2, r3, #6
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	041b      	lsls	r3, r3, #16
 80070f0:	431a      	orrs	r2, r3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	699b      	ldr	r3, [r3, #24]
 80070f6:	061b      	lsls	r3, r3, #24
 80070f8:	431a      	orrs	r2, r3
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	071b      	lsls	r3, r3, #28
 80070fe:	4944      	ldr	r1, [pc, #272]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007100:	4313      	orrs	r3, r2
 8007102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007106:	4b42      	ldr	r3, [pc, #264]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007108:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800710c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007114:	3b01      	subs	r3, #1
 8007116:	021b      	lsls	r3, r3, #8
 8007118:	493d      	ldr	r1, [pc, #244]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800711a:	4313      	orrs	r3, r2
 800711c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d022      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007130:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007134:	d11d      	bne.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007136:	4b36      	ldr	r3, [pc, #216]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800713c:	0e1b      	lsrs	r3, r3, #24
 800713e:	f003 030f 	and.w	r3, r3, #15
 8007142:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007144:	4b32      	ldr	r3, [pc, #200]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800714a:	0f1b      	lsrs	r3, r3, #28
 800714c:	f003 0307 	and.w	r3, r3, #7
 8007150:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	019a      	lsls	r2, r3, #6
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6a1b      	ldr	r3, [r3, #32]
 800715c:	041b      	lsls	r3, r3, #16
 800715e:	431a      	orrs	r2, r3
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	061b      	lsls	r3, r3, #24
 8007164:	431a      	orrs	r2, r3
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	071b      	lsls	r3, r3, #28
 800716a:	4929      	ldr	r1, [pc, #164]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800716c:	4313      	orrs	r3, r2
 800716e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f003 0308 	and.w	r3, r3, #8
 800717a:	2b00      	cmp	r3, #0
 800717c:	d028      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800717e:	4b24      	ldr	r3, [pc, #144]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007184:	0e1b      	lsrs	r3, r3, #24
 8007186:	f003 030f 	and.w	r3, r3, #15
 800718a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800718c:	4b20      	ldr	r3, [pc, #128]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800718e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007192:	0c1b      	lsrs	r3, r3, #16
 8007194:	f003 0303 	and.w	r3, r3, #3
 8007198:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	695b      	ldr	r3, [r3, #20]
 800719e:	019a      	lsls	r2, r3, #6
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	041b      	lsls	r3, r3, #16
 80071a4:	431a      	orrs	r2, r3
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	061b      	lsls	r3, r3, #24
 80071aa:	431a      	orrs	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	69db      	ldr	r3, [r3, #28]
 80071b0:	071b      	lsls	r3, r3, #28
 80071b2:	4917      	ldr	r1, [pc, #92]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80071b4:	4313      	orrs	r3, r2
 80071b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80071ba:	4b15      	ldr	r3, [pc, #84]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80071bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c8:	4911      	ldr	r1, [pc, #68]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80071ca:	4313      	orrs	r3, r2
 80071cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80071d0:	4b0f      	ldr	r3, [pc, #60]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a0e      	ldr	r2, [pc, #56]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80071d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071dc:	f7fb f9d2 	bl	8002584 <HAL_GetTick>
 80071e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80071e2:	e008      	b.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80071e4:	f7fb f9ce 	bl	8002584 <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	2b64      	cmp	r3, #100	; 0x64
 80071f0:	d901      	bls.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e007      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80071f6:	4b06      	ldr	r3, [pc, #24]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007202:	d1ef      	bne.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3720      	adds	r7, #32
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	40023800 	.word	0x40023800

08007214 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d101      	bne.n	8007228 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e025      	b.n	8007274 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800722e:	b2db      	uxtb	r3, r3
 8007230:	2b00      	cmp	r3, #0
 8007232:	d106      	bne.n	8007242 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f001 fb7f 	bl	8008940 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2202      	movs	r2, #2
 8007246:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	3304      	adds	r3, #4
 8007252:	4619      	mov	r1, r3
 8007254:	4610      	mov	r0, r2
 8007256:	f000 fb13 	bl	8007880 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6818      	ldr	r0, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	461a      	mov	r2, r3
 8007264:	6839      	ldr	r1, [r7, #0]
 8007266:	f000 fb7d 	bl	8007964 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2201      	movs	r2, #1
 800726e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800728e:	b2db      	uxtb	r3, r3
 8007290:	2b02      	cmp	r3, #2
 8007292:	d101      	bne.n	8007298 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007294:	2302      	movs	r3, #2
 8007296:	e018      	b.n	80072ca <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2202      	movs	r2, #2
 800729c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	68b9      	ldr	r1, [r7, #8]
 80072a8:	4618      	mov	r0, r3
 80072aa:	f000 fbdb 	bl	8007a64 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b02      	cmp	r3, #2
 80072b4:	d104      	bne.n	80072c0 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2205      	movs	r2, #5
 80072ba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80072be:	e003      	b.n	80072c8 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80072c8:	2300      	movs	r3, #0
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3710      	adds	r7, #16
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}

080072d2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80072d2:	b580      	push	{r7, lr}
 80072d4:	b082      	sub	sp, #8
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
 80072da:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d101      	bne.n	80072ec <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80072e8:	2302      	movs	r3, #2
 80072ea:	e00e      	b.n	800730a <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	6839      	ldr	r1, [r7, #0]
 80072fa:	4618      	mov	r0, r3
 80072fc:	f000 fbd3 	bl	8007aa6 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8007308:	2300      	movs	r3, #0
}
 800730a:	4618      	mov	r0, r3
 800730c:	3708      	adds	r7, #8
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}

08007312 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b082      	sub	sp, #8
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d101      	bne.n	8007324 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e01d      	b.n	8007360 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b00      	cmp	r3, #0
 800732e:	d106      	bne.n	800733e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f001 fa37 	bl	80087ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2202      	movs	r2, #2
 8007342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	3304      	adds	r3, #4
 800734e:	4619      	mov	r1, r3
 8007350:	4610      	mov	r0, r2
 8007352:	f000 f97b 	bl	800764c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68da      	ldr	r2, [r3, #12]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f042 0201 	orr.w	r2, r2, #1
 800737e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	689a      	ldr	r2, [r3, #8]
 8007386:	4b0c      	ldr	r3, [pc, #48]	; (80073b8 <HAL_TIM_Base_Start_IT+0x50>)
 8007388:	4013      	ands	r3, r2
 800738a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2b06      	cmp	r3, #6
 8007390:	d00b      	beq.n	80073aa <HAL_TIM_Base_Start_IT+0x42>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007398:	d007      	beq.n	80073aa <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f042 0201 	orr.w	r2, r2, #1
 80073a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr
 80073b8:	00010007 	.word	0x00010007

080073bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	691b      	ldr	r3, [r3, #16]
 80073ca:	f003 0302 	and.w	r3, r3, #2
 80073ce:	2b02      	cmp	r3, #2
 80073d0:	d122      	bne.n	8007418 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	f003 0302 	and.w	r3, r3, #2
 80073dc:	2b02      	cmp	r3, #2
 80073de:	d11b      	bne.n	8007418 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f06f 0202 	mvn.w	r2, #2
 80073e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2201      	movs	r2, #1
 80073ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	699b      	ldr	r3, [r3, #24]
 80073f6:	f003 0303 	and.w	r3, r3, #3
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 f905 	bl	800760e <HAL_TIM_IC_CaptureCallback>
 8007404:	e005      	b.n	8007412 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f8f7 	bl	80075fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 f908 	bl	8007622 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	f003 0304 	and.w	r3, r3, #4
 8007422:	2b04      	cmp	r3, #4
 8007424:	d122      	bne.n	800746c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68db      	ldr	r3, [r3, #12]
 800742c:	f003 0304 	and.w	r3, r3, #4
 8007430:	2b04      	cmp	r3, #4
 8007432:	d11b      	bne.n	800746c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f06f 0204 	mvn.w	r2, #4
 800743c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2202      	movs	r2, #2
 8007442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	699b      	ldr	r3, [r3, #24]
 800744a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800744e:	2b00      	cmp	r3, #0
 8007450:	d003      	beq.n	800745a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 f8db 	bl	800760e <HAL_TIM_IC_CaptureCallback>
 8007458:	e005      	b.n	8007466 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 f8cd 	bl	80075fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 f8de 	bl	8007622 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	f003 0308 	and.w	r3, r3, #8
 8007476:	2b08      	cmp	r3, #8
 8007478:	d122      	bne.n	80074c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	f003 0308 	and.w	r3, r3, #8
 8007484:	2b08      	cmp	r3, #8
 8007486:	d11b      	bne.n	80074c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f06f 0208 	mvn.w	r2, #8
 8007490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2204      	movs	r2, #4
 8007496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	69db      	ldr	r3, [r3, #28]
 800749e:	f003 0303 	and.w	r3, r3, #3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d003      	beq.n	80074ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f8b1 	bl	800760e <HAL_TIM_IC_CaptureCallback>
 80074ac:	e005      	b.n	80074ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f8a3 	bl	80075fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 f8b4 	bl	8007622 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	691b      	ldr	r3, [r3, #16]
 80074c6:	f003 0310 	and.w	r3, r3, #16
 80074ca:	2b10      	cmp	r3, #16
 80074cc:	d122      	bne.n	8007514 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	f003 0310 	and.w	r3, r3, #16
 80074d8:	2b10      	cmp	r3, #16
 80074da:	d11b      	bne.n	8007514 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f06f 0210 	mvn.w	r2, #16
 80074e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2208      	movs	r2, #8
 80074ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	69db      	ldr	r3, [r3, #28]
 80074f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d003      	beq.n	8007502 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 f887 	bl	800760e <HAL_TIM_IC_CaptureCallback>
 8007500:	e005      	b.n	800750e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f879 	bl	80075fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f88a 	bl	8007622 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	f003 0301 	and.w	r3, r3, #1
 800751e:	2b01      	cmp	r3, #1
 8007520:	d10e      	bne.n	8007540 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	f003 0301 	and.w	r3, r3, #1
 800752c:	2b01      	cmp	r3, #1
 800752e:	d107      	bne.n	8007540 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f06f 0201 	mvn.w	r2, #1
 8007538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fb7a 	bl	8007c34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800754a:	2b80      	cmp	r3, #128	; 0x80
 800754c:	d10e      	bne.n	800756c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68db      	ldr	r3, [r3, #12]
 8007554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007558:	2b80      	cmp	r3, #128	; 0x80
 800755a:	d107      	bne.n	800756c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f976 	bl	8007858 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007576:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800757a:	d10e      	bne.n	800759a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007586:	2b80      	cmp	r3, #128	; 0x80
 8007588:	d107      	bne.n	800759a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 f969 	bl	800786c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	691b      	ldr	r3, [r3, #16]
 80075a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075a4:	2b40      	cmp	r3, #64	; 0x40
 80075a6:	d10e      	bne.n	80075c6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b2:	2b40      	cmp	r3, #64	; 0x40
 80075b4:	d107      	bne.n	80075c6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80075be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f000 f838 	bl	8007636 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	f003 0320 	and.w	r3, r3, #32
 80075d0:	2b20      	cmp	r3, #32
 80075d2:	d10e      	bne.n	80075f2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	f003 0320 	and.w	r3, r3, #32
 80075de:	2b20      	cmp	r3, #32
 80075e0:	d107      	bne.n	80075f2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f06f 0220 	mvn.w	r2, #32
 80075ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 f929 	bl	8007844 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80075f2:	bf00      	nop
 80075f4:	3708      	adds	r7, #8
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b083      	sub	sp, #12
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007602:	bf00      	nop
 8007604:	370c      	adds	r7, #12
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr

0800760e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800760e:	b480      	push	{r7}
 8007610:	b083      	sub	sp, #12
 8007612:	af00      	add	r7, sp, #0
 8007614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007616:	bf00      	nop
 8007618:	370c      	adds	r7, #12
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr

08007622 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007622:	b480      	push	{r7}
 8007624:	b083      	sub	sp, #12
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800762a:	bf00      	nop
 800762c:	370c      	adds	r7, #12
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr

08007636 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007636:	b480      	push	{r7}
 8007638:	b083      	sub	sp, #12
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800763e:	bf00      	nop
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
	...

0800764c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800764c:	b480      	push	{r7}
 800764e:	b085      	sub	sp, #20
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a40      	ldr	r2, [pc, #256]	; (8007760 <TIM_Base_SetConfig+0x114>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d013      	beq.n	800768c <TIM_Base_SetConfig+0x40>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800766a:	d00f      	beq.n	800768c <TIM_Base_SetConfig+0x40>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a3d      	ldr	r2, [pc, #244]	; (8007764 <TIM_Base_SetConfig+0x118>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d00b      	beq.n	800768c <TIM_Base_SetConfig+0x40>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	4a3c      	ldr	r2, [pc, #240]	; (8007768 <TIM_Base_SetConfig+0x11c>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d007      	beq.n	800768c <TIM_Base_SetConfig+0x40>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	4a3b      	ldr	r2, [pc, #236]	; (800776c <TIM_Base_SetConfig+0x120>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d003      	beq.n	800768c <TIM_Base_SetConfig+0x40>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a3a      	ldr	r2, [pc, #232]	; (8007770 <TIM_Base_SetConfig+0x124>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d108      	bne.n	800769e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007692:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	4313      	orrs	r3, r2
 800769c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a2f      	ldr	r2, [pc, #188]	; (8007760 <TIM_Base_SetConfig+0x114>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d02b      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076ac:	d027      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a2c      	ldr	r2, [pc, #176]	; (8007764 <TIM_Base_SetConfig+0x118>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d023      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4a2b      	ldr	r2, [pc, #172]	; (8007768 <TIM_Base_SetConfig+0x11c>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d01f      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a2a      	ldr	r2, [pc, #168]	; (800776c <TIM_Base_SetConfig+0x120>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d01b      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a29      	ldr	r2, [pc, #164]	; (8007770 <TIM_Base_SetConfig+0x124>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d017      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a28      	ldr	r2, [pc, #160]	; (8007774 <TIM_Base_SetConfig+0x128>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d013      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a27      	ldr	r2, [pc, #156]	; (8007778 <TIM_Base_SetConfig+0x12c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d00f      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a26      	ldr	r2, [pc, #152]	; (800777c <TIM_Base_SetConfig+0x130>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d00b      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a25      	ldr	r2, [pc, #148]	; (8007780 <TIM_Base_SetConfig+0x134>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d007      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a24      	ldr	r2, [pc, #144]	; (8007784 <TIM_Base_SetConfig+0x138>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d003      	beq.n	80076fe <TIM_Base_SetConfig+0xb2>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a23      	ldr	r2, [pc, #140]	; (8007788 <TIM_Base_SetConfig+0x13c>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d108      	bne.n	8007710 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	4313      	orrs	r3, r2
 800770e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	695b      	ldr	r3, [r3, #20]
 800771a:	4313      	orrs	r3, r2
 800771c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	689a      	ldr	r2, [r3, #8]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a0a      	ldr	r2, [pc, #40]	; (8007760 <TIM_Base_SetConfig+0x114>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d003      	beq.n	8007744 <TIM_Base_SetConfig+0xf8>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a0c      	ldr	r2, [pc, #48]	; (8007770 <TIM_Base_SetConfig+0x124>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d103      	bne.n	800774c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	691a      	ldr	r2, [r3, #16]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	615a      	str	r2, [r3, #20]
}
 8007752:	bf00      	nop
 8007754:	3714      	adds	r7, #20
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	40010000 	.word	0x40010000
 8007764:	40000400 	.word	0x40000400
 8007768:	40000800 	.word	0x40000800
 800776c:	40000c00 	.word	0x40000c00
 8007770:	40010400 	.word	0x40010400
 8007774:	40014000 	.word	0x40014000
 8007778:	40014400 	.word	0x40014400
 800777c:	40014800 	.word	0x40014800
 8007780:	40001800 	.word	0x40001800
 8007784:	40001c00 	.word	0x40001c00
 8007788:	40002000 	.word	0x40002000

0800778c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800779c:	2b01      	cmp	r3, #1
 800779e:	d101      	bne.n	80077a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077a0:	2302      	movs	r3, #2
 80077a2:	e045      	b.n	8007830 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2202      	movs	r2, #2
 80077b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a1c      	ldr	r2, [pc, #112]	; (800783c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d004      	beq.n	80077d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4a1b      	ldr	r2, [pc, #108]	; (8007840 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d108      	bne.n	80077ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80077de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	68fa      	ldr	r2, [r7, #12]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007802:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	68ba      	ldr	r2, [r7, #8]
 800780a:	4313      	orrs	r3, r2
 800780c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68ba      	ldr	r2, [r7, #8]
 800781c:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2201      	movs	r2, #1
 8007822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3714      	adds	r7, #20
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr
 800783c:	40010000 	.word	0x40010000
 8007840:	40010400 	.word	0x40010400

08007844 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007860:	bf00      	nop
 8007862:	370c      	adds	r7, #12
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007874:	bf00      	nop
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr

08007880 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007880:	b480      	push	{r7}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800788a:	2300      	movs	r3, #0
 800788c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800788e:	2300      	movs	r3, #0
 8007890:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	2b01      	cmp	r3, #1
 8007898:	d027      	beq.n	80078ea <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	4b2f      	ldr	r3, [pc, #188]	; (8007960 <FMC_SDRAM_Init+0xe0>)
 80078a4:	4013      	ands	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80078b0:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 80078b6:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 80078bc:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 80078c2:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 80078c8:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 80078ce:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 80078d4:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80078da:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	4313      	orrs	r3, r2
 80078e0:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	601a      	str	r2, [r3, #0]
 80078e8:	e032      	b.n	8007950 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078f6:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007900:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8007906:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	4313      	orrs	r3, r2
 800790c:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007914:	68ba      	ldr	r2, [r7, #8]
 8007916:	4b12      	ldr	r3, [pc, #72]	; (8007960 <FMC_SDRAM_Init+0xe0>)
 8007918:	4013      	ands	r3, r2
 800791a:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007924:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 800792a:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8007930:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 8007936:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 800793c:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800793e:	68ba      	ldr	r2, [r7, #8]
 8007940:	4313      	orrs	r3, r2
 8007942:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	68fa      	ldr	r2, [r7, #12]
 8007948:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	68ba      	ldr	r2, [r7, #8]
 800794e:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3714      	adds	r7, #20
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	ffff8000 	.word	0xffff8000

08007964 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007964:	b480      	push	{r7}
 8007966:	b087      	sub	sp, #28
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8007970:	2300      	movs	r3, #0
 8007972:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8007974:	2300      	movs	r3, #0
 8007976:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d02e      	beq.n	80079dc <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800798a:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	3b01      	subs	r3, #1
 8007998:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800799a:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	3b01      	subs	r3, #1
 80079a2:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80079a4:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	3b01      	subs	r3, #1
 80079ac:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80079ae:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	691b      	ldr	r3, [r3, #16]
 80079b4:	3b01      	subs	r3, #1
 80079b6:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80079b8:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	695b      	ldr	r3, [r3, #20]
 80079be:	3b01      	subs	r3, #1
 80079c0:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80079c2:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	699b      	ldr	r3, [r3, #24]
 80079c8:	3b01      	subs	r3, #1
 80079ca:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80079cc:	4313      	orrs	r3, r2
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	609a      	str	r2, [r3, #8]
 80079da:	e039      	b.n	8007a50 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80079e2:	697a      	ldr	r2, [r7, #20]
 80079e4:	4b1e      	ldr	r3, [pc, #120]	; (8007a60 <FMC_SDRAM_Timing_Init+0xfc>)
 80079e6:	4013      	ands	r3, r2
 80079e8:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	3b01      	subs	r3, #1
 80079f0:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	3b01      	subs	r3, #1
 80079f8:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80079fa:	4313      	orrs	r3, r2
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007a0e:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007a1e:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	3b01      	subs	r3, #1
 8007a26:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8007a28:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8007a32:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	699b      	ldr	r3, [r3, #24]
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	697a      	ldr	r2, [r7, #20]
 8007a48:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	371c      	adds	r7, #28
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr
 8007a5e:	bf00      	nop
 8007a60:	ff0f0fff 	.word	0xff0f0fff

08007a64 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b087      	sub	sp, #28
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 8007a70:	2300      	movs	r3, #0
 8007a72:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007a7c:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	3b01      	subs	r3, #1
 8007a84:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8007a86:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	68db      	ldr	r3, [r3, #12]
 8007a8c:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	371c      	adds	r7, #28
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr

08007aa6 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8007aa6:	b480      	push	{r7}
 8007aa8:	b083      	sub	sp, #12
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
 8007aae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	695a      	ldr	r2, [r3, #20]
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	005b      	lsls	r3, r3, #1
 8007ab8:	431a      	orrs	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8007abe:	2300      	movs	r3, #0
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <SCB_EnableICache>:
{
 8007acc:	b480      	push	{r7}
 8007ace:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007ad0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007ad4:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8007ad8:	4b0b      	ldr	r3, [pc, #44]	; (8007b08 <SCB_EnableICache+0x3c>)
 8007ada:	2200      	movs	r2, #0
 8007adc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8007ae0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007ae4:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8007ae8:	4b07      	ldr	r3, [pc, #28]	; (8007b08 <SCB_EnableICache+0x3c>)
 8007aea:	695b      	ldr	r3, [r3, #20]
 8007aec:	4a06      	ldr	r2, [pc, #24]	; (8007b08 <SCB_EnableICache+0x3c>)
 8007aee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007af2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8007af4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007af8:	f3bf 8f6f 	isb	sy
}
 8007afc:	bf00      	nop
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	e000ed00 	.word	0xe000ed00

08007b0c <SCB_EnableDCache>:
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8007b12:	4b1d      	ldr	r3, [pc, #116]	; (8007b88 <SCB_EnableDCache+0x7c>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8007b1a:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8007b1e:	4b1a      	ldr	r3, [pc, #104]	; (8007b88 <SCB_EnableDCache+0x7c>)
 8007b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b24:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	0b5b      	lsrs	r3, r3, #13
 8007b2a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007b2e:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	08db      	lsrs	r3, r3, #3
 8007b34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b38:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8007b42:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8007b48:	490f      	ldr	r1, [pc, #60]	; (8007b88 <SCB_EnableDCache+0x7c>)
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	1e5a      	subs	r2, r3, #1
 8007b54:	60ba      	str	r2, [r7, #8]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1ef      	bne.n	8007b3a <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	1e5a      	subs	r2, r3, #1
 8007b5e:	60fa      	str	r2, [r7, #12]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d1e5      	bne.n	8007b30 <SCB_EnableDCache+0x24>
 8007b64:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8007b68:	4b07      	ldr	r3, [pc, #28]	; (8007b88 <SCB_EnableDCache+0x7c>)
 8007b6a:	695b      	ldr	r3, [r3, #20]
 8007b6c:	4a06      	ldr	r2, [pc, #24]	; (8007b88 <SCB_EnableDCache+0x7c>)
 8007b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b72:	6153      	str	r3, [r2, #20]
 8007b74:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007b78:	f3bf 8f6f 	isb	sy
}
 8007b7c:	bf00      	nop
 8007b7e:	3714      	adds	r7, #20
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr
 8007b88:	e000ed00 	.word	0xe000ed00

08007b8c <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b082      	sub	sp, #8
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
	ADC1value = HAL_ADC_GetValue(hadc);//Leer el valor ADC
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f7fa ff72 	bl	8002a7e <HAL_ADC_GetValue>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	4b03      	ldr	r3, [pc, #12]	; (8007bac <HAL_ADC_ConvCpltCallback+0x20>)
 8007ba0:	601a      	str	r2, [r3, #0]
}
 8007ba2:	bf00      	nop
 8007ba4:	3708      	adds	r7, #8
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	20000598 	.word	0x20000598

08007bb0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b082      	sub	sp, #8
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 8007bba:	88fb      	ldrh	r3, [r7, #6]
 8007bbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bc0:	d129      	bne.n	8007c16 <HAL_GPIO_EXTI_Callback+0x66>
	{
		  BSP_TS_GetState(&TS_State);
 8007bc2:	4817      	ldr	r0, [pc, #92]	; (8007c20 <HAL_GPIO_EXTI_Callback+0x70>)
 8007bc4:	f7fa fb42 	bl	800224c <BSP_TS_GetState>

		  if((uint32_t)TS_State.touchDetected >= 1 && alreadyTouched==0)
 8007bc8:	4b15      	ldr	r3, [pc, #84]	; (8007c20 <HAL_GPIO_EXTI_Callback+0x70>)
 8007bca:	781b      	ldrb	r3, [r3, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d01b      	beq.n	8007c08 <HAL_GPIO_EXTI_Callback+0x58>
 8007bd0:	4b14      	ldr	r3, [pc, #80]	; (8007c24 <HAL_GPIO_EXTI_Callback+0x74>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d117      	bne.n	8007c08 <HAL_GPIO_EXTI_Callback+0x58>
		  {
			  alreadyTouched=1;
 8007bd8:	4b12      	ldr	r3, [pc, #72]	; (8007c24 <HAL_GPIO_EXTI_Callback+0x74>)
 8007bda:	2201      	movs	r2, #1
 8007bdc:	601a      	str	r2, [r3, #0]
			  touchedX = TS_State.touchX[0]/60;
 8007bde:	4b10      	ldr	r3, [pc, #64]	; (8007c20 <HAL_GPIO_EXTI_Callback+0x70>)
 8007be0:	885b      	ldrh	r3, [r3, #2]
 8007be2:	4a11      	ldr	r2, [pc, #68]	; (8007c28 <HAL_GPIO_EXTI_Callback+0x78>)
 8007be4:	fba2 2303 	umull	r2, r3, r2, r3
 8007be8:	095b      	lsrs	r3, r3, #5
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	461a      	mov	r2, r3
 8007bee:	4b0f      	ldr	r3, [pc, #60]	; (8007c2c <HAL_GPIO_EXTI_Callback+0x7c>)
 8007bf0:	601a      	str	r2, [r3, #0]
			  touchedY = TS_State.touchY[0]/60;
 8007bf2:	4b0b      	ldr	r3, [pc, #44]	; (8007c20 <HAL_GPIO_EXTI_Callback+0x70>)
 8007bf4:	88db      	ldrh	r3, [r3, #6]
 8007bf6:	4a0c      	ldr	r2, [pc, #48]	; (8007c28 <HAL_GPIO_EXTI_Callback+0x78>)
 8007bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8007bfc:	095b      	lsrs	r3, r3, #5
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	461a      	mov	r2, r3
 8007c02:	4b0b      	ldr	r3, [pc, #44]	; (8007c30 <HAL_GPIO_EXTI_Callback+0x80>)
 8007c04:	601a      	str	r2, [r3, #0]
			  alreadyTouched=0;
		  }

	}

}
 8007c06:	e006      	b.n	8007c16 <HAL_GPIO_EXTI_Callback+0x66>
		  else if((uint32_t)TS_State.touchDetected == 0)
 8007c08:	4b05      	ldr	r3, [pc, #20]	; (8007c20 <HAL_GPIO_EXTI_Callback+0x70>)
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d102      	bne.n	8007c16 <HAL_GPIO_EXTI_Callback+0x66>
			  alreadyTouched=0;
 8007c10:	4b04      	ldr	r3, [pc, #16]	; (8007c24 <HAL_GPIO_EXTI_Callback+0x74>)
 8007c12:	2200      	movs	r2, #0
 8007c14:	601a      	str	r2, [r3, #0]
}
 8007c16:	bf00      	nop
 8007c18:	3708      	adds	r7, #8
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop
 8007c20:	200005f4 	.word	0x200005f4
 8007c24:	200002d8 	.word	0x200002d8
 8007c28:	88888889 	.word	0x88888889
 8007c2c:	20000554 	.word	0x20000554
 8007c30:	20000444 	.word	0x20000444

08007c34 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a05      	ldr	r2, [pc, #20]	; (8007c58 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d102      	bne.n	8007c4c <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		twoSecondsPass = 1;
 8007c46:	4b05      	ldr	r3, [pc, #20]	; (8007c5c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8007c48:	2201      	movs	r2, #1
 8007c4a:	601a      	str	r2, [r3, #0]
	}
}
 8007c4c:	bf00      	nop
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr
 8007c58:	40001000 	.word	0x40001000
 8007c5c:	200002dc 	.word	0x200002dc

08007c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007c60:	b590      	push	{r4, r7, lr}
 8007c62:	b08f      	sub	sp, #60	; 0x3c
 8007c64:	af00      	add	r7, sp, #0
  int temperature;
  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8007c66:	f7ff ff31 	bl	8007acc <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8007c6a:	f7ff ff4f 	bl	8007b0c <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007c6e:	f7fa fc37 	bl	80024e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007c72:	f000 f889 	bl	8007d88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007c76:	f000 fbd9 	bl	800842c <MX_GPIO_Init>
  MX_DMA2D_Init();
 8007c7a:	f000 f973 	bl	8007f64 <MX_DMA2D_Init>
  MX_FMC_Init();
 8007c7e:	f000 fb87 	bl	8008390 <MX_FMC_Init>
  MX_LTDC_Init();
 8007c82:	f000 fa9b 	bl	80081bc <MX_LTDC_Init>
  MX_ADC1_Init();
 8007c86:	f000 f919 	bl	8007ebc <MX_ADC1_Init>
  MX_DSIHOST_DSI_Init();
 8007c8a:	f000 f9a3 	bl	8007fd4 <MX_DSIHOST_DSI_Init>
  MX_TIM6_Init();
 8007c8e:	f000 fb47 	bl	8008320 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8007c92:	f7f9 fa02 	bl	800109a <BSP_LCD_Init>
  LCD_Config();
 8007c96:	f000 fc53 	bl	8008540 <LCD_Config>
  HAL_ADC_Start_IT(&hadc1);
 8007c9a:	4834      	ldr	r0, [pc, #208]	; (8007d6c <main+0x10c>)
 8007c9c:	f7fa fce4 	bl	8002668 <HAL_ADC_Start_IT>
  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8007ca0:	f7f9 fb80 	bl	80013a4 <BSP_LCD_GetXSize>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	b29c      	uxth	r4, r3
 8007ca8:	f7f9 fb88 	bl	80013bc <BSP_LCD_GetYSize>
 8007cac:	4603      	mov	r3, r0
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	f7fa fa38 	bl	8002128 <BSP_TS_Init>
  BSP_TS_ITConfig();
 8007cb8:	f7fa fa96 	bl	80021e8 <BSP_TS_ITConfig>
  HAL_TIM_Base_Start_IT(&htim6);
 8007cbc:	482c      	ldr	r0, [pc, #176]	; (8007d70 <main+0x110>)
 8007cbe:	f7ff fb53 	bl	8007368 <HAL_TIM_Base_Start_IT>

    /* USER CODE BEGIN 3 */
	  ////////////////////////////////////
	  // TEMPERATURE

	  if(twoSecondsPass == 1)
 8007cc2:	4b2c      	ldr	r3, [pc, #176]	; (8007d74 <main+0x114>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d1fb      	bne.n	8007cc2 <main+0x62>
	  	{

		  temperature = ((((ADC1value * VREF)/MAX_CONVERTED_VALUE) - VSENS_AT_AMBIENT_TEMP) * 10 / AVG_SLOPE) + AMBIENT_TEMP;
 8007cca:	4b2b      	ldr	r3, [pc, #172]	; (8007d78 <main+0x118>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f640 42e4 	movw	r2, #3300	; 0xce4
 8007cd2:	fb02 f303 	mul.w	r3, r2, r3
 8007cd6:	4a29      	ldr	r2, [pc, #164]	; (8007d7c <main+0x11c>)
 8007cd8:	fb82 1203 	smull	r1, r2, r2, r3
 8007cdc:	441a      	add	r2, r3
 8007cde:	12d2      	asrs	r2, r2, #11
 8007ce0:	17db      	asrs	r3, r3, #31
 8007ce2:	1ad3      	subs	r3, r2, r3
 8007ce4:	f5a3 723e 	sub.w	r2, r3, #760	; 0x2f8
 8007ce8:	4613      	mov	r3, r2
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	4413      	add	r3, r2
 8007cee:	005b      	lsls	r3, r3, #1
 8007cf0:	4a23      	ldr	r2, [pc, #140]	; (8007d80 <main+0x120>)
 8007cf2:	fb82 1203 	smull	r1, r2, r2, r3
 8007cf6:	10d2      	asrs	r2, r2, #3
 8007cf8:	17db      	asrs	r3, r3, #31
 8007cfa:	1ad3      	subs	r3, r2, r3
 8007cfc:	3319      	adds	r3, #25
 8007cfe:	637b      	str	r3, [r7, #52]	; 0x34

		  // Display temperature on the lcd
		  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8007d00:	f04f 30ff 	mov.w	r0, #4294967295
 8007d04:	f7f9 fbc6 	bl	8001494 <BSP_LCD_SetTextColor>
		  BSP_LCD_FillRect(480, 50, BSP_LCD_GetXSize()-480, BSP_LCD_GetYSize()-50);
 8007d08:	f7f9 fb4c 	bl	80013a4 <BSP_LCD_GetXSize>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007d14:	b29c      	uxth	r4, r3
 8007d16:	f7f9 fb51 	bl	80013bc <BSP_LCD_GetYSize>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	3b32      	subs	r3, #50	; 0x32
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	4622      	mov	r2, r4
 8007d24:	2132      	movs	r1, #50	; 0x32
 8007d26:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8007d2a:	f7f9 fdf5 	bl	8001918 <BSP_LCD_FillRect>

		  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8007d2e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8007d32:	f7f9 fbaf 	bl	8001494 <BSP_LCD_SetTextColor>
		  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8007d36:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3a:	f7f9 fbc3 	bl	80014c4 <BSP_LCD_SetBackColor>

		  sprintf(tempStr, "Temperature %d C", temperature);
 8007d3e:	463b      	mov	r3, r7
 8007d40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d42:	4910      	ldr	r1, [pc, #64]	; (8007d84 <main+0x124>)
 8007d44:	4618      	mov	r0, r3
 8007d46:	f000 ff0d 	bl	8008b64 <siprintf>

		  BSP_LCD_DisplayStringAt(20, LINE(3), (uint8_t*) tempStr, RIGHT_MODE);
 8007d4a:	f7f9 fbef 	bl	800152c <BSP_LCD_GetFont>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	88db      	ldrh	r3, [r3, #6]
 8007d52:	461a      	mov	r2, r3
 8007d54:	0052      	lsls	r2, r2, #1
 8007d56:	4413      	add	r3, r2
 8007d58:	b299      	uxth	r1, r3
 8007d5a:	463a      	mov	r2, r7
 8007d5c:	2302      	movs	r3, #2
 8007d5e:	2014      	movs	r0, #20
 8007d60:	f7f9 fc66 	bl	8001630 <BSP_LCD_DisplayStringAt>

		  twoSecondsPass = 0;
 8007d64:	4b03      	ldr	r3, [pc, #12]	; (8007d74 <main+0x114>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	601a      	str	r2, [r3, #0]
	  if(twoSecondsPass == 1)
 8007d6a:	e7aa      	b.n	8007cc2 <main+0x62>
 8007d6c:	2000050c 	.word	0x2000050c
 8007d70:	20000558 	.word	0x20000558
 8007d74:	200002dc 	.word	0x200002dc
 8007d78:	20000598 	.word	0x20000598
 8007d7c:	80080081 	.word	0x80080081
 8007d80:	51eb851f 	.word	0x51eb851f
 8007d84:	08009388 	.word	0x08009388

08007d88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b0b8      	sub	sp, #224	; 0xe0
 8007d8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007d8e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8007d92:	2234      	movs	r2, #52	; 0x34
 8007d94:	2100      	movs	r1, #0
 8007d96:	4618      	mov	r0, r3
 8007d98:	f000 fedc 	bl	8008b54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007d9c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8007da0:	2200      	movs	r2, #0
 8007da2:	601a      	str	r2, [r3, #0]
 8007da4:	605a      	str	r2, [r3, #4]
 8007da6:	609a      	str	r2, [r3, #8]
 8007da8:	60da      	str	r2, [r3, #12]
 8007daa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007dac:	f107 0308 	add.w	r3, r7, #8
 8007db0:	2290      	movs	r2, #144	; 0x90
 8007db2:	2100      	movs	r1, #0
 8007db4:	4618      	mov	r0, r3
 8007db6:	f000 fecd 	bl	8008b54 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007dba:	4b3e      	ldr	r3, [pc, #248]	; (8007eb4 <SystemClock_Config+0x12c>)
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dbe:	4a3d      	ldr	r2, [pc, #244]	; (8007eb4 <SystemClock_Config+0x12c>)
 8007dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8007dc6:	4b3b      	ldr	r3, [pc, #236]	; (8007eb4 <SystemClock_Config+0x12c>)
 8007dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dce:	607b      	str	r3, [r7, #4]
 8007dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007dd2:	4b39      	ldr	r3, [pc, #228]	; (8007eb8 <SystemClock_Config+0x130>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a38      	ldr	r2, [pc, #224]	; (8007eb8 <SystemClock_Config+0x130>)
 8007dd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ddc:	6013      	str	r3, [r2, #0]
 8007dde:	4b36      	ldr	r3, [pc, #216]	; (8007eb8 <SystemClock_Config+0x130>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007de6:	603b      	str	r3, [r7, #0]
 8007de8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007dea:	2301      	movs	r3, #1
 8007dec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007df0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007df4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007df8:	2302      	movs	r3, #2
 8007dfa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007dfe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007e02:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 8007e06:	2319      	movs	r3, #25
 8007e08:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 400;
 8007e0c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007e10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007e14:	2302      	movs	r3, #2
 8007e16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8007e1a:	2302      	movs	r3, #2
 8007e1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007e20:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7fe f9c3 	bl	80061b0 <HAL_RCC_OscConfig>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d001      	beq.n	8007e34 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8007e30:	f000 fbc8 	bl	80085c4 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8007e34:	f7fe f96c 	bl	8006110 <HAL_PWREx_EnableOverDrive>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d001      	beq.n	8007e42 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8007e3e:	f000 fbc1 	bl	80085c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007e42:	230f      	movs	r3, #15
 8007e44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007e48:	2302      	movs	r3, #2
 8007e4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007e54:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007e58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007e60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8007e64:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8007e68:	2106      	movs	r1, #6
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fe fc12 	bl	8006694 <HAL_RCC_ClockConfig>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d001      	beq.n	8007e7a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8007e76:	f000 fba5 	bl	80085c4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8007e7a:	2308      	movs	r3, #8
 8007e7c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8007e7e:	23c0      	movs	r3, #192	; 0xc0
 8007e80:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8007e82:	2302      	movs	r3, #2
 8007e84:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8007e86:	2302      	movs	r3, #2
 8007e88:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8007e92:	2300      	movs	r3, #0
 8007e94:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007e96:	f107 0308 	add.w	r3, r7, #8
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f7fe fd94 	bl	80069c8 <HAL_RCCEx_PeriphCLKConfig>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d001      	beq.n	8007eaa <SystemClock_Config+0x122>
  {
    Error_Handler();
 8007ea6:	f000 fb8d 	bl	80085c4 <Error_Handler>
  }
}
 8007eaa:	bf00      	nop
 8007eac:	37e0      	adds	r7, #224	; 0xe0
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	40023800 	.word	0x40023800
 8007eb8:	40007000 	.word	0x40007000

08007ebc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8007ec2:	463b      	mov	r3, r7
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	605a      	str	r2, [r3, #4]
 8007eca:	609a      	str	r2, [r3, #8]
 8007ecc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8007ece:	4b21      	ldr	r3, [pc, #132]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007ed0:	4a21      	ldr	r2, [pc, #132]	; (8007f58 <MX_ADC1_Init+0x9c>)
 8007ed2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8007ed4:	4b1f      	ldr	r3, [pc, #124]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007ed6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8007eda:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007edc:	4b1d      	ldr	r3, [pc, #116]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007ede:	2200      	movs	r2, #0
 8007ee0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8007ee2:	4b1c      	ldr	r3, [pc, #112]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8007ee8:	4b1a      	ldr	r3, [pc, #104]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007eea:	2201      	movs	r2, #1
 8007eec:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007eee:	4b19      	ldr	r3, [pc, #100]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007ef6:	4b17      	ldr	r3, [pc, #92]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007efc:	4b15      	ldr	r3, [pc, #84]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007efe:	4a17      	ldr	r2, [pc, #92]	; (8007f5c <MX_ADC1_Init+0xa0>)
 8007f00:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007f02:	4b14      	ldr	r3, [pc, #80]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007f04:	2200      	movs	r2, #0
 8007f06:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8007f08:	4b12      	ldr	r3, [pc, #72]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007f0e:	4b11      	ldr	r3, [pc, #68]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007f16:	4b0f      	ldr	r3, [pc, #60]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007f18:	2201      	movs	r2, #1
 8007f1a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007f1c:	480d      	ldr	r0, [pc, #52]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007f1e:	f7fa fb5f 	bl	80025e0 <HAL_ADC_Init>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d001      	beq.n	8007f2c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8007f28:	f000 fb4c 	bl	80085c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8007f2c:	4b0c      	ldr	r3, [pc, #48]	; (8007f60 <MX_ADC1_Init+0xa4>)
 8007f2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007f30:	2301      	movs	r3, #1
 8007f32:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8007f34:	2303      	movs	r3, #3
 8007f36:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007f38:	463b      	mov	r3, r7
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	4805      	ldr	r0, [pc, #20]	; (8007f54 <MX_ADC1_Init+0x98>)
 8007f3e:	f7fa fdbf 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d001      	beq.n	8007f4c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8007f48:	f000 fb3c 	bl	80085c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8007f4c:	bf00      	nop
 8007f4e:	3710      	adds	r7, #16
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}
 8007f54:	2000050c 	.word	0x2000050c
 8007f58:	40012000 	.word	0x40012000
 8007f5c:	0f000001 	.word	0x0f000001
 8007f60:	10000012 	.word	0x10000012

08007f64 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8007f68:	4b18      	ldr	r3, [pc, #96]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f6a:	4a19      	ldr	r2, [pc, #100]	; (8007fd0 <MX_DMA2D_Init+0x6c>)
 8007f6c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8007f6e:	4b17      	ldr	r3, [pc, #92]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f70:	2200      	movs	r2, #0
 8007f72:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8007f74:	4b15      	ldr	r3, [pc, #84]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f76:	2200      	movs	r2, #0
 8007f78:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8007f7a:	4b14      	ldr	r3, [pc, #80]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8007f80:	4b12      	ldr	r3, [pc, #72]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f82:	2200      	movs	r2, #0
 8007f84:	639a      	str	r2, [r3, #56]	; 0x38
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8007f86:	4b11      	ldr	r3, [pc, #68]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f88:	2200      	movs	r2, #0
 8007f8a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8007f8c:	4b0f      	ldr	r3, [pc, #60]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f8e:	2200      	movs	r2, #0
 8007f90:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8007f92:	4b0e      	ldr	r3, [pc, #56]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f94:	2200      	movs	r2, #0
 8007f96:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8007f98:	4b0c      	ldr	r3, [pc, #48]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 8007f9e:	4b0b      	ldr	r3, [pc, #44]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8007fa4:	4809      	ldr	r0, [pc, #36]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007fa6:	f7fb fa91 	bl	80034cc <HAL_DMA2D_Init>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d001      	beq.n	8007fb4 <MX_DMA2D_Init+0x50>
  {
    Error_Handler();
 8007fb0:	f000 fb08 	bl	80085c4 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8007fb4:	2101      	movs	r1, #1
 8007fb6:	4805      	ldr	r0, [pc, #20]	; (8007fcc <MX_DMA2D_Init+0x68>)
 8007fb8:	f7fb fbf6 	bl	80037a8 <HAL_DMA2D_ConfigLayer>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d001      	beq.n	8007fc6 <MX_DMA2D_Init+0x62>
  {
    Error_Handler();
 8007fc2:	f000 faff 	bl	80085c4 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8007fc6:	bf00      	nop
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	bf00      	nop
 8007fcc:	2000059c 	.word	0x2000059c
 8007fd0:	4002b000 	.word	0x4002b000

08007fd4 <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b0aa      	sub	sp, #168	; 0xa8
 8007fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 8007fda:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8007fde:	2200      	movs	r2, #0
 8007fe0:	601a      	str	r2, [r3, #0]
 8007fe2:	605a      	str	r2, [r3, #4]
 8007fe4:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 8007fe6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8007fea:	2224      	movs	r2, #36	; 0x24
 8007fec:	2100      	movs	r1, #0
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f000 fdb0 	bl	8008b54 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 8007ff4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	601a      	str	r2, [r3, #0]
 8007ffc:	605a      	str	r2, [r3, #4]
 8007ffe:	609a      	str	r2, [r3, #8]
 8008000:	60da      	str	r2, [r3, #12]
 8008002:	611a      	str	r2, [r3, #16]
 8008004:	615a      	str	r2, [r3, #20]
  DSI_LPCmdTypeDef LPCmd = {0};
 8008006:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800800a:	2234      	movs	r2, #52	; 0x34
 800800c:	2100      	movs	r1, #0
 800800e:	4618      	mov	r0, r3
 8008010:	f000 fda0 	bl	8008b54 <memset>
  DSI_CmdCfgTypeDef CmdCfg = {0};
 8008014:	463b      	mov	r3, r7
 8008016:	222c      	movs	r2, #44	; 0x2c
 8008018:	2100      	movs	r1, #0
 800801a:	4618      	mov	r0, r3
 800801c:	f000 fd9a 	bl	8008b54 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8008020:	4b64      	ldr	r3, [pc, #400]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008022:	4a65      	ldr	r2, [pc, #404]	; (80081b8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8008024:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8008026:	4b63      	ldr	r3, [pc, #396]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008028:	2200      	movs	r2, #0
 800802a:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 800802c:	4b61      	ldr	r3, [pc, #388]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800802e:	2204      	movs	r2, #4
 8008030:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_ONE_DATA_LANE;
 8008032:	4b60      	ldr	r3, [pc, #384]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008034:	2200      	movs	r2, #0
 8008036:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 20;
 8008038:	2314      	movs	r3, #20
 800803a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 800803e:	2301      	movs	r3, #1
 8008040:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8008044:	2300      	movs	r3, #0
 8008046:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 800804a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800804e:	4619      	mov	r1, r3
 8008050:	4858      	ldr	r0, [pc, #352]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008052:	f7fb fd2b 	bl	8003aac <HAL_DSI_Init>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d001      	beq.n	8008060 <MX_DSIHOST_DSI_Init+0x8c>
  {
    Error_Handler();
 800805c:	f000 fab2 	bl	80085c4 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8008060:	2301      	movs	r3, #1
 8008062:	67bb      	str	r3, [r7, #120]	; 0x78
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 8008064:	2300      	movs	r3, #0
 8008066:	67fb      	str	r3, [r7, #124]	; 0x7c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 8008068:	2300      	movs	r3, #0
 800806a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  HostTimeouts.HighSpeedReadTimeout = 0;
 800806e:	2300      	movs	r3, #0
 8008070:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  HostTimeouts.LowPowerReadTimeout = 0;
 8008074:	2300      	movs	r3, #0
 8008076:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.HighSpeedWriteTimeout = 0;
 800807a:	2300      	movs	r3, #0
 800807c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 8008080:	2300      	movs	r3, #0
 8008082:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.LowPowerWriteTimeout = 0;
 8008086:	2300      	movs	r3, #0
 8008088:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.BTATimeout = 0;
 800808c:	2300      	movs	r3, #0
 800808e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 8008092:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8008096:	4619      	mov	r1, r3
 8008098:	4846      	ldr	r0, [pc, #280]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800809a:	f7fc fb43 	bl	8004724 <HAL_DSI_ConfigHostTimeouts>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d001      	beq.n	80080a8 <MX_DSIHOST_DSI_Init+0xd4>
  {
    Error_Handler();
 80080a4:	f000 fa8e 	bl	80085c4 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 28;
 80080a8:	231c      	movs	r3, #28
 80080aa:	663b      	str	r3, [r7, #96]	; 0x60
  PhyTimings.ClockLaneLP2HSTime = 33;
 80080ac:	2321      	movs	r3, #33	; 0x21
 80080ae:	667b      	str	r3, [r7, #100]	; 0x64
  PhyTimings.DataLaneHS2LPTime = 15;
 80080b0:	230f      	movs	r3, #15
 80080b2:	66bb      	str	r3, [r7, #104]	; 0x68
  PhyTimings.DataLaneLP2HSTime = 25;
 80080b4:	2319      	movs	r3, #25
 80080b6:	66fb      	str	r3, [r7, #108]	; 0x6c
  PhyTimings.DataLaneMaxReadTime = 0;
 80080b8:	2300      	movs	r3, #0
 80080ba:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.StopWaitTime = 0;
 80080bc:	2300      	movs	r3, #0
 80080be:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 80080c0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80080c4:	4619      	mov	r1, r3
 80080c6:	483b      	ldr	r0, [pc, #236]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80080c8:	f7fc fac2 	bl	8004650 <HAL_DSI_ConfigPhyTimer>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d001      	beq.n	80080d6 <MX_DSIHOST_DSI_Init+0x102>
  {
    Error_Handler();
 80080d2:	f000 fa77 	bl	80085c4 <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 80080d6:	2104      	movs	r1, #4
 80080d8:	4836      	ldr	r0, [pc, #216]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80080da:	f7fc fa91 	bl	8004600 <HAL_DSI_ConfigFlowControl>
 80080de:	4603      	mov	r3, r0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d001      	beq.n	80080e8 <MX_DSIHOST_DSI_Init+0x114>
  {
    Error_Handler();
 80080e4:	f000 fa6e 	bl	80085c4 <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 80080e8:	f242 7110 	movw	r1, #10000	; 0x2710
 80080ec:	4831      	ldr	r0, [pc, #196]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80080ee:	f7fc fcd7 	bl	8004aa0 <HAL_DSI_SetLowPowerRXFilter>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <MX_DSIHOST_DSI_Init+0x128>
  {
    Error_Handler();
 80080f8:	f000 fa64 	bl	80085c4 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 80080fc:	2100      	movs	r1, #0
 80080fe:	482d      	ldr	r0, [pc, #180]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8008100:	f7fb fe62 	bl	8003dc8 <HAL_DSI_ConfigErrorMonitor>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d001      	beq.n	800810e <MX_DSIHOST_DSI_Init+0x13a>
  {
    Error_Handler();
 800810a:	f000 fa5b 	bl	80085c4 <Error_Handler>
  }
  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_DISABLE;
 800810e:	2300      	movs	r3, #0
 8008110:	62fb      	str	r3, [r7, #44]	; 0x2c
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_DISABLE;
 8008112:	2300      	movs	r3, #0
 8008114:	633b      	str	r3, [r7, #48]	; 0x30
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_DISABLE;
 8008116:	2300      	movs	r3, #0
 8008118:	637b      	str	r3, [r7, #52]	; 0x34
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_DISABLE;
 800811a:	2300      	movs	r3, #0
 800811c:	63bb      	str	r3, [r7, #56]	; 0x38
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_DISABLE;
 800811e:	2300      	movs	r3, #0
 8008120:	63fb      	str	r3, [r7, #60]	; 0x3c
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_DISABLE;
 8008122:	2300      	movs	r3, #0
 8008124:	643b      	str	r3, [r7, #64]	; 0x40
  LPCmd.LPGenLongWrite = DSI_LP_GLW_DISABLE;
 8008126:	2300      	movs	r3, #0
 8008128:	647b      	str	r3, [r7, #68]	; 0x44
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_DISABLE;
 800812a:	2300      	movs	r3, #0
 800812c:	64bb      	str	r3, [r7, #72]	; 0x48
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_DISABLE;
 800812e:	2300      	movs	r3, #0
 8008130:	64fb      	str	r3, [r7, #76]	; 0x4c
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_DISABLE;
 8008132:	2300      	movs	r3, #0
 8008134:	653b      	str	r3, [r7, #80]	; 0x50
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_DISABLE;
 8008136:	2300      	movs	r3, #0
 8008138:	657b      	str	r3, [r7, #84]	; 0x54
  LPCmd.LPMaxReadPacket = DSI_LP_MRDP_DISABLE;
 800813a:	2300      	movs	r3, #0
 800813c:	65bb      	str	r3, [r7, #88]	; 0x58
  LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 800813e:	2300      	movs	r3, #0
 8008140:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 8008142:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008146:	4619      	mov	r1, r3
 8008148:	481a      	ldr	r0, [pc, #104]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800814a:	f7fc f9fb 	bl	8004544 <HAL_DSI_ConfigCommand>
 800814e:	4603      	mov	r3, r0
 8008150:	2b00      	cmp	r3, #0
 8008152:	d001      	beq.n	8008158 <MX_DSIHOST_DSI_Init+0x184>
  {
    Error_Handler();
 8008154:	f000 fa36 	bl	80085c4 <Error_Handler>
  }
  CmdCfg.VirtualChannelID = 0;
 8008158:	2300      	movs	r3, #0
 800815a:	603b      	str	r3, [r7, #0]
  CmdCfg.ColorCoding = DSI_RGB888;
 800815c:	2305      	movs	r3, #5
 800815e:	607b      	str	r3, [r7, #4]
  CmdCfg.CommandSize = 640;
 8008160:	f44f 7320 	mov.w	r3, #640	; 0x280
 8008164:	60bb      	str	r3, [r7, #8]
  CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 8008166:	2310      	movs	r3, #16
 8008168:	60fb      	str	r3, [r7, #12]
  CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 800816a:	2300      	movs	r3, #0
 800816c:	613b      	str	r3, [r7, #16]
  CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 800816e:	2304      	movs	r3, #4
 8008170:	617b      	str	r3, [r7, #20]
  CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 8008172:	2302      	movs	r3, #2
 8008174:	61bb      	str	r3, [r7, #24]
  CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8008176:	2300      	movs	r3, #0
 8008178:	61fb      	str	r3, [r7, #28]
  CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 800817a:	2300      	movs	r3, #0
 800817c:	623b      	str	r3, [r7, #32]
  CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 800817e:	2340      	movs	r3, #64	; 0x40
 8008180:	627b      	str	r3, [r7, #36]	; 0x24
  CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 8008182:	2300      	movs	r3, #0
 8008184:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 8008186:	463b      	mov	r3, r7
 8008188:	4619      	mov	r1, r3
 800818a:	480a      	ldr	r0, [pc, #40]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800818c:	f7fc f900 	bl	8004390 <HAL_DSI_ConfigAdaptedCommandMode>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <MX_DSIHOST_DSI_Init+0x1c6>
  {
    Error_Handler();
 8008196:	f000 fa15 	bl	80085c4 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 800819a:	2100      	movs	r1, #0
 800819c:	4805      	ldr	r0, [pc, #20]	; (80081b4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800819e:	f7fb fecf 	bl	8003f40 <HAL_DSI_SetGenericVCID>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d001      	beq.n	80081ac <MX_DSIHOST_DSI_Init+0x1d8>
  {
    Error_Handler();
 80081a8:	f000 fa0c 	bl	80085c4 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 80081ac:	bf00      	nop
 80081ae:	37a8      	adds	r7, #168	; 0xa8
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}
 80081b4:	20000448 	.word	0x20000448
 80081b8:	40016c00 	.word	0x40016c00

080081bc <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b09a      	sub	sp, #104	; 0x68
 80081c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80081c2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80081c6:	2234      	movs	r2, #52	; 0x34
 80081c8:	2100      	movs	r1, #0
 80081ca:	4618      	mov	r0, r3
 80081cc:	f000 fcc2 	bl	8008b54 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80081d0:	463b      	mov	r3, r7
 80081d2:	2234      	movs	r2, #52	; 0x34
 80081d4:	2100      	movs	r1, #0
 80081d6:	4618      	mov	r0, r3
 80081d8:	f000 fcbc 	bl	8008b54 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80081dc:	4b4e      	ldr	r3, [pc, #312]	; (8008318 <MX_LTDC_Init+0x15c>)
 80081de:	4a4f      	ldr	r2, [pc, #316]	; (800831c <MX_LTDC_Init+0x160>)
 80081e0:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80081e2:	4b4d      	ldr	r3, [pc, #308]	; (8008318 <MX_LTDC_Init+0x15c>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80081e8:	4b4b      	ldr	r3, [pc, #300]	; (8008318 <MX_LTDC_Init+0x15c>)
 80081ea:	2200      	movs	r2, #0
 80081ec:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80081ee:	4b4a      	ldr	r3, [pc, #296]	; (8008318 <MX_LTDC_Init+0x15c>)
 80081f0:	2200      	movs	r2, #0
 80081f2:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80081f4:	4b48      	ldr	r3, [pc, #288]	; (8008318 <MX_LTDC_Init+0x15c>)
 80081f6:	2200      	movs	r2, #0
 80081f8:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80081fa:	4b47      	ldr	r3, [pc, #284]	; (8008318 <MX_LTDC_Init+0x15c>)
 80081fc:	2207      	movs	r2, #7
 80081fe:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8008200:	4b45      	ldr	r3, [pc, #276]	; (8008318 <MX_LTDC_Init+0x15c>)
 8008202:	2203      	movs	r2, #3
 8008204:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8008206:	4b44      	ldr	r3, [pc, #272]	; (8008318 <MX_LTDC_Init+0x15c>)
 8008208:	220e      	movs	r2, #14
 800820a:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 800820c:	4b42      	ldr	r3, [pc, #264]	; (8008318 <MX_LTDC_Init+0x15c>)
 800820e:	2205      	movs	r2, #5
 8008210:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8008212:	4b41      	ldr	r3, [pc, #260]	; (8008318 <MX_LTDC_Init+0x15c>)
 8008214:	f240 228e 	movw	r2, #654	; 0x28e
 8008218:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 800821a:	4b3f      	ldr	r3, [pc, #252]	; (8008318 <MX_LTDC_Init+0x15c>)
 800821c:	f240 12e5 	movw	r2, #485	; 0x1e5
 8008220:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8008222:	4b3d      	ldr	r3, [pc, #244]	; (8008318 <MX_LTDC_Init+0x15c>)
 8008224:	f44f 7225 	mov.w	r2, #660	; 0x294
 8008228:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 800822a:	4b3b      	ldr	r3, [pc, #236]	; (8008318 <MX_LTDC_Init+0x15c>)
 800822c:	f240 12e7 	movw	r2, #487	; 0x1e7
 8008230:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8008232:	4b39      	ldr	r3, [pc, #228]	; (8008318 <MX_LTDC_Init+0x15c>)
 8008234:	2200      	movs	r2, #0
 8008236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800823a:	4b37      	ldr	r3, [pc, #220]	; (8008318 <MX_LTDC_Init+0x15c>)
 800823c:	2200      	movs	r2, #0
 800823e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8008242:	4b35      	ldr	r3, [pc, #212]	; (8008318 <MX_LTDC_Init+0x15c>)
 8008244:	2200      	movs	r2, #0
 8008246:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800824a:	4833      	ldr	r0, [pc, #204]	; (8008318 <MX_LTDC_Init+0x15c>)
 800824c:	f7fd fc68 	bl	8005b20 <HAL_LTDC_Init>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d001      	beq.n	800825a <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8008256:	f000 f9b5 	bl	80085c4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800825a:	2300      	movs	r3, #0
 800825c:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 800825e:	2300      	movs	r3, #0
 8008260:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8008262:	2300      	movs	r3, #0
 8008264:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8008266:	2300      	movs	r3, #0
 8008268:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800826a:	2300      	movs	r3, #0
 800826c:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 800826e:	2300      	movs	r3, #0
 8008270:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8008272:	2300      	movs	r3, #0
 8008274:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8008276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800827a:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800827c:	2305      	movs	r3, #5
 800827e:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8008280:	2300      	movs	r3, #0
 8008282:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8008284:	2300      	movs	r3, #0
 8008286:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8008288:	2300      	movs	r3, #0
 800828a:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 800828c:	2300      	movs	r3, #0
 800828e:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8008292:	2300      	movs	r3, #0
 8008294:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8008298:	2300      	movs	r3, #0
 800829a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800829e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80082a2:	2200      	movs	r2, #0
 80082a4:	4619      	mov	r1, r3
 80082a6:	481c      	ldr	r0, [pc, #112]	; (8008318 <MX_LTDC_Init+0x15c>)
 80082a8:	f7fd fd0a 	bl	8005cc0 <HAL_LTDC_ConfigLayer>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d001      	beq.n	80082b6 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80082b2:	f000 f987 	bl	80085c4 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80082b6:	2300      	movs	r3, #0
 80082b8:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80082ba:	2300      	movs	r3, #0
 80082bc:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80082be:	2300      	movs	r3, #0
 80082c0:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80082c2:	2300      	movs	r3, #0
 80082c4:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80082c6:	2300      	movs	r3, #0
 80082c8:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80082ca:	2300      	movs	r3, #0
 80082cc:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80082ce:	2300      	movs	r3, #0
 80082d0:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80082d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082d6:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80082d8:	2305      	movs	r3, #5
 80082da:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80082dc:	2300      	movs	r3, #0
 80082de:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 80082e0:	2300      	movs	r3, #0
 80082e2:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 80082e4:	2300      	movs	r3, #0
 80082e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80082e8:	2300      	movs	r3, #0
 80082ea:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80082ee:	2300      	movs	r3, #0
 80082f0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80082f4:	2300      	movs	r3, #0
 80082f6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80082fa:	463b      	mov	r3, r7
 80082fc:	2201      	movs	r2, #1
 80082fe:	4619      	mov	r1, r3
 8008300:	4805      	ldr	r0, [pc, #20]	; (8008318 <MX_LTDC_Init+0x15c>)
 8008302:	f7fd fcdd 	bl	8005cc0 <HAL_LTDC_ConfigLayer>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d001      	beq.n	8008310 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 800830c:	f000 f95a 	bl	80085c4 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8008310:	bf00      	nop
 8008312:	3768      	adds	r7, #104	; 0x68
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	20000464 	.word	0x20000464
 800831c:	40016800 	.word	0x40016800

08008320 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008326:	1d3b      	adds	r3, r7, #4
 8008328:	2200      	movs	r2, #0
 800832a:	601a      	str	r2, [r3, #0]
 800832c:	605a      	str	r2, [r3, #4]
 800832e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8008330:	4b15      	ldr	r3, [pc, #84]	; (8008388 <MX_TIM6_Init+0x68>)
 8008332:	4a16      	ldr	r2, [pc, #88]	; (800838c <MX_TIM6_Init+0x6c>)
 8008334:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 19999;
 8008336:	4b14      	ldr	r3, [pc, #80]	; (8008388 <MX_TIM6_Init+0x68>)
 8008338:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800833c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800833e:	4b12      	ldr	r3, [pc, #72]	; (8008388 <MX_TIM6_Init+0x68>)
 8008340:	2200      	movs	r2, #0
 8008342:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8008344:	4b10      	ldr	r3, [pc, #64]	; (8008388 <MX_TIM6_Init+0x68>)
 8008346:	f242 720f 	movw	r2, #9999	; 0x270f
 800834a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800834c:	4b0e      	ldr	r3, [pc, #56]	; (8008388 <MX_TIM6_Init+0x68>)
 800834e:	2200      	movs	r2, #0
 8008350:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8008352:	480d      	ldr	r0, [pc, #52]	; (8008388 <MX_TIM6_Init+0x68>)
 8008354:	f7fe ffdd 	bl	8007312 <HAL_TIM_Base_Init>
 8008358:	4603      	mov	r3, r0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d001      	beq.n	8008362 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800835e:	f000 f931 	bl	80085c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008362:	2300      	movs	r3, #0
 8008364:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008366:	2300      	movs	r3, #0
 8008368:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800836a:	1d3b      	adds	r3, r7, #4
 800836c:	4619      	mov	r1, r3
 800836e:	4806      	ldr	r0, [pc, #24]	; (8008388 <MX_TIM6_Init+0x68>)
 8008370:	f7ff fa0c 	bl	800778c <HAL_TIMEx_MasterConfigSynchronization>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d001      	beq.n	800837e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800837a:	f000 f923 	bl	80085c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800837e:	bf00      	nop
 8008380:	3710      	adds	r7, #16
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	20000558 	.word	0x20000558
 800838c:	40001000 	.word	0x40001000

08008390 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b088      	sub	sp, #32
 8008394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8008396:	1d3b      	adds	r3, r7, #4
 8008398:	2200      	movs	r2, #0
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	605a      	str	r2, [r3, #4]
 800839e:	609a      	str	r2, [r3, #8]
 80083a0:	60da      	str	r2, [r3, #12]
 80083a2:	611a      	str	r2, [r3, #16]
 80083a4:	615a      	str	r2, [r3, #20]
 80083a6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80083a8:	4b1e      	ldr	r3, [pc, #120]	; (8008424 <MX_FMC_Init+0x94>)
 80083aa:	4a1f      	ldr	r2, [pc, #124]	; (8008428 <MX_FMC_Init+0x98>)
 80083ac:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80083ae:	4b1d      	ldr	r3, [pc, #116]	; (8008424 <MX_FMC_Init+0x94>)
 80083b0:	2201      	movs	r2, #1
 80083b2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80083b4:	4b1b      	ldr	r3, [pc, #108]	; (8008424 <MX_FMC_Init+0x94>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 80083ba:	4b1a      	ldr	r3, [pc, #104]	; (8008424 <MX_FMC_Init+0x94>)
 80083bc:	2208      	movs	r2, #8
 80083be:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 80083c0:	4b18      	ldr	r3, [pc, #96]	; (8008424 <MX_FMC_Init+0x94>)
 80083c2:	2220      	movs	r2, #32
 80083c4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80083c6:	4b17      	ldr	r3, [pc, #92]	; (8008424 <MX_FMC_Init+0x94>)
 80083c8:	2240      	movs	r2, #64	; 0x40
 80083ca:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80083cc:	4b15      	ldr	r3, [pc, #84]	; (8008424 <MX_FMC_Init+0x94>)
 80083ce:	2280      	movs	r2, #128	; 0x80
 80083d0:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80083d2:	4b14      	ldr	r3, [pc, #80]	; (8008424 <MX_FMC_Init+0x94>)
 80083d4:	2200      	movs	r2, #0
 80083d6:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80083d8:	4b12      	ldr	r3, [pc, #72]	; (8008424 <MX_FMC_Init+0x94>)
 80083da:	2200      	movs	r2, #0
 80083dc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80083de:	4b11      	ldr	r3, [pc, #68]	; (8008424 <MX_FMC_Init+0x94>)
 80083e0:	2200      	movs	r2, #0
 80083e2:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80083e4:	4b0f      	ldr	r3, [pc, #60]	; (8008424 <MX_FMC_Init+0x94>)
 80083e6:	2200      	movs	r2, #0
 80083e8:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80083ea:	2310      	movs	r3, #16
 80083ec:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80083ee:	2310      	movs	r3, #16
 80083f0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80083f2:	2310      	movs	r3, #16
 80083f4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80083f6:	2310      	movs	r3, #16
 80083f8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80083fa:	2310      	movs	r3, #16
 80083fc:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 80083fe:	2310      	movs	r3, #16
 8008400:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8008402:	2310      	movs	r3, #16
 8008404:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8008406:	1d3b      	adds	r3, r7, #4
 8008408:	4619      	mov	r1, r3
 800840a:	4806      	ldr	r0, [pc, #24]	; (8008424 <MX_FMC_Init+0x94>)
 800840c:	f7fe ff02 	bl	8007214 <HAL_SDRAM_Init>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d001      	beq.n	800841a <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8008416:	f000 f8d5 	bl	80085c4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800841a:	bf00      	nop
 800841c:	3720      	adds	r7, #32
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
 8008422:	bf00      	nop
 8008424:	20000600 	.word	0x20000600
 8008428:	a0000140 	.word	0xa0000140

0800842c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b08e      	sub	sp, #56	; 0x38
 8008430:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008432:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008436:	2200      	movs	r2, #0
 8008438:	601a      	str	r2, [r3, #0]
 800843a:	605a      	str	r2, [r3, #4]
 800843c:	609a      	str	r2, [r3, #8]
 800843e:	60da      	str	r2, [r3, #12]
 8008440:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008442:	4b3c      	ldr	r3, [pc, #240]	; (8008534 <MX_GPIO_Init+0x108>)
 8008444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008446:	4a3b      	ldr	r2, [pc, #236]	; (8008534 <MX_GPIO_Init+0x108>)
 8008448:	f043 0302 	orr.w	r3, r3, #2
 800844c:	6313      	str	r3, [r2, #48]	; 0x30
 800844e:	4b39      	ldr	r3, [pc, #228]	; (8008534 <MX_GPIO_Init+0x108>)
 8008450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008452:	f003 0302 	and.w	r3, r3, #2
 8008456:	623b      	str	r3, [r7, #32]
 8008458:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800845a:	4b36      	ldr	r3, [pc, #216]	; (8008534 <MX_GPIO_Init+0x108>)
 800845c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800845e:	4a35      	ldr	r2, [pc, #212]	; (8008534 <MX_GPIO_Init+0x108>)
 8008460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008464:	6313      	str	r3, [r2, #48]	; 0x30
 8008466:	4b33      	ldr	r3, [pc, #204]	; (8008534 <MX_GPIO_Init+0x108>)
 8008468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800846a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800846e:	61fb      	str	r3, [r7, #28]
 8008470:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008472:	4b30      	ldr	r3, [pc, #192]	; (8008534 <MX_GPIO_Init+0x108>)
 8008474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008476:	4a2f      	ldr	r2, [pc, #188]	; (8008534 <MX_GPIO_Init+0x108>)
 8008478:	f043 0308 	orr.w	r3, r3, #8
 800847c:	6313      	str	r3, [r2, #48]	; 0x30
 800847e:	4b2d      	ldr	r3, [pc, #180]	; (8008534 <MX_GPIO_Init+0x108>)
 8008480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008482:	f003 0308 	and.w	r3, r3, #8
 8008486:	61bb      	str	r3, [r7, #24]
 8008488:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800848a:	4b2a      	ldr	r3, [pc, #168]	; (8008534 <MX_GPIO_Init+0x108>)
 800848c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800848e:	4a29      	ldr	r2, [pc, #164]	; (8008534 <MX_GPIO_Init+0x108>)
 8008490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008494:	6313      	str	r3, [r2, #48]	; 0x30
 8008496:	4b27      	ldr	r3, [pc, #156]	; (8008534 <MX_GPIO_Init+0x108>)
 8008498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800849a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800849e:	617b      	str	r3, [r7, #20]
 80084a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80084a2:	4b24      	ldr	r3, [pc, #144]	; (8008534 <MX_GPIO_Init+0x108>)
 80084a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084a6:	4a23      	ldr	r2, [pc, #140]	; (8008534 <MX_GPIO_Init+0x108>)
 80084a8:	f043 0320 	orr.w	r3, r3, #32
 80084ac:	6313      	str	r3, [r2, #48]	; 0x30
 80084ae:	4b21      	ldr	r3, [pc, #132]	; (8008534 <MX_GPIO_Init+0x108>)
 80084b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084b2:	f003 0320 	and.w	r3, r3, #32
 80084b6:	613b      	str	r3, [r7, #16]
 80084b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80084ba:	4b1e      	ldr	r3, [pc, #120]	; (8008534 <MX_GPIO_Init+0x108>)
 80084bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084be:	4a1d      	ldr	r2, [pc, #116]	; (8008534 <MX_GPIO_Init+0x108>)
 80084c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084c4:	6313      	str	r3, [r2, #48]	; 0x30
 80084c6:	4b1b      	ldr	r3, [pc, #108]	; (8008534 <MX_GPIO_Init+0x108>)
 80084c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084ce:	60fb      	str	r3, [r7, #12]
 80084d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80084d2:	4b18      	ldr	r3, [pc, #96]	; (8008534 <MX_GPIO_Init+0x108>)
 80084d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084d6:	4a17      	ldr	r2, [pc, #92]	; (8008534 <MX_GPIO_Init+0x108>)
 80084d8:	f043 0310 	orr.w	r3, r3, #16
 80084dc:	6313      	str	r3, [r2, #48]	; 0x30
 80084de:	4b15      	ldr	r3, [pc, #84]	; (8008534 <MX_GPIO_Init+0x108>)
 80084e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084e2:	f003 0310 	and.w	r3, r3, #16
 80084e6:	60bb      	str	r3, [r7, #8]
 80084e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80084ea:	4b12      	ldr	r3, [pc, #72]	; (8008534 <MX_GPIO_Init+0x108>)
 80084ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ee:	4a11      	ldr	r2, [pc, #68]	; (8008534 <MX_GPIO_Init+0x108>)
 80084f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80084f4:	6313      	str	r3, [r2, #48]	; 0x30
 80084f6:	4b0f      	ldr	r3, [pc, #60]	; (8008534 <MX_GPIO_Init+0x108>)
 80084f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80084fe:	607b      	str	r3, [r7, #4]
 8008500:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PI13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8008502:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008506:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008508:	4b0b      	ldr	r3, [pc, #44]	; (8008538 <MX_GPIO_Init+0x10c>)
 800850a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800850c:	2300      	movs	r3, #0
 800850e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8008510:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008514:	4619      	mov	r1, r3
 8008516:	4809      	ldr	r0, [pc, #36]	; (800853c <MX_GPIO_Init+0x110>)
 8008518:	f7fc faf0 	bl	8004afc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800851c:	2200      	movs	r2, #0
 800851e:	2100      	movs	r1, #0
 8008520:	2028      	movs	r0, #40	; 0x28
 8008522:	f7fa fde0 	bl	80030e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8008526:	2028      	movs	r0, #40	; 0x28
 8008528:	f7fa fdf9 	bl	800311e <HAL_NVIC_EnableIRQ>

}
 800852c:	bf00      	nop
 800852e:	3738      	adds	r7, #56	; 0x38
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	40023800 	.word	0x40023800
 8008538:	10110000 	.word	0x10110000
 800853c:	40022000 	.word	0x40022000

08008540 <LCD_Config>:

/* USER CODE BEGIN 4 */
static void LCD_Config(void)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
  uint32_t  lcd_status = LCD_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	607b      	str	r3, [r7, #4]

  /* Initialize the LCD */
  lcd_status = BSP_LCD_Init();
 800854a:	f7f8 fda6 	bl	800109a <BSP_LCD_Init>
 800854e:	4603      	mov	r3, r0
 8008550:	607b      	str	r3, [r7, #4]
  while(lcd_status != LCD_OK);//si no fuera ok estara en ciclo infinito
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d1fc      	bne.n	8008552 <LCD_Config+0x12>

  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8008558:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800855c:	2000      	movs	r0, #0
 800855e:	f7f8 ff39 	bl	80013d4 <BSP_LCD_LayerDefaultInit>

  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8008562:	f04f 30ff 	mov.w	r0, #4294967295
 8008566:	f7f8 fff7 	bl	8001558 <BSP_LCD_Clear>

  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800856a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800856e:	f7f8 ff91 	bl	8001494 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(480, 0, 320, 50);
 8008572:	2332      	movs	r3, #50	; 0x32
 8008574:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008578:	2100      	movs	r1, #0
 800857a:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 800857e:	f7f9 f9cb 	bl	8001918 <BSP_LCD_FillRect>
  BSP_LCD_SetFont(&Font24);
 8008582:	480d      	ldr	r0, [pc, #52]	; (80085b8 <LCD_Config+0x78>)
 8008584:	f7f8 ffb8 	bl	80014f8 <BSP_LCD_SetFont>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8008588:	f04f 30ff 	mov.w	r0, #4294967295
 800858c:	f7f8 ff82 	bl	8001494 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8008590:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8008594:	f7f8 ff96 	bl	80014c4 <BSP_LCD_SetBackColor>
  BSP_LCD_DisplayStringAt(100, 10, (uint8_t *)"REVERSI", RIGHT_MODE);
 8008598:	2302      	movs	r3, #2
 800859a:	4a08      	ldr	r2, [pc, #32]	; (80085bc <LCD_Config+0x7c>)
 800859c:	210a      	movs	r1, #10
 800859e:	2064      	movs	r0, #100	; 0x64
 80085a0:	f7f9 f846 	bl	8001630 <BSP_LCD_DisplayStringAt>

  BSP_LCD_DrawBitmap(0, 0, image);
 80085a4:	4a06      	ldr	r2, [pc, #24]	; (80085c0 <LCD_Config+0x80>)
 80085a6:	2100      	movs	r1, #0
 80085a8:	2000      	movs	r0, #0
 80085aa:	f7f9 f905 	bl	80017b8 <BSP_LCD_DrawBitmap>

}
 80085ae:	bf00      	nop
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	20000028 	.word	0x20000028
 80085bc:	0800939c 	.word	0x0800939c
 80085c0:	0800b078 	.word	0x0800b078

080085c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80085c4:	b480      	push	{r7}
 80085c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80085c8:	bf00      	nop
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
	...

080085d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b083      	sub	sp, #12
 80085d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80085da:	4b0f      	ldr	r3, [pc, #60]	; (8008618 <HAL_MspInit+0x44>)
 80085dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085de:	4a0e      	ldr	r2, [pc, #56]	; (8008618 <HAL_MspInit+0x44>)
 80085e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085e4:	6413      	str	r3, [r2, #64]	; 0x40
 80085e6:	4b0c      	ldr	r3, [pc, #48]	; (8008618 <HAL_MspInit+0x44>)
 80085e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085ee:	607b      	str	r3, [r7, #4]
 80085f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80085f2:	4b09      	ldr	r3, [pc, #36]	; (8008618 <HAL_MspInit+0x44>)
 80085f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085f6:	4a08      	ldr	r2, [pc, #32]	; (8008618 <HAL_MspInit+0x44>)
 80085f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085fc:	6453      	str	r3, [r2, #68]	; 0x44
 80085fe:	4b06      	ldr	r3, [pc, #24]	; (8008618 <HAL_MspInit+0x44>)
 8008600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008602:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008606:	603b      	str	r3, [r7, #0]
 8008608:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800860a:	bf00      	nop
 800860c:	370c      	adds	r7, #12
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr
 8008616:	bf00      	nop
 8008618:	40023800 	.word	0x40023800

0800861c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b084      	sub	sp, #16
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a0d      	ldr	r2, [pc, #52]	; (8008660 <HAL_ADC_MspInit+0x44>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d113      	bne.n	8008656 <HAL_ADC_MspInit+0x3a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800862e:	4b0d      	ldr	r3, [pc, #52]	; (8008664 <HAL_ADC_MspInit+0x48>)
 8008630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008632:	4a0c      	ldr	r2, [pc, #48]	; (8008664 <HAL_ADC_MspInit+0x48>)
 8008634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008638:	6453      	str	r3, [r2, #68]	; 0x44
 800863a:	4b0a      	ldr	r3, [pc, #40]	; (8008664 <HAL_ADC_MspInit+0x48>)
 800863c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800863e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008642:	60fb      	str	r3, [r7, #12]
 8008644:	68fb      	ldr	r3, [r7, #12]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8008646:	2200      	movs	r2, #0
 8008648:	2100      	movs	r1, #0
 800864a:	2012      	movs	r0, #18
 800864c:	f7fa fd4b 	bl	80030e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8008650:	2012      	movs	r0, #18
 8008652:	f7fa fd64 	bl	800311e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8008656:	bf00      	nop
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	40012000 	.word	0x40012000
 8008664:	40023800 	.word	0x40023800

08008668 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a0a      	ldr	r2, [pc, #40]	; (80086a0 <HAL_DMA2D_MspInit+0x38>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d10b      	bne.n	8008692 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800867a:	4b0a      	ldr	r3, [pc, #40]	; (80086a4 <HAL_DMA2D_MspInit+0x3c>)
 800867c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800867e:	4a09      	ldr	r2, [pc, #36]	; (80086a4 <HAL_DMA2D_MspInit+0x3c>)
 8008680:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008684:	6313      	str	r3, [r2, #48]	; 0x30
 8008686:	4b07      	ldr	r3, [pc, #28]	; (80086a4 <HAL_DMA2D_MspInit+0x3c>)
 8008688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800868a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800868e:	60fb      	str	r3, [r7, #12]
 8008690:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8008692:	bf00      	nop
 8008694:	3714      	adds	r7, #20
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop
 80086a0:	4002b000 	.word	0x4002b000
 80086a4:	40023800 	.word	0x40023800

080086a8 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b08a      	sub	sp, #40	; 0x28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086b0:	f107 0314 	add.w	r3, r7, #20
 80086b4:	2200      	movs	r2, #0
 80086b6:	601a      	str	r2, [r3, #0]
 80086b8:	605a      	str	r2, [r3, #4]
 80086ba:	609a      	str	r2, [r3, #8]
 80086bc:	60da      	str	r2, [r3, #12]
 80086be:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a17      	ldr	r2, [pc, #92]	; (8008724 <HAL_DSI_MspInit+0x7c>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d127      	bne.n	800871a <HAL_DSI_MspInit+0x72>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 80086ca:	4b17      	ldr	r3, [pc, #92]	; (8008728 <HAL_DSI_MspInit+0x80>)
 80086cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086ce:	4a16      	ldr	r2, [pc, #88]	; (8008728 <HAL_DSI_MspInit+0x80>)
 80086d0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80086d4:	6453      	str	r3, [r2, #68]	; 0x44
 80086d6:	4b14      	ldr	r3, [pc, #80]	; (8008728 <HAL_DSI_MspInit+0x80>)
 80086d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086de:	613b      	str	r3, [r7, #16]
 80086e0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80086e2:	4b11      	ldr	r3, [pc, #68]	; (8008728 <HAL_DSI_MspInit+0x80>)
 80086e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086e6:	4a10      	ldr	r2, [pc, #64]	; (8008728 <HAL_DSI_MspInit+0x80>)
 80086e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80086ec:	6313      	str	r3, [r2, #48]	; 0x30
 80086ee:	4b0e      	ldr	r3, [pc, #56]	; (8008728 <HAL_DSI_MspInit+0x80>)
 80086f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086f6:	60fb      	str	r3, [r7, #12]
 80086f8:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration    
    PJ2     ------> DSIHOST_TE 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80086fa:	2304      	movs	r3, #4
 80086fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086fe:	2302      	movs	r3, #2
 8008700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008702:	2300      	movs	r3, #0
 8008704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008706:	2300      	movs	r3, #0
 8008708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 800870a:	230d      	movs	r3, #13
 800870c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800870e:	f107 0314 	add.w	r3, r7, #20
 8008712:	4619      	mov	r1, r3
 8008714:	4805      	ldr	r0, [pc, #20]	; (800872c <HAL_DSI_MspInit+0x84>)
 8008716:	f7fc f9f1 	bl	8004afc <HAL_GPIO_Init>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 800871a:	bf00      	nop
 800871c:	3728      	adds	r7, #40	; 0x28
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
 8008722:	bf00      	nop
 8008724:	40016c00 	.word	0x40016c00
 8008728:	40023800 	.word	0x40023800
 800872c:	40022400 	.word	0x40022400

08008730 <HAL_DSI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspDeInit(DSI_HandleTypeDef* hdsi)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  if(hdsi->Instance==DSI)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a08      	ldr	r2, [pc, #32]	; (8008760 <HAL_DSI_MspDeInit+0x30>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d109      	bne.n	8008756 <HAL_DSI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN DSI_MspDeInit 0 */

  /* USER CODE END DSI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DSI_CLK_DISABLE();
 8008742:	4b08      	ldr	r3, [pc, #32]	; (8008764 <HAL_DSI_MspDeInit+0x34>)
 8008744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008746:	4a07      	ldr	r2, [pc, #28]	; (8008764 <HAL_DSI_MspDeInit+0x34>)
 8008748:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800874c:	6453      	str	r3, [r2, #68]	; 0x44
  
    /**DSIHOST GPIO Configuration    
    PJ2     ------> DSIHOST_TE 
    */
    HAL_GPIO_DeInit(GPIOJ, GPIO_PIN_2);
 800874e:	2104      	movs	r1, #4
 8008750:	4805      	ldr	r0, [pc, #20]	; (8008768 <HAL_DSI_MspDeInit+0x38>)
 8008752:	f7fc fb7d 	bl	8004e50 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN DSI_MspDeInit 1 */

  /* USER CODE END DSI_MspDeInit 1 */
  }

}
 8008756:	bf00      	nop
 8008758:	3708      	adds	r7, #8
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	40016c00 	.word	0x40016c00
 8008764:	40023800 	.word	0x40023800
 8008768:	40022400 	.word	0x40022400

0800876c <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 800876c:	b480      	push	{r7}
 800876e:	b085      	sub	sp, #20
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  if(hltdc->Instance==LTDC)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a0a      	ldr	r2, [pc, #40]	; (80087a4 <HAL_LTDC_MspInit+0x38>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d10b      	bne.n	8008796 <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800877e:	4b0a      	ldr	r3, [pc, #40]	; (80087a8 <HAL_LTDC_MspInit+0x3c>)
 8008780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008782:	4a09      	ldr	r2, [pc, #36]	; (80087a8 <HAL_LTDC_MspInit+0x3c>)
 8008784:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008788:	6453      	str	r3, [r2, #68]	; 0x44
 800878a:	4b07      	ldr	r3, [pc, #28]	; (80087a8 <HAL_LTDC_MspInit+0x3c>)
 800878c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800878e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008792:	60fb      	str	r3, [r7, #12]
 8008794:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8008796:	bf00      	nop
 8008798:	3714      	adds	r7, #20
 800879a:	46bd      	mov	sp, r7
 800879c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop
 80087a4:	40016800 	.word	0x40016800
 80087a8:	40023800 	.word	0x40023800

080087ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a0d      	ldr	r2, [pc, #52]	; (80087f0 <HAL_TIM_Base_MspInit+0x44>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d113      	bne.n	80087e6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80087be:	4b0d      	ldr	r3, [pc, #52]	; (80087f4 <HAL_TIM_Base_MspInit+0x48>)
 80087c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c2:	4a0c      	ldr	r2, [pc, #48]	; (80087f4 <HAL_TIM_Base_MspInit+0x48>)
 80087c4:	f043 0310 	orr.w	r3, r3, #16
 80087c8:	6413      	str	r3, [r2, #64]	; 0x40
 80087ca:	4b0a      	ldr	r3, [pc, #40]	; (80087f4 <HAL_TIM_Base_MspInit+0x48>)
 80087cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ce:	f003 0310 	and.w	r3, r3, #16
 80087d2:	60fb      	str	r3, [r7, #12]
 80087d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80087d6:	2200      	movs	r2, #0
 80087d8:	2100      	movs	r1, #0
 80087da:	2036      	movs	r0, #54	; 0x36
 80087dc:	f7fa fc83 	bl	80030e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80087e0:	2036      	movs	r0, #54	; 0x36
 80087e2:	f7fa fc9c 	bl	800311e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80087e6:	bf00      	nop
 80087e8:	3710      	adds	r7, #16
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
 80087ee:	bf00      	nop
 80087f0:	40001000 	.word	0x40001000
 80087f4:	40023800 	.word	0x40023800

080087f8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b086      	sub	sp, #24
 80087fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80087fe:	1d3b      	adds	r3, r7, #4
 8008800:	2200      	movs	r2, #0
 8008802:	601a      	str	r2, [r3, #0]
 8008804:	605a      	str	r2, [r3, #4]
 8008806:	609a      	str	r2, [r3, #8]
 8008808:	60da      	str	r2, [r3, #12]
 800880a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800880c:	4b43      	ldr	r3, [pc, #268]	; (800891c <HAL_FMC_MspInit+0x124>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d17e      	bne.n	8008912 <HAL_FMC_MspInit+0x11a>
    return;
  }
  FMC_Initialized = 1;
 8008814:	4b41      	ldr	r3, [pc, #260]	; (800891c <HAL_FMC_MspInit+0x124>)
 8008816:	2201      	movs	r2, #1
 8008818:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800881a:	4b41      	ldr	r3, [pc, #260]	; (8008920 <HAL_FMC_MspInit+0x128>)
 800881c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881e:	4a40      	ldr	r2, [pc, #256]	; (8008920 <HAL_FMC_MspInit+0x128>)
 8008820:	f043 0301 	orr.w	r3, r3, #1
 8008824:	6393      	str	r3, [r2, #56]	; 0x38
 8008826:	4b3e      	ldr	r3, [pc, #248]	; (8008920 <HAL_FMC_MspInit+0x128>)
 8008828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800882a:	f003 0301 	and.w	r3, r3, #1
 800882e:	603b      	str	r3, [r7, #0]
 8008830:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8008832:	2360      	movs	r3, #96	; 0x60
 8008834:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008836:	2302      	movs	r3, #2
 8008838:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800883a:	2300      	movs	r3, #0
 800883c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800883e:	2303      	movs	r3, #3
 8008840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008842:	230c      	movs	r3, #12
 8008844:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008846:	1d3b      	adds	r3, r7, #4
 8008848:	4619      	mov	r1, r3
 800884a:	4836      	ldr	r0, [pc, #216]	; (8008924 <HAL_FMC_MspInit+0x12c>)
 800884c:	f7fc f956 	bl	8004afc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_2 
 8008850:	f248 1337 	movw	r3, #33079	; 0x8137
 8008854:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008856:	2302      	movs	r3, #2
 8008858:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800885a:	2300      	movs	r3, #0
 800885c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800885e:	2303      	movs	r3, #3
 8008860:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008862:	230c      	movs	r3, #12
 8008864:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008866:	1d3b      	adds	r3, r7, #4
 8008868:	4619      	mov	r1, r3
 800886a:	482f      	ldr	r0, [pc, #188]	; (8008928 <HAL_FMC_MspInit+0x130>)
 800886c:	f7fc f946 	bl	8004afc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10 
 8008870:	f24c 7303 	movw	r3, #50947	; 0xc703
 8008874:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008876:	2302      	movs	r3, #2
 8008878:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800887a:	2300      	movs	r3, #0
 800887c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800887e:	2303      	movs	r3, #3
 8008880:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008882:	230c      	movs	r3, #12
 8008884:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008886:	1d3b      	adds	r3, r7, #4
 8008888:	4619      	mov	r1, r3
 800888a:	4828      	ldr	r0, [pc, #160]	; (800892c <HAL_FMC_MspInit+0x134>)
 800888c:	f7fc f936 	bl	8004afc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_10 
 8008890:	f240 63cf 	movw	r3, #1743	; 0x6cf
 8008894:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_9|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008896:	2302      	movs	r3, #2
 8008898:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800889a:	2300      	movs	r3, #0
 800889c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800889e:	2303      	movs	r3, #3
 80088a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80088a2:	230c      	movs	r3, #12
 80088a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80088a6:	1d3b      	adds	r3, r7, #4
 80088a8:	4619      	mov	r1, r3
 80088aa:	4821      	ldr	r0, [pc, #132]	; (8008930 <HAL_FMC_MspInit+0x138>)
 80088ac:	f7fc f926 	bl	8004afc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80088b0:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80088b4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088b6:	2302      	movs	r3, #2
 80088b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088ba:	2300      	movs	r3, #0
 80088bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088be:	2303      	movs	r3, #3
 80088c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80088c2:	230c      	movs	r3, #12
 80088c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80088c6:	1d3b      	adds	r3, r7, #4
 80088c8:	4619      	mov	r1, r3
 80088ca:	481a      	ldr	r0, [pc, #104]	; (8008934 <HAL_FMC_MspInit+0x13c>)
 80088cc:	f7fc f916 	bl	8004afc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_5 
 80088d0:	f64f 7320 	movw	r3, #65312	; 0xff20
 80088d4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_8 
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088d6:	2302      	movs	r3, #2
 80088d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088da:	2300      	movs	r3, #0
 80088dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088de:	2303      	movs	r3, #3
 80088e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80088e2:	230c      	movs	r3, #12
 80088e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80088e6:	1d3b      	adds	r3, r7, #4
 80088e8:	4619      	mov	r1, r3
 80088ea:	4813      	ldr	r0, [pc, #76]	; (8008938 <HAL_FMC_MspInit+0x140>)
 80088ec:	f7fc f906 	bl	8004afc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14 
 80088f0:	f64f 7380 	movw	r3, #65408	; 0xff80
 80088f4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15 
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088f6:	2302      	movs	r3, #2
 80088f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088fa:	2300      	movs	r3, #0
 80088fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088fe:	2303      	movs	r3, #3
 8008900:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008902:	230c      	movs	r3, #12
 8008904:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008906:	1d3b      	adds	r3, r7, #4
 8008908:	4619      	mov	r1, r3
 800890a:	480c      	ldr	r0, [pc, #48]	; (800893c <HAL_FMC_MspInit+0x144>)
 800890c:	f7fc f8f6 	bl	8004afc <HAL_GPIO_Init>
 8008910:	e000      	b.n	8008914 <HAL_FMC_MspInit+0x11c>
    return;
 8008912:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8008914:	3718      	adds	r7, #24
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	200002e0 	.word	0x200002e0
 8008920:	40023800 	.word	0x40023800
 8008924:	40020400 	.word	0x40020400
 8008928:	40021800 	.word	0x40021800
 800892c:	40020c00 	.word	0x40020c00
 8008930:	40022000 	.word	0x40022000
 8008934:	40021400 	.word	0x40021400
 8008938:	40021c00 	.word	0x40021c00
 800893c:	40021000 	.word	0x40021000

08008940 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8008940:	b580      	push	{r7, lr}
 8008942:	b082      	sub	sp, #8
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8008948:	f7ff ff56 	bl	80087f8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800894c:	bf00      	nop
 800894e:	3708      	adds	r7, #8
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008954:	b480      	push	{r7}
 8008956:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008958:	bf00      	nop
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr

08008962 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008962:	b480      	push	{r7}
 8008964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008966:	e7fe      	b.n	8008966 <HardFault_Handler+0x4>

08008968 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008968:	b480      	push	{r7}
 800896a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800896c:	e7fe      	b.n	800896c <MemManage_Handler+0x4>

0800896e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800896e:	b480      	push	{r7}
 8008970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008972:	e7fe      	b.n	8008972 <BusFault_Handler+0x4>

08008974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008974:	b480      	push	{r7}
 8008976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008978:	e7fe      	b.n	8008978 <UsageFault_Handler+0x4>

0800897a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800897a:	b480      	push	{r7}
 800897c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800897e:	bf00      	nop
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008988:	b480      	push	{r7}
 800898a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800898c:	bf00      	nop
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr

08008996 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008996:	b480      	push	{r7}
 8008998:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800899a:	bf00      	nop
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr

080089a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80089a8:	f7f9 fdd8 	bl	800255c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80089ac:	bf00      	nop
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80089b4:	4802      	ldr	r0, [pc, #8]	; (80089c0 <ADC_IRQHandler+0x10>)
 80089b6:	f7f9 ff21 	bl	80027fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80089ba:	bf00      	nop
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	2000050c 	.word	0x2000050c

080089c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80089c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80089cc:	f7fc fb64 	bl	8005098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80089d0:	bf00      	nop
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80089d8:	4802      	ldr	r0, [pc, #8]	; (80089e4 <TIM6_DAC_IRQHandler+0x10>)
 80089da:	f7fe fcef 	bl	80073bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80089de:	bf00      	nop
 80089e0:	bd80      	pop	{r7, pc}
 80089e2:	bf00      	nop
 80089e4:	20000558 	.word	0x20000558

080089e8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b084      	sub	sp, #16
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80089f0:	4b11      	ldr	r3, [pc, #68]	; (8008a38 <_sbrk+0x50>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d102      	bne.n	80089fe <_sbrk+0x16>
		heap_end = &end;
 80089f8:	4b0f      	ldr	r3, [pc, #60]	; (8008a38 <_sbrk+0x50>)
 80089fa:	4a10      	ldr	r2, [pc, #64]	; (8008a3c <_sbrk+0x54>)
 80089fc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80089fe:	4b0e      	ldr	r3, [pc, #56]	; (8008a38 <_sbrk+0x50>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008a04:	4b0c      	ldr	r3, [pc, #48]	; (8008a38 <_sbrk+0x50>)
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	466a      	mov	r2, sp
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d907      	bls.n	8008a22 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8008a12:	f000 f875 	bl	8008b00 <__errno>
 8008a16:	4602      	mov	r2, r0
 8008a18:	230c      	movs	r3, #12
 8008a1a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a20:	e006      	b.n	8008a30 <_sbrk+0x48>
	}

	heap_end += incr;
 8008a22:	4b05      	ldr	r3, [pc, #20]	; (8008a38 <_sbrk+0x50>)
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	4413      	add	r3, r2
 8008a2a:	4a03      	ldr	r2, [pc, #12]	; (8008a38 <_sbrk+0x50>)
 8008a2c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3710      	adds	r7, #16
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	200002e4 	.word	0x200002e4
 8008a3c:	20000638 	.word	0x20000638

08008a40 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008a40:	b480      	push	{r7}
 8008a42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008a44:	4b15      	ldr	r3, [pc, #84]	; (8008a9c <SystemInit+0x5c>)
 8008a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a4a:	4a14      	ldr	r2, [pc, #80]	; (8008a9c <SystemInit+0x5c>)
 8008a4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008a50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008a54:	4b12      	ldr	r3, [pc, #72]	; (8008aa0 <SystemInit+0x60>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a11      	ldr	r2, [pc, #68]	; (8008aa0 <SystemInit+0x60>)
 8008a5a:	f043 0301 	orr.w	r3, r3, #1
 8008a5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8008a60:	4b0f      	ldr	r3, [pc, #60]	; (8008aa0 <SystemInit+0x60>)
 8008a62:	2200      	movs	r2, #0
 8008a64:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008a66:	4b0e      	ldr	r3, [pc, #56]	; (8008aa0 <SystemInit+0x60>)
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	490d      	ldr	r1, [pc, #52]	; (8008aa0 <SystemInit+0x60>)
 8008a6c:	4b0d      	ldr	r3, [pc, #52]	; (8008aa4 <SystemInit+0x64>)
 8008a6e:	4013      	ands	r3, r2
 8008a70:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008a72:	4b0b      	ldr	r3, [pc, #44]	; (8008aa0 <SystemInit+0x60>)
 8008a74:	4a0c      	ldr	r2, [pc, #48]	; (8008aa8 <SystemInit+0x68>)
 8008a76:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008a78:	4b09      	ldr	r3, [pc, #36]	; (8008aa0 <SystemInit+0x60>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a08      	ldr	r2, [pc, #32]	; (8008aa0 <SystemInit+0x60>)
 8008a7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008a82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008a84:	4b06      	ldr	r3, [pc, #24]	; (8008aa0 <SystemInit+0x60>)
 8008a86:	2200      	movs	r2, #0
 8008a88:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008a8a:	4b04      	ldr	r3, [pc, #16]	; (8008a9c <SystemInit+0x5c>)
 8008a8c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008a90:	609a      	str	r2, [r3, #8]
#endif
}
 8008a92:	bf00      	nop
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	e000ed00 	.word	0xe000ed00
 8008aa0:	40023800 	.word	0x40023800
 8008aa4:	fef6ffff 	.word	0xfef6ffff
 8008aa8:	24003010 	.word	0x24003010

08008aac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8008aac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008ae4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008ab0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008ab2:	e003      	b.n	8008abc <LoopCopyDataInit>

08008ab4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008ab4:	4b0c      	ldr	r3, [pc, #48]	; (8008ae8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008ab6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008ab8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008aba:	3104      	adds	r1, #4

08008abc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008abc:	480b      	ldr	r0, [pc, #44]	; (8008aec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008abe:	4b0c      	ldr	r3, [pc, #48]	; (8008af0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008ac0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008ac2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008ac4:	d3f6      	bcc.n	8008ab4 <CopyDataInit>
  ldr  r2, =_sbss
 8008ac6:	4a0b      	ldr	r2, [pc, #44]	; (8008af4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008ac8:	e002      	b.n	8008ad0 <LoopFillZerobss>

08008aca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008aca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008acc:	f842 3b04 	str.w	r3, [r2], #4

08008ad0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008ad0:	4b09      	ldr	r3, [pc, #36]	; (8008af8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008ad2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008ad4:	d3f9      	bcc.n	8008aca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008ad6:	f7ff ffb3 	bl	8008a40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008ada:	f000 f817 	bl	8008b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008ade:	f7ff f8bf 	bl	8007c60 <main>
  bx  lr    
 8008ae2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8008ae4:	2007ffff 	.word	0x2007ffff
  ldr  r3, =_sidata
 8008ae8:	080b3d04 	.word	0x080b3d04
  ldr  r0, =_sdata
 8008aec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008af0:	200000ac 	.word	0x200000ac
  ldr  r2, =_sbss
 8008af4:	200000ac 	.word	0x200000ac
  ldr  r3, = _ebss
 8008af8:	20000638 	.word	0x20000638

08008afc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008afc:	e7fe      	b.n	8008afc <CAN1_RX0_IRQHandler>
	...

08008b00 <__errno>:
 8008b00:	4b01      	ldr	r3, [pc, #4]	; (8008b08 <__errno+0x8>)
 8008b02:	6818      	ldr	r0, [r3, #0]
 8008b04:	4770      	bx	lr
 8008b06:	bf00      	nop
 8008b08:	20000048 	.word	0x20000048

08008b0c <__libc_init_array>:
 8008b0c:	b570      	push	{r4, r5, r6, lr}
 8008b0e:	4e0d      	ldr	r6, [pc, #52]	; (8008b44 <__libc_init_array+0x38>)
 8008b10:	4c0d      	ldr	r4, [pc, #52]	; (8008b48 <__libc_init_array+0x3c>)
 8008b12:	1ba4      	subs	r4, r4, r6
 8008b14:	10a4      	asrs	r4, r4, #2
 8008b16:	2500      	movs	r5, #0
 8008b18:	42a5      	cmp	r5, r4
 8008b1a:	d109      	bne.n	8008b30 <__libc_init_array+0x24>
 8008b1c:	4e0b      	ldr	r6, [pc, #44]	; (8008b4c <__libc_init_array+0x40>)
 8008b1e:	4c0c      	ldr	r4, [pc, #48]	; (8008b50 <__libc_init_array+0x44>)
 8008b20:	f000 fc26 	bl	8009370 <_init>
 8008b24:	1ba4      	subs	r4, r4, r6
 8008b26:	10a4      	asrs	r4, r4, #2
 8008b28:	2500      	movs	r5, #0
 8008b2a:	42a5      	cmp	r5, r4
 8008b2c:	d105      	bne.n	8008b3a <__libc_init_array+0x2e>
 8008b2e:	bd70      	pop	{r4, r5, r6, pc}
 8008b30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008b34:	4798      	blx	r3
 8008b36:	3501      	adds	r5, #1
 8008b38:	e7ee      	b.n	8008b18 <__libc_init_array+0xc>
 8008b3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008b3e:	4798      	blx	r3
 8008b40:	3501      	adds	r5, #1
 8008b42:	e7f2      	b.n	8008b2a <__libc_init_array+0x1e>
 8008b44:	080b3cfc 	.word	0x080b3cfc
 8008b48:	080b3cfc 	.word	0x080b3cfc
 8008b4c:	080b3cfc 	.word	0x080b3cfc
 8008b50:	080b3d00 	.word	0x080b3d00

08008b54 <memset>:
 8008b54:	4402      	add	r2, r0
 8008b56:	4603      	mov	r3, r0
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d100      	bne.n	8008b5e <memset+0xa>
 8008b5c:	4770      	bx	lr
 8008b5e:	f803 1b01 	strb.w	r1, [r3], #1
 8008b62:	e7f9      	b.n	8008b58 <memset+0x4>

08008b64 <siprintf>:
 8008b64:	b40e      	push	{r1, r2, r3}
 8008b66:	b500      	push	{lr}
 8008b68:	b09c      	sub	sp, #112	; 0x70
 8008b6a:	ab1d      	add	r3, sp, #116	; 0x74
 8008b6c:	9002      	str	r0, [sp, #8]
 8008b6e:	9006      	str	r0, [sp, #24]
 8008b70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b74:	4809      	ldr	r0, [pc, #36]	; (8008b9c <siprintf+0x38>)
 8008b76:	9107      	str	r1, [sp, #28]
 8008b78:	9104      	str	r1, [sp, #16]
 8008b7a:	4909      	ldr	r1, [pc, #36]	; (8008ba0 <siprintf+0x3c>)
 8008b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b80:	9105      	str	r1, [sp, #20]
 8008b82:	6800      	ldr	r0, [r0, #0]
 8008b84:	9301      	str	r3, [sp, #4]
 8008b86:	a902      	add	r1, sp, #8
 8008b88:	f000 f866 	bl	8008c58 <_svfiprintf_r>
 8008b8c:	9b02      	ldr	r3, [sp, #8]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	701a      	strb	r2, [r3, #0]
 8008b92:	b01c      	add	sp, #112	; 0x70
 8008b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b98:	b003      	add	sp, #12
 8008b9a:	4770      	bx	lr
 8008b9c:	20000048 	.word	0x20000048
 8008ba0:	ffff0208 	.word	0xffff0208

08008ba4 <__ssputs_r>:
 8008ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba8:	688e      	ldr	r6, [r1, #8]
 8008baa:	429e      	cmp	r6, r3
 8008bac:	4682      	mov	sl, r0
 8008bae:	460c      	mov	r4, r1
 8008bb0:	4690      	mov	r8, r2
 8008bb2:	4699      	mov	r9, r3
 8008bb4:	d837      	bhi.n	8008c26 <__ssputs_r+0x82>
 8008bb6:	898a      	ldrh	r2, [r1, #12]
 8008bb8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008bbc:	d031      	beq.n	8008c22 <__ssputs_r+0x7e>
 8008bbe:	6825      	ldr	r5, [r4, #0]
 8008bc0:	6909      	ldr	r1, [r1, #16]
 8008bc2:	1a6f      	subs	r7, r5, r1
 8008bc4:	6965      	ldr	r5, [r4, #20]
 8008bc6:	2302      	movs	r3, #2
 8008bc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bcc:	fb95 f5f3 	sdiv	r5, r5, r3
 8008bd0:	f109 0301 	add.w	r3, r9, #1
 8008bd4:	443b      	add	r3, r7
 8008bd6:	429d      	cmp	r5, r3
 8008bd8:	bf38      	it	cc
 8008bda:	461d      	movcc	r5, r3
 8008bdc:	0553      	lsls	r3, r2, #21
 8008bde:	d530      	bpl.n	8008c42 <__ssputs_r+0x9e>
 8008be0:	4629      	mov	r1, r5
 8008be2:	f000 fb2b 	bl	800923c <_malloc_r>
 8008be6:	4606      	mov	r6, r0
 8008be8:	b950      	cbnz	r0, 8008c00 <__ssputs_r+0x5c>
 8008bea:	230c      	movs	r3, #12
 8008bec:	f8ca 3000 	str.w	r3, [sl]
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bf6:	81a3      	strh	r3, [r4, #12]
 8008bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c00:	463a      	mov	r2, r7
 8008c02:	6921      	ldr	r1, [r4, #16]
 8008c04:	f000 faa8 	bl	8009158 <memcpy>
 8008c08:	89a3      	ldrh	r3, [r4, #12]
 8008c0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c12:	81a3      	strh	r3, [r4, #12]
 8008c14:	6126      	str	r6, [r4, #16]
 8008c16:	6165      	str	r5, [r4, #20]
 8008c18:	443e      	add	r6, r7
 8008c1a:	1bed      	subs	r5, r5, r7
 8008c1c:	6026      	str	r6, [r4, #0]
 8008c1e:	60a5      	str	r5, [r4, #8]
 8008c20:	464e      	mov	r6, r9
 8008c22:	454e      	cmp	r6, r9
 8008c24:	d900      	bls.n	8008c28 <__ssputs_r+0x84>
 8008c26:	464e      	mov	r6, r9
 8008c28:	4632      	mov	r2, r6
 8008c2a:	4641      	mov	r1, r8
 8008c2c:	6820      	ldr	r0, [r4, #0]
 8008c2e:	f000 fa9e 	bl	800916e <memmove>
 8008c32:	68a3      	ldr	r3, [r4, #8]
 8008c34:	1b9b      	subs	r3, r3, r6
 8008c36:	60a3      	str	r3, [r4, #8]
 8008c38:	6823      	ldr	r3, [r4, #0]
 8008c3a:	441e      	add	r6, r3
 8008c3c:	6026      	str	r6, [r4, #0]
 8008c3e:	2000      	movs	r0, #0
 8008c40:	e7dc      	b.n	8008bfc <__ssputs_r+0x58>
 8008c42:	462a      	mov	r2, r5
 8008c44:	f000 fb54 	bl	80092f0 <_realloc_r>
 8008c48:	4606      	mov	r6, r0
 8008c4a:	2800      	cmp	r0, #0
 8008c4c:	d1e2      	bne.n	8008c14 <__ssputs_r+0x70>
 8008c4e:	6921      	ldr	r1, [r4, #16]
 8008c50:	4650      	mov	r0, sl
 8008c52:	f000 faa5 	bl	80091a0 <_free_r>
 8008c56:	e7c8      	b.n	8008bea <__ssputs_r+0x46>

08008c58 <_svfiprintf_r>:
 8008c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c5c:	461d      	mov	r5, r3
 8008c5e:	898b      	ldrh	r3, [r1, #12]
 8008c60:	061f      	lsls	r7, r3, #24
 8008c62:	b09d      	sub	sp, #116	; 0x74
 8008c64:	4680      	mov	r8, r0
 8008c66:	460c      	mov	r4, r1
 8008c68:	4616      	mov	r6, r2
 8008c6a:	d50f      	bpl.n	8008c8c <_svfiprintf_r+0x34>
 8008c6c:	690b      	ldr	r3, [r1, #16]
 8008c6e:	b96b      	cbnz	r3, 8008c8c <_svfiprintf_r+0x34>
 8008c70:	2140      	movs	r1, #64	; 0x40
 8008c72:	f000 fae3 	bl	800923c <_malloc_r>
 8008c76:	6020      	str	r0, [r4, #0]
 8008c78:	6120      	str	r0, [r4, #16]
 8008c7a:	b928      	cbnz	r0, 8008c88 <_svfiprintf_r+0x30>
 8008c7c:	230c      	movs	r3, #12
 8008c7e:	f8c8 3000 	str.w	r3, [r8]
 8008c82:	f04f 30ff 	mov.w	r0, #4294967295
 8008c86:	e0c8      	b.n	8008e1a <_svfiprintf_r+0x1c2>
 8008c88:	2340      	movs	r3, #64	; 0x40
 8008c8a:	6163      	str	r3, [r4, #20]
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8008c90:	2320      	movs	r3, #32
 8008c92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c96:	2330      	movs	r3, #48	; 0x30
 8008c98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c9c:	9503      	str	r5, [sp, #12]
 8008c9e:	f04f 0b01 	mov.w	fp, #1
 8008ca2:	4637      	mov	r7, r6
 8008ca4:	463d      	mov	r5, r7
 8008ca6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008caa:	b10b      	cbz	r3, 8008cb0 <_svfiprintf_r+0x58>
 8008cac:	2b25      	cmp	r3, #37	; 0x25
 8008cae:	d13e      	bne.n	8008d2e <_svfiprintf_r+0xd6>
 8008cb0:	ebb7 0a06 	subs.w	sl, r7, r6
 8008cb4:	d00b      	beq.n	8008cce <_svfiprintf_r+0x76>
 8008cb6:	4653      	mov	r3, sl
 8008cb8:	4632      	mov	r2, r6
 8008cba:	4621      	mov	r1, r4
 8008cbc:	4640      	mov	r0, r8
 8008cbe:	f7ff ff71 	bl	8008ba4 <__ssputs_r>
 8008cc2:	3001      	adds	r0, #1
 8008cc4:	f000 80a4 	beq.w	8008e10 <_svfiprintf_r+0x1b8>
 8008cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cca:	4453      	add	r3, sl
 8008ccc:	9309      	str	r3, [sp, #36]	; 0x24
 8008cce:	783b      	ldrb	r3, [r7, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f000 809d 	beq.w	8008e10 <_svfiprintf_r+0x1b8>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ce0:	9304      	str	r3, [sp, #16]
 8008ce2:	9307      	str	r3, [sp, #28]
 8008ce4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ce8:	931a      	str	r3, [sp, #104]	; 0x68
 8008cea:	462f      	mov	r7, r5
 8008cec:	2205      	movs	r2, #5
 8008cee:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008cf2:	4850      	ldr	r0, [pc, #320]	; (8008e34 <_svfiprintf_r+0x1dc>)
 8008cf4:	f7f7 faa4 	bl	8000240 <memchr>
 8008cf8:	9b04      	ldr	r3, [sp, #16]
 8008cfa:	b9d0      	cbnz	r0, 8008d32 <_svfiprintf_r+0xda>
 8008cfc:	06d9      	lsls	r1, r3, #27
 8008cfe:	bf44      	itt	mi
 8008d00:	2220      	movmi	r2, #32
 8008d02:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008d06:	071a      	lsls	r2, r3, #28
 8008d08:	bf44      	itt	mi
 8008d0a:	222b      	movmi	r2, #43	; 0x2b
 8008d0c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008d10:	782a      	ldrb	r2, [r5, #0]
 8008d12:	2a2a      	cmp	r2, #42	; 0x2a
 8008d14:	d015      	beq.n	8008d42 <_svfiprintf_r+0xea>
 8008d16:	9a07      	ldr	r2, [sp, #28]
 8008d18:	462f      	mov	r7, r5
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	250a      	movs	r5, #10
 8008d1e:	4639      	mov	r1, r7
 8008d20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d24:	3b30      	subs	r3, #48	; 0x30
 8008d26:	2b09      	cmp	r3, #9
 8008d28:	d94d      	bls.n	8008dc6 <_svfiprintf_r+0x16e>
 8008d2a:	b1b8      	cbz	r0, 8008d5c <_svfiprintf_r+0x104>
 8008d2c:	e00f      	b.n	8008d4e <_svfiprintf_r+0xf6>
 8008d2e:	462f      	mov	r7, r5
 8008d30:	e7b8      	b.n	8008ca4 <_svfiprintf_r+0x4c>
 8008d32:	4a40      	ldr	r2, [pc, #256]	; (8008e34 <_svfiprintf_r+0x1dc>)
 8008d34:	1a80      	subs	r0, r0, r2
 8008d36:	fa0b f000 	lsl.w	r0, fp, r0
 8008d3a:	4318      	orrs	r0, r3
 8008d3c:	9004      	str	r0, [sp, #16]
 8008d3e:	463d      	mov	r5, r7
 8008d40:	e7d3      	b.n	8008cea <_svfiprintf_r+0x92>
 8008d42:	9a03      	ldr	r2, [sp, #12]
 8008d44:	1d11      	adds	r1, r2, #4
 8008d46:	6812      	ldr	r2, [r2, #0]
 8008d48:	9103      	str	r1, [sp, #12]
 8008d4a:	2a00      	cmp	r2, #0
 8008d4c:	db01      	blt.n	8008d52 <_svfiprintf_r+0xfa>
 8008d4e:	9207      	str	r2, [sp, #28]
 8008d50:	e004      	b.n	8008d5c <_svfiprintf_r+0x104>
 8008d52:	4252      	negs	r2, r2
 8008d54:	f043 0302 	orr.w	r3, r3, #2
 8008d58:	9207      	str	r2, [sp, #28]
 8008d5a:	9304      	str	r3, [sp, #16]
 8008d5c:	783b      	ldrb	r3, [r7, #0]
 8008d5e:	2b2e      	cmp	r3, #46	; 0x2e
 8008d60:	d10c      	bne.n	8008d7c <_svfiprintf_r+0x124>
 8008d62:	787b      	ldrb	r3, [r7, #1]
 8008d64:	2b2a      	cmp	r3, #42	; 0x2a
 8008d66:	d133      	bne.n	8008dd0 <_svfiprintf_r+0x178>
 8008d68:	9b03      	ldr	r3, [sp, #12]
 8008d6a:	1d1a      	adds	r2, r3, #4
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	9203      	str	r2, [sp, #12]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	bfb8      	it	lt
 8008d74:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d78:	3702      	adds	r7, #2
 8008d7a:	9305      	str	r3, [sp, #20]
 8008d7c:	4d2e      	ldr	r5, [pc, #184]	; (8008e38 <_svfiprintf_r+0x1e0>)
 8008d7e:	7839      	ldrb	r1, [r7, #0]
 8008d80:	2203      	movs	r2, #3
 8008d82:	4628      	mov	r0, r5
 8008d84:	f7f7 fa5c 	bl	8000240 <memchr>
 8008d88:	b138      	cbz	r0, 8008d9a <_svfiprintf_r+0x142>
 8008d8a:	2340      	movs	r3, #64	; 0x40
 8008d8c:	1b40      	subs	r0, r0, r5
 8008d8e:	fa03 f000 	lsl.w	r0, r3, r0
 8008d92:	9b04      	ldr	r3, [sp, #16]
 8008d94:	4303      	orrs	r3, r0
 8008d96:	3701      	adds	r7, #1
 8008d98:	9304      	str	r3, [sp, #16]
 8008d9a:	7839      	ldrb	r1, [r7, #0]
 8008d9c:	4827      	ldr	r0, [pc, #156]	; (8008e3c <_svfiprintf_r+0x1e4>)
 8008d9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008da2:	2206      	movs	r2, #6
 8008da4:	1c7e      	adds	r6, r7, #1
 8008da6:	f7f7 fa4b 	bl	8000240 <memchr>
 8008daa:	2800      	cmp	r0, #0
 8008dac:	d038      	beq.n	8008e20 <_svfiprintf_r+0x1c8>
 8008dae:	4b24      	ldr	r3, [pc, #144]	; (8008e40 <_svfiprintf_r+0x1e8>)
 8008db0:	bb13      	cbnz	r3, 8008df8 <_svfiprintf_r+0x1a0>
 8008db2:	9b03      	ldr	r3, [sp, #12]
 8008db4:	3307      	adds	r3, #7
 8008db6:	f023 0307 	bic.w	r3, r3, #7
 8008dba:	3308      	adds	r3, #8
 8008dbc:	9303      	str	r3, [sp, #12]
 8008dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc0:	444b      	add	r3, r9
 8008dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc4:	e76d      	b.n	8008ca2 <_svfiprintf_r+0x4a>
 8008dc6:	fb05 3202 	mla	r2, r5, r2, r3
 8008dca:	2001      	movs	r0, #1
 8008dcc:	460f      	mov	r7, r1
 8008dce:	e7a6      	b.n	8008d1e <_svfiprintf_r+0xc6>
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	3701      	adds	r7, #1
 8008dd4:	9305      	str	r3, [sp, #20]
 8008dd6:	4619      	mov	r1, r3
 8008dd8:	250a      	movs	r5, #10
 8008dda:	4638      	mov	r0, r7
 8008ddc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008de0:	3a30      	subs	r2, #48	; 0x30
 8008de2:	2a09      	cmp	r2, #9
 8008de4:	d903      	bls.n	8008dee <_svfiprintf_r+0x196>
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d0c8      	beq.n	8008d7c <_svfiprintf_r+0x124>
 8008dea:	9105      	str	r1, [sp, #20]
 8008dec:	e7c6      	b.n	8008d7c <_svfiprintf_r+0x124>
 8008dee:	fb05 2101 	mla	r1, r5, r1, r2
 8008df2:	2301      	movs	r3, #1
 8008df4:	4607      	mov	r7, r0
 8008df6:	e7f0      	b.n	8008dda <_svfiprintf_r+0x182>
 8008df8:	ab03      	add	r3, sp, #12
 8008dfa:	9300      	str	r3, [sp, #0]
 8008dfc:	4622      	mov	r2, r4
 8008dfe:	4b11      	ldr	r3, [pc, #68]	; (8008e44 <_svfiprintf_r+0x1ec>)
 8008e00:	a904      	add	r1, sp, #16
 8008e02:	4640      	mov	r0, r8
 8008e04:	f3af 8000 	nop.w
 8008e08:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008e0c:	4681      	mov	r9, r0
 8008e0e:	d1d6      	bne.n	8008dbe <_svfiprintf_r+0x166>
 8008e10:	89a3      	ldrh	r3, [r4, #12]
 8008e12:	065b      	lsls	r3, r3, #25
 8008e14:	f53f af35 	bmi.w	8008c82 <_svfiprintf_r+0x2a>
 8008e18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e1a:	b01d      	add	sp, #116	; 0x74
 8008e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e20:	ab03      	add	r3, sp, #12
 8008e22:	9300      	str	r3, [sp, #0]
 8008e24:	4622      	mov	r2, r4
 8008e26:	4b07      	ldr	r3, [pc, #28]	; (8008e44 <_svfiprintf_r+0x1ec>)
 8008e28:	a904      	add	r1, sp, #16
 8008e2a:	4640      	mov	r0, r8
 8008e2c:	f000 f882 	bl	8008f34 <_printf_i>
 8008e30:	e7ea      	b.n	8008e08 <_svfiprintf_r+0x1b0>
 8008e32:	bf00      	nop
 8008e34:	080b3cc0 	.word	0x080b3cc0
 8008e38:	080b3cc6 	.word	0x080b3cc6
 8008e3c:	080b3cca 	.word	0x080b3cca
 8008e40:	00000000 	.word	0x00000000
 8008e44:	08008ba5 	.word	0x08008ba5

08008e48 <_printf_common>:
 8008e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e4c:	4691      	mov	r9, r2
 8008e4e:	461f      	mov	r7, r3
 8008e50:	688a      	ldr	r2, [r1, #8]
 8008e52:	690b      	ldr	r3, [r1, #16]
 8008e54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	bfb8      	it	lt
 8008e5c:	4613      	movlt	r3, r2
 8008e5e:	f8c9 3000 	str.w	r3, [r9]
 8008e62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e66:	4606      	mov	r6, r0
 8008e68:	460c      	mov	r4, r1
 8008e6a:	b112      	cbz	r2, 8008e72 <_printf_common+0x2a>
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	f8c9 3000 	str.w	r3, [r9]
 8008e72:	6823      	ldr	r3, [r4, #0]
 8008e74:	0699      	lsls	r1, r3, #26
 8008e76:	bf42      	ittt	mi
 8008e78:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008e7c:	3302      	addmi	r3, #2
 8008e7e:	f8c9 3000 	strmi.w	r3, [r9]
 8008e82:	6825      	ldr	r5, [r4, #0]
 8008e84:	f015 0506 	ands.w	r5, r5, #6
 8008e88:	d107      	bne.n	8008e9a <_printf_common+0x52>
 8008e8a:	f104 0a19 	add.w	sl, r4, #25
 8008e8e:	68e3      	ldr	r3, [r4, #12]
 8008e90:	f8d9 2000 	ldr.w	r2, [r9]
 8008e94:	1a9b      	subs	r3, r3, r2
 8008e96:	42ab      	cmp	r3, r5
 8008e98:	dc28      	bgt.n	8008eec <_printf_common+0xa4>
 8008e9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008e9e:	6822      	ldr	r2, [r4, #0]
 8008ea0:	3300      	adds	r3, #0
 8008ea2:	bf18      	it	ne
 8008ea4:	2301      	movne	r3, #1
 8008ea6:	0692      	lsls	r2, r2, #26
 8008ea8:	d42d      	bmi.n	8008f06 <_printf_common+0xbe>
 8008eaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008eae:	4639      	mov	r1, r7
 8008eb0:	4630      	mov	r0, r6
 8008eb2:	47c0      	blx	r8
 8008eb4:	3001      	adds	r0, #1
 8008eb6:	d020      	beq.n	8008efa <_printf_common+0xb2>
 8008eb8:	6823      	ldr	r3, [r4, #0]
 8008eba:	68e5      	ldr	r5, [r4, #12]
 8008ebc:	f8d9 2000 	ldr.w	r2, [r9]
 8008ec0:	f003 0306 	and.w	r3, r3, #6
 8008ec4:	2b04      	cmp	r3, #4
 8008ec6:	bf08      	it	eq
 8008ec8:	1aad      	subeq	r5, r5, r2
 8008eca:	68a3      	ldr	r3, [r4, #8]
 8008ecc:	6922      	ldr	r2, [r4, #16]
 8008ece:	bf0c      	ite	eq
 8008ed0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ed4:	2500      	movne	r5, #0
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	bfc4      	itt	gt
 8008eda:	1a9b      	subgt	r3, r3, r2
 8008edc:	18ed      	addgt	r5, r5, r3
 8008ede:	f04f 0900 	mov.w	r9, #0
 8008ee2:	341a      	adds	r4, #26
 8008ee4:	454d      	cmp	r5, r9
 8008ee6:	d11a      	bne.n	8008f1e <_printf_common+0xd6>
 8008ee8:	2000      	movs	r0, #0
 8008eea:	e008      	b.n	8008efe <_printf_common+0xb6>
 8008eec:	2301      	movs	r3, #1
 8008eee:	4652      	mov	r2, sl
 8008ef0:	4639      	mov	r1, r7
 8008ef2:	4630      	mov	r0, r6
 8008ef4:	47c0      	blx	r8
 8008ef6:	3001      	adds	r0, #1
 8008ef8:	d103      	bne.n	8008f02 <_printf_common+0xba>
 8008efa:	f04f 30ff 	mov.w	r0, #4294967295
 8008efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f02:	3501      	adds	r5, #1
 8008f04:	e7c3      	b.n	8008e8e <_printf_common+0x46>
 8008f06:	18e1      	adds	r1, r4, r3
 8008f08:	1c5a      	adds	r2, r3, #1
 8008f0a:	2030      	movs	r0, #48	; 0x30
 8008f0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f10:	4422      	add	r2, r4
 8008f12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f1a:	3302      	adds	r3, #2
 8008f1c:	e7c5      	b.n	8008eaa <_printf_common+0x62>
 8008f1e:	2301      	movs	r3, #1
 8008f20:	4622      	mov	r2, r4
 8008f22:	4639      	mov	r1, r7
 8008f24:	4630      	mov	r0, r6
 8008f26:	47c0      	blx	r8
 8008f28:	3001      	adds	r0, #1
 8008f2a:	d0e6      	beq.n	8008efa <_printf_common+0xb2>
 8008f2c:	f109 0901 	add.w	r9, r9, #1
 8008f30:	e7d8      	b.n	8008ee4 <_printf_common+0x9c>
	...

08008f34 <_printf_i>:
 8008f34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f38:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	7e09      	ldrb	r1, [r1, #24]
 8008f40:	b085      	sub	sp, #20
 8008f42:	296e      	cmp	r1, #110	; 0x6e
 8008f44:	4617      	mov	r7, r2
 8008f46:	4606      	mov	r6, r0
 8008f48:	4698      	mov	r8, r3
 8008f4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f4c:	f000 80b3 	beq.w	80090b6 <_printf_i+0x182>
 8008f50:	d822      	bhi.n	8008f98 <_printf_i+0x64>
 8008f52:	2963      	cmp	r1, #99	; 0x63
 8008f54:	d036      	beq.n	8008fc4 <_printf_i+0x90>
 8008f56:	d80a      	bhi.n	8008f6e <_printf_i+0x3a>
 8008f58:	2900      	cmp	r1, #0
 8008f5a:	f000 80b9 	beq.w	80090d0 <_printf_i+0x19c>
 8008f5e:	2958      	cmp	r1, #88	; 0x58
 8008f60:	f000 8083 	beq.w	800906a <_printf_i+0x136>
 8008f64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008f6c:	e032      	b.n	8008fd4 <_printf_i+0xa0>
 8008f6e:	2964      	cmp	r1, #100	; 0x64
 8008f70:	d001      	beq.n	8008f76 <_printf_i+0x42>
 8008f72:	2969      	cmp	r1, #105	; 0x69
 8008f74:	d1f6      	bne.n	8008f64 <_printf_i+0x30>
 8008f76:	6820      	ldr	r0, [r4, #0]
 8008f78:	6813      	ldr	r3, [r2, #0]
 8008f7a:	0605      	lsls	r5, r0, #24
 8008f7c:	f103 0104 	add.w	r1, r3, #4
 8008f80:	d52a      	bpl.n	8008fd8 <_printf_i+0xa4>
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	6011      	str	r1, [r2, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	da03      	bge.n	8008f92 <_printf_i+0x5e>
 8008f8a:	222d      	movs	r2, #45	; 0x2d
 8008f8c:	425b      	negs	r3, r3
 8008f8e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008f92:	486f      	ldr	r0, [pc, #444]	; (8009150 <_printf_i+0x21c>)
 8008f94:	220a      	movs	r2, #10
 8008f96:	e039      	b.n	800900c <_printf_i+0xd8>
 8008f98:	2973      	cmp	r1, #115	; 0x73
 8008f9a:	f000 809d 	beq.w	80090d8 <_printf_i+0x1a4>
 8008f9e:	d808      	bhi.n	8008fb2 <_printf_i+0x7e>
 8008fa0:	296f      	cmp	r1, #111	; 0x6f
 8008fa2:	d020      	beq.n	8008fe6 <_printf_i+0xb2>
 8008fa4:	2970      	cmp	r1, #112	; 0x70
 8008fa6:	d1dd      	bne.n	8008f64 <_printf_i+0x30>
 8008fa8:	6823      	ldr	r3, [r4, #0]
 8008faa:	f043 0320 	orr.w	r3, r3, #32
 8008fae:	6023      	str	r3, [r4, #0]
 8008fb0:	e003      	b.n	8008fba <_printf_i+0x86>
 8008fb2:	2975      	cmp	r1, #117	; 0x75
 8008fb4:	d017      	beq.n	8008fe6 <_printf_i+0xb2>
 8008fb6:	2978      	cmp	r1, #120	; 0x78
 8008fb8:	d1d4      	bne.n	8008f64 <_printf_i+0x30>
 8008fba:	2378      	movs	r3, #120	; 0x78
 8008fbc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008fc0:	4864      	ldr	r0, [pc, #400]	; (8009154 <_printf_i+0x220>)
 8008fc2:	e055      	b.n	8009070 <_printf_i+0x13c>
 8008fc4:	6813      	ldr	r3, [r2, #0]
 8008fc6:	1d19      	adds	r1, r3, #4
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	6011      	str	r1, [r2, #0]
 8008fcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008fd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	e08c      	b.n	80090f2 <_printf_i+0x1be>
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	6011      	str	r1, [r2, #0]
 8008fdc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008fe0:	bf18      	it	ne
 8008fe2:	b21b      	sxthne	r3, r3
 8008fe4:	e7cf      	b.n	8008f86 <_printf_i+0x52>
 8008fe6:	6813      	ldr	r3, [r2, #0]
 8008fe8:	6825      	ldr	r5, [r4, #0]
 8008fea:	1d18      	adds	r0, r3, #4
 8008fec:	6010      	str	r0, [r2, #0]
 8008fee:	0628      	lsls	r0, r5, #24
 8008ff0:	d501      	bpl.n	8008ff6 <_printf_i+0xc2>
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	e002      	b.n	8008ffc <_printf_i+0xc8>
 8008ff6:	0668      	lsls	r0, r5, #25
 8008ff8:	d5fb      	bpl.n	8008ff2 <_printf_i+0xbe>
 8008ffa:	881b      	ldrh	r3, [r3, #0]
 8008ffc:	4854      	ldr	r0, [pc, #336]	; (8009150 <_printf_i+0x21c>)
 8008ffe:	296f      	cmp	r1, #111	; 0x6f
 8009000:	bf14      	ite	ne
 8009002:	220a      	movne	r2, #10
 8009004:	2208      	moveq	r2, #8
 8009006:	2100      	movs	r1, #0
 8009008:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800900c:	6865      	ldr	r5, [r4, #4]
 800900e:	60a5      	str	r5, [r4, #8]
 8009010:	2d00      	cmp	r5, #0
 8009012:	f2c0 8095 	blt.w	8009140 <_printf_i+0x20c>
 8009016:	6821      	ldr	r1, [r4, #0]
 8009018:	f021 0104 	bic.w	r1, r1, #4
 800901c:	6021      	str	r1, [r4, #0]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d13d      	bne.n	800909e <_printf_i+0x16a>
 8009022:	2d00      	cmp	r5, #0
 8009024:	f040 808e 	bne.w	8009144 <_printf_i+0x210>
 8009028:	4665      	mov	r5, ip
 800902a:	2a08      	cmp	r2, #8
 800902c:	d10b      	bne.n	8009046 <_printf_i+0x112>
 800902e:	6823      	ldr	r3, [r4, #0]
 8009030:	07db      	lsls	r3, r3, #31
 8009032:	d508      	bpl.n	8009046 <_printf_i+0x112>
 8009034:	6923      	ldr	r3, [r4, #16]
 8009036:	6862      	ldr	r2, [r4, #4]
 8009038:	429a      	cmp	r2, r3
 800903a:	bfde      	ittt	le
 800903c:	2330      	movle	r3, #48	; 0x30
 800903e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009042:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009046:	ebac 0305 	sub.w	r3, ip, r5
 800904a:	6123      	str	r3, [r4, #16]
 800904c:	f8cd 8000 	str.w	r8, [sp]
 8009050:	463b      	mov	r3, r7
 8009052:	aa03      	add	r2, sp, #12
 8009054:	4621      	mov	r1, r4
 8009056:	4630      	mov	r0, r6
 8009058:	f7ff fef6 	bl	8008e48 <_printf_common>
 800905c:	3001      	adds	r0, #1
 800905e:	d14d      	bne.n	80090fc <_printf_i+0x1c8>
 8009060:	f04f 30ff 	mov.w	r0, #4294967295
 8009064:	b005      	add	sp, #20
 8009066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800906a:	4839      	ldr	r0, [pc, #228]	; (8009150 <_printf_i+0x21c>)
 800906c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009070:	6813      	ldr	r3, [r2, #0]
 8009072:	6821      	ldr	r1, [r4, #0]
 8009074:	1d1d      	adds	r5, r3, #4
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	6015      	str	r5, [r2, #0]
 800907a:	060a      	lsls	r2, r1, #24
 800907c:	d50b      	bpl.n	8009096 <_printf_i+0x162>
 800907e:	07ca      	lsls	r2, r1, #31
 8009080:	bf44      	itt	mi
 8009082:	f041 0120 	orrmi.w	r1, r1, #32
 8009086:	6021      	strmi	r1, [r4, #0]
 8009088:	b91b      	cbnz	r3, 8009092 <_printf_i+0x15e>
 800908a:	6822      	ldr	r2, [r4, #0]
 800908c:	f022 0220 	bic.w	r2, r2, #32
 8009090:	6022      	str	r2, [r4, #0]
 8009092:	2210      	movs	r2, #16
 8009094:	e7b7      	b.n	8009006 <_printf_i+0xd2>
 8009096:	064d      	lsls	r5, r1, #25
 8009098:	bf48      	it	mi
 800909a:	b29b      	uxthmi	r3, r3
 800909c:	e7ef      	b.n	800907e <_printf_i+0x14a>
 800909e:	4665      	mov	r5, ip
 80090a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80090a4:	fb02 3311 	mls	r3, r2, r1, r3
 80090a8:	5cc3      	ldrb	r3, [r0, r3]
 80090aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80090ae:	460b      	mov	r3, r1
 80090b0:	2900      	cmp	r1, #0
 80090b2:	d1f5      	bne.n	80090a0 <_printf_i+0x16c>
 80090b4:	e7b9      	b.n	800902a <_printf_i+0xf6>
 80090b6:	6813      	ldr	r3, [r2, #0]
 80090b8:	6825      	ldr	r5, [r4, #0]
 80090ba:	6961      	ldr	r1, [r4, #20]
 80090bc:	1d18      	adds	r0, r3, #4
 80090be:	6010      	str	r0, [r2, #0]
 80090c0:	0628      	lsls	r0, r5, #24
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	d501      	bpl.n	80090ca <_printf_i+0x196>
 80090c6:	6019      	str	r1, [r3, #0]
 80090c8:	e002      	b.n	80090d0 <_printf_i+0x19c>
 80090ca:	066a      	lsls	r2, r5, #25
 80090cc:	d5fb      	bpl.n	80090c6 <_printf_i+0x192>
 80090ce:	8019      	strh	r1, [r3, #0]
 80090d0:	2300      	movs	r3, #0
 80090d2:	6123      	str	r3, [r4, #16]
 80090d4:	4665      	mov	r5, ip
 80090d6:	e7b9      	b.n	800904c <_printf_i+0x118>
 80090d8:	6813      	ldr	r3, [r2, #0]
 80090da:	1d19      	adds	r1, r3, #4
 80090dc:	6011      	str	r1, [r2, #0]
 80090de:	681d      	ldr	r5, [r3, #0]
 80090e0:	6862      	ldr	r2, [r4, #4]
 80090e2:	2100      	movs	r1, #0
 80090e4:	4628      	mov	r0, r5
 80090e6:	f7f7 f8ab 	bl	8000240 <memchr>
 80090ea:	b108      	cbz	r0, 80090f0 <_printf_i+0x1bc>
 80090ec:	1b40      	subs	r0, r0, r5
 80090ee:	6060      	str	r0, [r4, #4]
 80090f0:	6863      	ldr	r3, [r4, #4]
 80090f2:	6123      	str	r3, [r4, #16]
 80090f4:	2300      	movs	r3, #0
 80090f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090fa:	e7a7      	b.n	800904c <_printf_i+0x118>
 80090fc:	6923      	ldr	r3, [r4, #16]
 80090fe:	462a      	mov	r2, r5
 8009100:	4639      	mov	r1, r7
 8009102:	4630      	mov	r0, r6
 8009104:	47c0      	blx	r8
 8009106:	3001      	adds	r0, #1
 8009108:	d0aa      	beq.n	8009060 <_printf_i+0x12c>
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	079b      	lsls	r3, r3, #30
 800910e:	d413      	bmi.n	8009138 <_printf_i+0x204>
 8009110:	68e0      	ldr	r0, [r4, #12]
 8009112:	9b03      	ldr	r3, [sp, #12]
 8009114:	4298      	cmp	r0, r3
 8009116:	bfb8      	it	lt
 8009118:	4618      	movlt	r0, r3
 800911a:	e7a3      	b.n	8009064 <_printf_i+0x130>
 800911c:	2301      	movs	r3, #1
 800911e:	464a      	mov	r2, r9
 8009120:	4639      	mov	r1, r7
 8009122:	4630      	mov	r0, r6
 8009124:	47c0      	blx	r8
 8009126:	3001      	adds	r0, #1
 8009128:	d09a      	beq.n	8009060 <_printf_i+0x12c>
 800912a:	3501      	adds	r5, #1
 800912c:	68e3      	ldr	r3, [r4, #12]
 800912e:	9a03      	ldr	r2, [sp, #12]
 8009130:	1a9b      	subs	r3, r3, r2
 8009132:	42ab      	cmp	r3, r5
 8009134:	dcf2      	bgt.n	800911c <_printf_i+0x1e8>
 8009136:	e7eb      	b.n	8009110 <_printf_i+0x1dc>
 8009138:	2500      	movs	r5, #0
 800913a:	f104 0919 	add.w	r9, r4, #25
 800913e:	e7f5      	b.n	800912c <_printf_i+0x1f8>
 8009140:	2b00      	cmp	r3, #0
 8009142:	d1ac      	bne.n	800909e <_printf_i+0x16a>
 8009144:	7803      	ldrb	r3, [r0, #0]
 8009146:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800914a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800914e:	e76c      	b.n	800902a <_printf_i+0xf6>
 8009150:	080b3cd1 	.word	0x080b3cd1
 8009154:	080b3ce2 	.word	0x080b3ce2

08009158 <memcpy>:
 8009158:	b510      	push	{r4, lr}
 800915a:	1e43      	subs	r3, r0, #1
 800915c:	440a      	add	r2, r1
 800915e:	4291      	cmp	r1, r2
 8009160:	d100      	bne.n	8009164 <memcpy+0xc>
 8009162:	bd10      	pop	{r4, pc}
 8009164:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009168:	f803 4f01 	strb.w	r4, [r3, #1]!
 800916c:	e7f7      	b.n	800915e <memcpy+0x6>

0800916e <memmove>:
 800916e:	4288      	cmp	r0, r1
 8009170:	b510      	push	{r4, lr}
 8009172:	eb01 0302 	add.w	r3, r1, r2
 8009176:	d807      	bhi.n	8009188 <memmove+0x1a>
 8009178:	1e42      	subs	r2, r0, #1
 800917a:	4299      	cmp	r1, r3
 800917c:	d00a      	beq.n	8009194 <memmove+0x26>
 800917e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009182:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009186:	e7f8      	b.n	800917a <memmove+0xc>
 8009188:	4283      	cmp	r3, r0
 800918a:	d9f5      	bls.n	8009178 <memmove+0xa>
 800918c:	1881      	adds	r1, r0, r2
 800918e:	1ad2      	subs	r2, r2, r3
 8009190:	42d3      	cmn	r3, r2
 8009192:	d100      	bne.n	8009196 <memmove+0x28>
 8009194:	bd10      	pop	{r4, pc}
 8009196:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800919a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800919e:	e7f7      	b.n	8009190 <memmove+0x22>

080091a0 <_free_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	4605      	mov	r5, r0
 80091a4:	2900      	cmp	r1, #0
 80091a6:	d045      	beq.n	8009234 <_free_r+0x94>
 80091a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091ac:	1f0c      	subs	r4, r1, #4
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	bfb8      	it	lt
 80091b2:	18e4      	addlt	r4, r4, r3
 80091b4:	f000 f8d2 	bl	800935c <__malloc_lock>
 80091b8:	4a1f      	ldr	r2, [pc, #124]	; (8009238 <_free_r+0x98>)
 80091ba:	6813      	ldr	r3, [r2, #0]
 80091bc:	4610      	mov	r0, r2
 80091be:	b933      	cbnz	r3, 80091ce <_free_r+0x2e>
 80091c0:	6063      	str	r3, [r4, #4]
 80091c2:	6014      	str	r4, [r2, #0]
 80091c4:	4628      	mov	r0, r5
 80091c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091ca:	f000 b8c8 	b.w	800935e <__malloc_unlock>
 80091ce:	42a3      	cmp	r3, r4
 80091d0:	d90c      	bls.n	80091ec <_free_r+0x4c>
 80091d2:	6821      	ldr	r1, [r4, #0]
 80091d4:	1862      	adds	r2, r4, r1
 80091d6:	4293      	cmp	r3, r2
 80091d8:	bf04      	itt	eq
 80091da:	681a      	ldreq	r2, [r3, #0]
 80091dc:	685b      	ldreq	r3, [r3, #4]
 80091de:	6063      	str	r3, [r4, #4]
 80091e0:	bf04      	itt	eq
 80091e2:	1852      	addeq	r2, r2, r1
 80091e4:	6022      	streq	r2, [r4, #0]
 80091e6:	6004      	str	r4, [r0, #0]
 80091e8:	e7ec      	b.n	80091c4 <_free_r+0x24>
 80091ea:	4613      	mov	r3, r2
 80091ec:	685a      	ldr	r2, [r3, #4]
 80091ee:	b10a      	cbz	r2, 80091f4 <_free_r+0x54>
 80091f0:	42a2      	cmp	r2, r4
 80091f2:	d9fa      	bls.n	80091ea <_free_r+0x4a>
 80091f4:	6819      	ldr	r1, [r3, #0]
 80091f6:	1858      	adds	r0, r3, r1
 80091f8:	42a0      	cmp	r0, r4
 80091fa:	d10b      	bne.n	8009214 <_free_r+0x74>
 80091fc:	6820      	ldr	r0, [r4, #0]
 80091fe:	4401      	add	r1, r0
 8009200:	1858      	adds	r0, r3, r1
 8009202:	4282      	cmp	r2, r0
 8009204:	6019      	str	r1, [r3, #0]
 8009206:	d1dd      	bne.n	80091c4 <_free_r+0x24>
 8009208:	6810      	ldr	r0, [r2, #0]
 800920a:	6852      	ldr	r2, [r2, #4]
 800920c:	605a      	str	r2, [r3, #4]
 800920e:	4401      	add	r1, r0
 8009210:	6019      	str	r1, [r3, #0]
 8009212:	e7d7      	b.n	80091c4 <_free_r+0x24>
 8009214:	d902      	bls.n	800921c <_free_r+0x7c>
 8009216:	230c      	movs	r3, #12
 8009218:	602b      	str	r3, [r5, #0]
 800921a:	e7d3      	b.n	80091c4 <_free_r+0x24>
 800921c:	6820      	ldr	r0, [r4, #0]
 800921e:	1821      	adds	r1, r4, r0
 8009220:	428a      	cmp	r2, r1
 8009222:	bf04      	itt	eq
 8009224:	6811      	ldreq	r1, [r2, #0]
 8009226:	6852      	ldreq	r2, [r2, #4]
 8009228:	6062      	str	r2, [r4, #4]
 800922a:	bf04      	itt	eq
 800922c:	1809      	addeq	r1, r1, r0
 800922e:	6021      	streq	r1, [r4, #0]
 8009230:	605c      	str	r4, [r3, #4]
 8009232:	e7c7      	b.n	80091c4 <_free_r+0x24>
 8009234:	bd38      	pop	{r3, r4, r5, pc}
 8009236:	bf00      	nop
 8009238:	200002e8 	.word	0x200002e8

0800923c <_malloc_r>:
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	1ccd      	adds	r5, r1, #3
 8009240:	f025 0503 	bic.w	r5, r5, #3
 8009244:	3508      	adds	r5, #8
 8009246:	2d0c      	cmp	r5, #12
 8009248:	bf38      	it	cc
 800924a:	250c      	movcc	r5, #12
 800924c:	2d00      	cmp	r5, #0
 800924e:	4606      	mov	r6, r0
 8009250:	db01      	blt.n	8009256 <_malloc_r+0x1a>
 8009252:	42a9      	cmp	r1, r5
 8009254:	d903      	bls.n	800925e <_malloc_r+0x22>
 8009256:	230c      	movs	r3, #12
 8009258:	6033      	str	r3, [r6, #0]
 800925a:	2000      	movs	r0, #0
 800925c:	bd70      	pop	{r4, r5, r6, pc}
 800925e:	f000 f87d 	bl	800935c <__malloc_lock>
 8009262:	4a21      	ldr	r2, [pc, #132]	; (80092e8 <_malloc_r+0xac>)
 8009264:	6814      	ldr	r4, [r2, #0]
 8009266:	4621      	mov	r1, r4
 8009268:	b991      	cbnz	r1, 8009290 <_malloc_r+0x54>
 800926a:	4c20      	ldr	r4, [pc, #128]	; (80092ec <_malloc_r+0xb0>)
 800926c:	6823      	ldr	r3, [r4, #0]
 800926e:	b91b      	cbnz	r3, 8009278 <_malloc_r+0x3c>
 8009270:	4630      	mov	r0, r6
 8009272:	f000 f863 	bl	800933c <_sbrk_r>
 8009276:	6020      	str	r0, [r4, #0]
 8009278:	4629      	mov	r1, r5
 800927a:	4630      	mov	r0, r6
 800927c:	f000 f85e 	bl	800933c <_sbrk_r>
 8009280:	1c43      	adds	r3, r0, #1
 8009282:	d124      	bne.n	80092ce <_malloc_r+0x92>
 8009284:	230c      	movs	r3, #12
 8009286:	6033      	str	r3, [r6, #0]
 8009288:	4630      	mov	r0, r6
 800928a:	f000 f868 	bl	800935e <__malloc_unlock>
 800928e:	e7e4      	b.n	800925a <_malloc_r+0x1e>
 8009290:	680b      	ldr	r3, [r1, #0]
 8009292:	1b5b      	subs	r3, r3, r5
 8009294:	d418      	bmi.n	80092c8 <_malloc_r+0x8c>
 8009296:	2b0b      	cmp	r3, #11
 8009298:	d90f      	bls.n	80092ba <_malloc_r+0x7e>
 800929a:	600b      	str	r3, [r1, #0]
 800929c:	50cd      	str	r5, [r1, r3]
 800929e:	18cc      	adds	r4, r1, r3
 80092a0:	4630      	mov	r0, r6
 80092a2:	f000 f85c 	bl	800935e <__malloc_unlock>
 80092a6:	f104 000b 	add.w	r0, r4, #11
 80092aa:	1d23      	adds	r3, r4, #4
 80092ac:	f020 0007 	bic.w	r0, r0, #7
 80092b0:	1ac3      	subs	r3, r0, r3
 80092b2:	d0d3      	beq.n	800925c <_malloc_r+0x20>
 80092b4:	425a      	negs	r2, r3
 80092b6:	50e2      	str	r2, [r4, r3]
 80092b8:	e7d0      	b.n	800925c <_malloc_r+0x20>
 80092ba:	428c      	cmp	r4, r1
 80092bc:	684b      	ldr	r3, [r1, #4]
 80092be:	bf16      	itet	ne
 80092c0:	6063      	strne	r3, [r4, #4]
 80092c2:	6013      	streq	r3, [r2, #0]
 80092c4:	460c      	movne	r4, r1
 80092c6:	e7eb      	b.n	80092a0 <_malloc_r+0x64>
 80092c8:	460c      	mov	r4, r1
 80092ca:	6849      	ldr	r1, [r1, #4]
 80092cc:	e7cc      	b.n	8009268 <_malloc_r+0x2c>
 80092ce:	1cc4      	adds	r4, r0, #3
 80092d0:	f024 0403 	bic.w	r4, r4, #3
 80092d4:	42a0      	cmp	r0, r4
 80092d6:	d005      	beq.n	80092e4 <_malloc_r+0xa8>
 80092d8:	1a21      	subs	r1, r4, r0
 80092da:	4630      	mov	r0, r6
 80092dc:	f000 f82e 	bl	800933c <_sbrk_r>
 80092e0:	3001      	adds	r0, #1
 80092e2:	d0cf      	beq.n	8009284 <_malloc_r+0x48>
 80092e4:	6025      	str	r5, [r4, #0]
 80092e6:	e7db      	b.n	80092a0 <_malloc_r+0x64>
 80092e8:	200002e8 	.word	0x200002e8
 80092ec:	200002ec 	.word	0x200002ec

080092f0 <_realloc_r>:
 80092f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092f2:	4607      	mov	r7, r0
 80092f4:	4614      	mov	r4, r2
 80092f6:	460e      	mov	r6, r1
 80092f8:	b921      	cbnz	r1, 8009304 <_realloc_r+0x14>
 80092fa:	4611      	mov	r1, r2
 80092fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009300:	f7ff bf9c 	b.w	800923c <_malloc_r>
 8009304:	b922      	cbnz	r2, 8009310 <_realloc_r+0x20>
 8009306:	f7ff ff4b 	bl	80091a0 <_free_r>
 800930a:	4625      	mov	r5, r4
 800930c:	4628      	mov	r0, r5
 800930e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009310:	f000 f826 	bl	8009360 <_malloc_usable_size_r>
 8009314:	42a0      	cmp	r0, r4
 8009316:	d20f      	bcs.n	8009338 <_realloc_r+0x48>
 8009318:	4621      	mov	r1, r4
 800931a:	4638      	mov	r0, r7
 800931c:	f7ff ff8e 	bl	800923c <_malloc_r>
 8009320:	4605      	mov	r5, r0
 8009322:	2800      	cmp	r0, #0
 8009324:	d0f2      	beq.n	800930c <_realloc_r+0x1c>
 8009326:	4631      	mov	r1, r6
 8009328:	4622      	mov	r2, r4
 800932a:	f7ff ff15 	bl	8009158 <memcpy>
 800932e:	4631      	mov	r1, r6
 8009330:	4638      	mov	r0, r7
 8009332:	f7ff ff35 	bl	80091a0 <_free_r>
 8009336:	e7e9      	b.n	800930c <_realloc_r+0x1c>
 8009338:	4635      	mov	r5, r6
 800933a:	e7e7      	b.n	800930c <_realloc_r+0x1c>

0800933c <_sbrk_r>:
 800933c:	b538      	push	{r3, r4, r5, lr}
 800933e:	4c06      	ldr	r4, [pc, #24]	; (8009358 <_sbrk_r+0x1c>)
 8009340:	2300      	movs	r3, #0
 8009342:	4605      	mov	r5, r0
 8009344:	4608      	mov	r0, r1
 8009346:	6023      	str	r3, [r4, #0]
 8009348:	f7ff fb4e 	bl	80089e8 <_sbrk>
 800934c:	1c43      	adds	r3, r0, #1
 800934e:	d102      	bne.n	8009356 <_sbrk_r+0x1a>
 8009350:	6823      	ldr	r3, [r4, #0]
 8009352:	b103      	cbz	r3, 8009356 <_sbrk_r+0x1a>
 8009354:	602b      	str	r3, [r5, #0]
 8009356:	bd38      	pop	{r3, r4, r5, pc}
 8009358:	20000634 	.word	0x20000634

0800935c <__malloc_lock>:
 800935c:	4770      	bx	lr

0800935e <__malloc_unlock>:
 800935e:	4770      	bx	lr

08009360 <_malloc_usable_size_r>:
 8009360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009364:	1f18      	subs	r0, r3, #4
 8009366:	2b00      	cmp	r3, #0
 8009368:	bfbc      	itt	lt
 800936a:	580b      	ldrlt	r3, [r1, r0]
 800936c:	18c0      	addlt	r0, r0, r3
 800936e:	4770      	bx	lr

08009370 <_init>:
 8009370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009372:	bf00      	nop
 8009374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009376:	bc08      	pop	{r3}
 8009378:	469e      	mov	lr, r3
 800937a:	4770      	bx	lr

0800937c <_fini>:
 800937c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800937e:	bf00      	nop
 8009380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009382:	bc08      	pop	{r3}
 8009384:	469e      	mov	lr, r3
 8009386:	4770      	bx	lr
