// Seed: 3973233067
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5
);
  wire id_7;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output wor id_6,
    input tri1 id_7,
    output wand id_8
    , id_13,
    output tri0 id_9,
    output wand id_10,
    output wire id_11
);
  assign id_2 = -1 ? id_5 : 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_5,
      id_5,
      id_7,
      id_4
  );
  assign id_10 = id_5;
  and primCall (id_9, id_4, id_7, id_5, id_3);
endmodule
