Fitter Route Stage Report for Example-Project
Fri Sep 20 15:27:50 2024
Quartus Prime Version 24.1.0 Build 115 03/21/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Nets with Highest Wire Count
  3. Delay Chain Summary
  4. Routing Usage Summary
  5. Route Messages
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Global Router Wire Utilization Map
  9. Peak Wire Demand Summary
 10. Peak Wire Demand Details
 11. Peak Total Grid Crossings
 12. Global Router Congestion Hotspot Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------------------------------------------+
; Nets with Highest Wire Count                                                                                      ;
+-----------------------------------------------------------------------------------+----------------------+--------+
; Net                                                                               ; Number of Wires Used ; Fanout ;
+-----------------------------------------------------------------------------------+----------------------+--------+
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_g2b|reduce_xor_7~0 ; 3183                 ; 1745   ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_rptr_g2b|reduce_xor_7~0 ; 3010                 ; 1723   ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[5]                ; 1964                 ; 998    ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[1]                ; 1901                 ; 965    ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[6]                ; 1891                 ; 980    ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|rptr_q[1]                ; 1844                 ; 963    ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[0]                ; 1806                 ; 911    ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[2]                ; 1796                 ; 926    ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[3]                ; 1788                 ; 922    ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|rptr_q[2]                ; 1785                 ; 904    ;
+-----------------------------------------------------------------------------------+----------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name              ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; ddr4_reset_n      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; led[1]            ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; led[2]            ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; led[3]            ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; ddr4_ba[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_ba[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_bg[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_bg[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_ck_p[0]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_ck_n[0]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[0]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[1]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[2]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[3]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[4]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[5]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[6]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[7]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[8]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[9]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[10]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[11]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[12]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[13]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[14]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[15]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_a[16]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_act_n[0]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_cke[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_cs_n[0]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_odt[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; ddr4_par[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; pll_ref_clk_n     ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; clk_ddr4_ch0_n    ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; led[0]            ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; ddr4_dq[0]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[1]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[2]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[3]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[4]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[5]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[6]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[7]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[8]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[9]        ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[10]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[11]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[12]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[13]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[14]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[15]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[16]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[17]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[18]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[19]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[20]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[21]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[22]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[23]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[24]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[25]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[26]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[27]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[28]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[29]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[30]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[31]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[32]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[33]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[34]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[35]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[36]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[37]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[38]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[39]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[40]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[41]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[42]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[43]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[44]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[45]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[46]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[47]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[48]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[49]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[50]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[51]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[52]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[53]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[54]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[55]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[56]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[57]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[58]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[59]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[60]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[61]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[62]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[63]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[64]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[65]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[66]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[67]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[68]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[69]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[70]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dq[71]       ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dqs_n[0]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_n[1]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_n[2]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_n[3]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_n[4]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_n[5]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_n[6]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_n[7]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_n[8]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[0]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[1]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[2]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[3]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[4]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[5]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[6]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[7]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dqs_p[8]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; ddr4_dbi_n[0]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dbi_n[1]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dbi_n[2]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dbi_n[3]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dbi_n[4]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dbi_n[5]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dbi_n[6]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dbi_n[7]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_dbi_n[8]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; ddr4_alert_n[0]   ; Input    ; 0                   ; --                 ; --             ; 125                               ; --                                  ;
; oct_rzqin         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_ddr4_ch0_p    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; pll_ref_clk_p     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; cpu_resetn        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_ddr4_ch0_p(n) ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; pll_ref_clk_p(n)  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------+------------------------------+
; Routing Resource Type       ; Usage                        ;
+-----------------------------+------------------------------+
; Block Input Mux Wrapbacks   ; 167 / 516,600 ( < 1 % )      ;
; Block Input Muxes           ; 405,343 / 5,658,000 ( 7 % )  ;
; Block interconnects         ; 312,467 / 6,625,600 ( 5 % )  ;
; C1 interconnects            ; 181,565 / 2,769,200 ( 7 % )  ;
; C4 interconnects            ; 111,586 / 2,640,400 ( 4 % )  ;
; C8 interconnects            ; 12,809 / 264,040 ( 5 % )     ;
; DCM_muxes                   ; 3 / 824 ( < 1 % )            ;
; DELAY_CHAINs                ; 39 / 17,290 ( < 1 % )        ;
; Direct links                ; 34,559 / 6,625,600 ( < 1 % ) ;
; HIO Buffers                 ; 0 / 45,920 ( 0 % )           ;
; Programmable Invert Buffers ; 39 / 480 ( 8 % )             ;
; Programmable Invert Inputs  ; 23,070 / 513,810 ( 4 % )     ;
; Programmable Inverts        ; 23,070 / 513,810 ( 4 % )     ;
; R0 interconnects            ; 194,981 / 4,620,700 ( 4 % )  ;
; R1 interconnects            ; 126,229 / 2,640,400 ( 5 % )  ;
; R12 interconnects           ; 12,485 / 396,060 ( 3 % )     ;
; R2 interconnects            ; 57,986 / 1,324,300 ( 4 % )   ;
; R4 interconnects            ; 52,700 / 1,332,500 ( 4 % )   ;
; R6 interconnects            ; 83,956 / 1,336,600 ( 6 % )   ;
; Redundancy Muxes            ; 5 / 90,920 ( < 1 % )         ;
; Row Clock Tap-Offs          ; 22,233 / 396,060 ( 6 % )     ;
; Switchbox_clock_muxes       ; 129 / 13,440 ( < 1 % )       ;
; VIO Buffers                 ; 605 / 19,200 ( 3 % )         ;
; Vertical_seam_tap_muxes     ; 135 / 6,720 ( 2 % )          ;
+-----------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 24.1.0 Build 115 03/21/2024 SC Pro Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the Intel FPGA Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Fri Sep 20 15:13:53 2024
    Info: System process ID: 1637847
Info: Command: quartus_fit Example-Project
Info: qfit2_default_script.tcl version: #1
Info: Project  = Example-Project
Info: Revision = Example-Project
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 42% of down directional wire in region X72_Y200 to X83_Y207
    Info (20265): Estimated peak short right directional wire demand : 39% in region X96_Y200 to X107_Y207
    Info (20265): Estimated peak short left directional wire demand : 26% in region X72_Y48 to X83_Y55
    Info (20265): Estimated peak short up directional wire demand : 30% in region X72_Y192 to X83_Y199
    Info (20265): Estimated peak short down directional wire demand : 42% in region X72_Y200 to X83_Y207
Info (20215): Router estimated peak long high speed interconnect demand : 175% of up directional wire in region X96_Y80 to X107_Y87
    Info (20265): Estimated peak long high speed right directional wire demand : 103% in region X144_Y176 to X155_Y183
    Info (20265): Estimated peak long high speed left directional wire demand : 116% in region X96_Y192 to X107_Y199
    Info (20265): Estimated peak long high speed up directional wire demand : 175% in region X96_Y80 to X107_Y87
    Info (20265): Estimated peak long high speed down directional wire demand : 129% in region X144_Y168 to X155_Y175
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.01 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (11888): Total time spent on timing analysis during Routing is 18.56 seconds.
Info (22793): The Timing Analyzer is analyzing 4 combinational loops as latches. To see the list of latches that were not entered as explicit comb loops in design files, view the "User-Specified and Inferred Latches" table in the Synthesis report.
Info: Adding default timing constraints to JTAG signals.  This will help to achieve basic functionality since no such constraints were provided by the user.
Info (16607): Fitter routing operations ending: elapsed time is 00:03:49


+---------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                       ;
+------------------------+------------------------+-------------------+
; Source Clock(s)        ; Destination Clock(s)   ; Delay Added in ns ;
+------------------------+------------------------+-------------------+
; clocks|iopll_0_outclk0 ; clocks|iopll_0_outclk0 ; 9829.5            ;
+------------------------+------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                           ; Destination Register                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmulr_q[0]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[1].sbe.result[0]          ; 0.943             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][0]                                                                                                                                                           ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[1].sbe.result[0]          ; 0.943             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][15]                                                                                                                                                          ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[15]         ; 0.918             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][17]                                                                                                                                                          ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[17]         ; 0.910             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][5]                                                                                                                                                           ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[1].sbe.result[5]          ; 0.888             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][27]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[31]         ; 0.880             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_div|res_q[31]                                                                                                                                                                         ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[31]         ; 0.880             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][20]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][12]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][21]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][19]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][15]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][17]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][16]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][14]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][13]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][18]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][8]_1                                                                                                                                                         ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][10]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][26]_4                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][9]_1                                                                                                                                                         ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][32]_3                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][11]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][6]_1                                                                                                                                                         ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[2]                                                                                                                                                                 ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][7]_1                                                                                                                                                         ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][29]_4                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][23]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][31]_3                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][22]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][25]_4                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][27]_4                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][30]_3                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][24]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][24]_4                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][28]_4                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][33]_1                                                                                                                                                        ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[28]         ; 0.870             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[5]                                                                                                                                                                 ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[25]         ; 0.859             ;
; i_ariane|i_cva6|csr_regfile_i|stvec_q[0]                                                                                                                                                                                  ; i_ariane|i_cva6|i_frontend|npc_q[3]                                        ; 0.846             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[6]                                                                                                                                                                 ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[1].sbe.result[24]         ; 0.841             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_18|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[18]           ; 0.812             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[11]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[19]         ; 0.810             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_4|q[0]                                                                                                      ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[4]            ; 0.808             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[8]                                                                                                                                                                 ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][8]                                                                                                                                                           ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_div|rem_sel_q                                                                                                                                                                         ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|operator_q[7]                                                                                                                                                              ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|operator_q[6]                                                                                                                                                              ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|operator_q[4]                                                                                                                                                              ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|operator_q[3]                                                                                                                                                              ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[23]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|operator_q[5]                                                                                                                                                              ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|operator_q[1]                                                                                                                                                              ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|operator_q[2]                                                                                                                                                              ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|operator_q[0]                                                                                                                                                              ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[8]          ; 0.797             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_div|res_inv_q                                                                                                                                                                         ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[1].sbe.result[18]         ; 0.796             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_22|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[22]           ; 0.788             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_14|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_0[14]           ; 0.784             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][2]                                                                                                                                                           ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[2]          ; 0.784             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[29]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[2]          ; 0.784             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_17|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_0[17]           ; 0.781             ;
; i_ariane|i_cva6|csr_regfile_i|mtvec_q[0]                                                                                                                                                                                  ; i_ariane|i_cva6|i_frontend|npc_q[3]                                        ; 0.781             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_0|q[0]                                                                                                      ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_0[0]            ; 0.775             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_23|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[23]           ; 0.771             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_19|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[19]           ; 0.766             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[10]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[10]         ; 0.765             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][10]                                                                                                                                                          ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[10]         ; 0.765             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[20]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[10]         ; 0.765             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[21]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[10]         ; 0.765             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_3|q[0]                                                                                                      ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[3]            ; 0.765             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_31|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_0[31]           ; 0.759             ;
; i_ariane_peripherals|i_plic|prio_q[0][2]                                                                                                                                                                                  ; i_ariane_peripherals|i_axi2apb_64_32_plic|RDATA_Q_0[2]                     ; 0.758             ;
; i_ariane_peripherals|i_plic|prio_q[20][2]                                                                                                                                                                                 ; i_ariane_peripherals|i_axi2apb_64_32_plic|RDATA_Q_0[2]                     ; 0.758             ;
; i_ariane_peripherals|i_plic|prio_q[19][2]                                                                                                                                                                                 ; i_ariane_peripherals|i_axi2apb_64_32_plic|RDATA_Q_0[2]                     ; 0.758             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_21|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_0[21]           ; 0.757             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_8|q[0]                                                                                                      ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[8]            ; 0.757             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_16|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[16]           ; 0.755             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[0].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[11] ; 0.751             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[2].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a43~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[11] ; 0.751             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[2].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[11] ; 0.751             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[1].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[11] ; 0.751             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[3].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[11] ; 0.751             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[0].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a43~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[11] ; 0.751             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[1].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a43~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[11] ; 0.751             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[3].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a43~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[11] ; 0.751             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_27|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[27]           ; 0.749             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[15]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[16]         ; 0.742             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][16]                                                                                                                                                          ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[2].sbe.result[16]         ; 0.742             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_15|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_1[15]           ; 0.741             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|mult_0~_pl[0][3]                                                                                                                                                           ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[3]          ; 0.729             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[28]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[3]          ; 0.729             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[3]                                                                                                                                                                 ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[3]          ; 0.729             ;
; i_ariane|i_cva6|ex_stage_i|i_mult|i_multiplier|clmul_q[27]                                                                                                                                                                ; i_ariane|i_cva6|issue_stage_i|i_scoreboard|mem_q[0].sbe.result[3]          ; 0.729             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[2].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a38~reg0 ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[6]  ; 0.728             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[2].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a6~reg0  ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[6]  ; 0.728             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[0].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a6~reg0  ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[6]  ; 0.728             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[3].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a6~reg0  ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[6]  ; 0.728             ;
; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|gen_data_banks[1].i_data_sram|data_sram|gen_cut[0].i_tc_sram_wrapper|i_ram|Mem_DP_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a6~reg0  ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|data_rdata_q[6]  ; 0.728             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_29|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_0[29]           ; 0.722             ;
; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_intrpt_rise_en_intrpt_rise_en_26|q[0]                                                                                                     ; i_ariane_peripherals|gen_gpio.i_axi2apb_64_32_gpio|RDATA_Q_0[26]           ; 0.721             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(96, 200), (107, 207)]           ; 39.062 %    ;
; short           ; left      ; [(72, 48), (83, 55)]              ; 26.161 %    ;
; short           ; up        ; [(72, 192), (83, 199)]            ; 30.694 %    ;
; short           ; down      ; [(72, 200), (83, 207)]            ; 42.083 %    ;
; long high speed ; right     ; [(144, 176), (155, 183)]          ; 103.125 %   ;
; long high speed ; left      ; [(96, 192), (107, 199)]           ; 116.319 %   ;
; long high speed ; up        ; [(96, 80), (107, 87)]             ; 175.000 %   ;
; long high speed ; down      ; [(144, 168), (155, 175)]          ; 129.167 %   ;
+-----------------+-----------+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                       ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                      ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(96, 200), (107, 207)]           ; 39.062 %    ;    High Routing Fan-Out                                                                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_g2b|reduce_xor_7~0                                              ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[3]~_Duplicate_21                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[5]~_Duplicate                                                   ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[0]~_Duplicate_12                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[1]~_Duplicate                                                   ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[6]~_Duplicate_3                                                 ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[2]~_Duplicate_17                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[8]                                                              ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[7]                                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|rd_fifo_wr_ready_r                                                                       ;
; short           ; right     ; [(96, 200), (107, 207)]           ; 39.062 %    ;    Long Distance                                                                                                               ;
;     --          ;           ;                                   ;             ; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_gpio_out_gpio_out_3|q[0]                       ;
;     --          ;           ;                                   ;             ; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_gpio_out_gpio_out_4|q[0]                       ;
;     --          ;           ;                                   ;             ; i_ariane_peripherals|gen_gpio.i_gpio|i_gpio_apb_wrap|i_gpio|i_gpio|i_reg_file|u_gpio_out_gpio_out_5|q[0]                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_g2b|reduce_xor_7~0                                              ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[2]~_Duplicate_17                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[3]~_Duplicate_21                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[6]~_Duplicate_3                                                 ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[0]~_Duplicate_12                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[5]~_Duplicate                                                   ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_master_wr_data[373]~ERTM                                              ;
; short           ; left      ; [(72, 48), (83, 55)]              ; 26.161 %    ;    High Routing Fan-Out                                                                                                        ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|wbuffer_hit_oh[0]~9                                 ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|tag_valid_q                                                          ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|ex_stage_i|lsu_i|gen_mmu.i_cva6_mmu|i_ptw|Mux_54~0                                                             ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[1].data[8]                            ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[1].data[29]                           ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[1].data[14]                           ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[0].data[31]                           ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[0].data[30]                           ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[0].data[27]                           ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[1].data[30]                           ;
; short           ; left      ; [(72, 48), (83, 55)]              ; 26.161 %    ;    Long Distance                                                                                                               ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|bank_wdata[0][1][0]~36                              ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_mem|bank_wdata[0][1][0]~37                              ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_adapter|dcache_rd_shift_q[0][39]                                              ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_adapter|dcache_rd_shift_q[0][44]                                              ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_adapter|dcache_rd_shift_q[0][12]                                              ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_adapter|dcache_rd_shift_q[0][29]                                              ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[0].data[14]                           ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_wt_dcache|i_wt_dcache_wbuffer|wbuffer_q[1].data[14]                           ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_adapter|dcache_rd_shift_q[0][41]                                              ;
;     --          ;           ;                                   ;             ; i_ariane|i_cva6|gen_cache_wt.i_cache_subsystem|i_adapter|dcache_rd_shift_q[0][9]                                               ;
; short           ; up        ; [(72, 192), (83, 199)]            ; 30.694 %    ;    High Routing Fan-Out                                                                                                        ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|partial_write_data_fifo|scfifo_inst|auto_generated|dpfifo|rtl~82          ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|partial_write_data_fifo|scfifo_inst|auto_generated|dpfifo|wr_ptr|count[5] ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|partial_write_data_fifo|scfifo_inst|auto_generated|dpfifo|wr_ptr|count[4] ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|partial_write_data_fifo|scfifo_inst|auto_generated|dpfifo|wr_ptr|count[3] ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|partial_write_data_fifo|scfifo_inst|auto_generated|dpfifo|wr_ptr|count[2] ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|partial_write_data_fifo|scfifo_inst|auto_generated|dpfifo|wr_ptr|count[1] ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|partial_write_data_fifo|scfifo_inst|auto_generated|dpfifo|wr_ptr|count[0] ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_interface_fifo_inst|data_reg~3472                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|pending_data[1][497]~ERTM                                                 ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_interface_fifo_inst|data_reg~3474                                              ;
; short           ; up        ; [(72, 192), (83, 199)]            ; 30.694 %    ;    Long Distance                                                                                                               ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|pending_data[1][497]~ERTM                                                 ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[510]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_interface_fifo_inst|data_reg~3470                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_interface_fifo_inst|data_reg~3472                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_interface_fifo_inst|data_reg~3474                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_encoder_input_data[5][33]~ERTM                                        ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_interface_fifo_inst|data_reg~3473                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_interface_fifo_inst|data_reg~3475                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_master_wr_data[183]~ERTM                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_master_wr_data[178]~ERTM                                              ;
; short           ; down      ; [(72, 200), (83, 207)]            ; 42.083 %    ;    High Routing Fan-Out                                                                                                        ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[236]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[503]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[240]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[428]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[170]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[462]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[452]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[146]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[232]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[512]                                                             ;
; short           ; down      ; [(72, 200), (83, 207)]            ; 42.083 %    ;    Long Distance                                                                                                               ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_master_wr_data[302]~ERTM                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_master_wr_data[296]~ERTM                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_master_wr_data[511]~ERTM                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[63]                                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[36]                                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[71]                                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[236]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[53]                                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_master_wr_data[103]~ERTM                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[309]                                                             ;
; long high speed ; right     ; [(144, 176), (155, 183)]          ; 103.125 %   ;    High Routing Fan-Out                                                                                                        ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|address_reg[4]                                                        ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|int_output_sel[1]~5                                                   ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|int_output_sel[1]~4                                                   ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|int_output_sel[1]~4xsyn                                               ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[33]~50xsyn_465                                         ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[37]~86xsyn_477                                         ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|int_output_sel[0]~3                                                   ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|int_output_sel[2]~1                                                   ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|in_ready~1xsyn_5                                                      ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~282                                                       ;
; long high speed ; right     ; [(144, 176), (155, 183)]          ; 103.125 %   ;    Long Distance                                                                                                               ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i7~0                                                                   ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_b2g|Z[0]                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_b2g|Z[6]                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_b2g|Z[5]                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~44                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~286                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~29                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~98                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~261                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~263                                                       ;
; long high speed ; left      ; [(96, 192), (107, 199)]           ; 116.319 %   ;    High Routing Fan-Out                                                                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_g2b|reduce_xor_7~0                                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|i6966~525_ERTM0                                                           ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|i6966~226_ERTM0                                                           ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[3]~_Duplicate_21                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[0]~_Duplicate_12                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|rptr_q[6]~_Duplicate                                                   ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[28]~17xsyn_454                                         ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[18]~191xsyn_512                                        ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[4]~77xsyn_474                                          ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[6]~152xsyn_499                                         ;
; long high speed ; left      ; [(96, 192), (107, 199)]           ; 116.319 %   ;    Long Distance                                                                                                               ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_spill_register|gen_spill_reg.a_data_q[50]                            ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_spill_register|gen_spill_reg.a_data_q[54]                            ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_g2b|reduce_xor_7~0                                              ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|reduce_or_0~xsyn                                                       ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_encoder_output_data_byte_enable[10]~ERTM                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_encoder_output_data_byte_enable[12]~ERTM                              ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_encoder_output_data_byte_enable[1]~ERTM                               ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[158]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|master_rd_data_pipe_out[374]                                                             ;
;     --          ;           ;                                   ;             ; inst_ddr4|emif_fm_0|ecc_core|core|ecc|iohmc_ecc_inst|int_encoder_output_data_byte_enable[39]~ERTM                              ;
; long high speed ; up        ; [(96, 80), (107, 87)]             ; 175.000 %   ;    High Routing Fan-Out                                                                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|rptr_q[2]~_Duplicate_20                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|rptr_q[3]~_Duplicate_10                                                ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|rptr_q[5]~_Duplicate_7                                                 ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|rptr_q[0]~_Duplicate_17                                                ;
;     --          ;           ;                                   ;             ; i_axi_riscv_atomics|i_atomics|i_amos|Select_241~1                                                                              ;
;     --          ;           ;                                   ;             ; i_axi_riscv_atomics|i_atomics|i_amos|Select_240~60                                                                             ;
;     --          ;           ;                                   ;             ; i_axi_riscv_atomics|i_atomics|i_amos|Select_240~49                                                                             ;
;     --          ;           ;                                   ;             ; i_axi_riscv_atomics|i_atomics|i_amos|Select_240~56                                                                             ;
;     --          ;           ;                                   ;             ; i_axi_riscv_atomics|i_atomics|i_amos|Select_240~26                                                                             ;
;     --          ;           ;                                   ;             ; i_axi_riscv_atomics|i_atomics|i_amos|Select_249~8                                                                              ;
; long high speed ; up        ; [(96, 80), (107, 87)]             ; 175.000 %   ;    Long Distance                                                                                                               ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i7~0                                                                   ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~94                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~198                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~167                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~249                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~206                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~154                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~202                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~203                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~163                                                       ;
; long high speed ; down      ; [(144, 168), (155, 175)]          ; 129.167 %   ;    High Routing Fan-Out                                                                                                        ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[56]~149xsyn_498                                        ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[37]~86xsyn_477                                         ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[2]~65xsyn_470                                          ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[42]~116xsyn_487                                        ;
;     --          ;           ;                                   ;             ; axi_to_avalon_ddr|emif_fm_0_ctrl_amm_0_rsp_width_adapter|out_data_field[0]~71xsyn_472                                          ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~282                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~224                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~167                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~138                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~33                                                        ;
; long high speed ; down      ; [(144, 168), (155, 175)]          ; 129.167 %   ;    Long Distance                                                                                                               ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~135                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~114                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~98                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~91                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~27                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~109                                                       ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~89                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~87                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~86                                                        ;
;     --          ;           ;                                   ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|reduce_nor_0~29                                                        ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                ;
+-----------------------------------------------------------------------------------+----------------------+
; Net Name                                                                          ; Total Grid Crossings ;
+-----------------------------------------------------------------------------------+----------------------+
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i_rptr_g2b|reduce_xor_7~0 ; 79                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|i7~0                      ; 77                   ;
; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_rptr_g2b|reduce_xor_7~0 ; 75                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~166          ; 72                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~206          ; 69                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~140          ; 69                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~82           ; 69                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~239          ; 69                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~94           ; 69                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~266          ; 68                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~252          ; 68                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~202          ; 68                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~142          ; 68                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~255          ; 68                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~42           ; 68                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~70           ; 68                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~106          ; 67                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~95           ; 67                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~253          ; 66                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~215          ; 66                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~92           ; 66                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~52           ; 66                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~37           ; 66                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~34           ; 66                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~246          ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~222          ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~207          ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~201          ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~164          ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~159          ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~102          ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~93           ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~85           ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~69           ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~65           ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~1            ; 65                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~205          ; 64                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~154          ; 64                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~79           ; 64                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~44           ; 64                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~254          ; 63                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~238          ; 63                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~269          ; 63                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~75           ; 63                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~61           ; 63                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~48           ; 63                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~77           ; 63                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~237          ; 63                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~213          ; 62                   ;
; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_w|reduce_nor_0~204          ; 62                   ;
+-----------------------------------------------------------------------------------+----------------------+


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


