// Seed: 371039183
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2
    , id_6,
    input tri0 id_3,
    input supply0 id_4
);
  supply1 id_7 = id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = id_6;
endmodule
module module_2 (
    input  tri1 id_0,
    output wire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
