{"version":"1.1.0","info":[["/Users/zixt/verilog/mcpu-pipeline/cpu/control/Controller.sv",[[[[[["Controller",[[0,0],[19,2]],[[0,7],[0,17]],[],["module"]],[178,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["Controller"],["port","input"]],["reset",[[2,4],[2,15]],[[2,10],[2,15]],["Controller"],["port","input"]],["op",[[3,4],[3,17]],[[3,15],[3,17]],["Controller"],["port","input"]],["func",[[4,4],[4,19]],[[4,15],[4,19]],["Controller"],["port","input"]],["rs",[[5,4],[5,17]],[[5,15],[5,17]],["Controller"],["port","input"]],["rt",[[6,4],[6,17]],[[6,15],[6,17]],["Controller"],["port","input"]],["pipeline_stall",[[7,4],[7,24]],[[7,10],[7,24]],["Controller"],["port","input"]],["IntReq",[[8,4],[8,16]],[[8,10],[8,16]],["Controller"],["port","input"]],["i_if",[[9,4],[9,23]],[[9,19],[9,23]],["Controller"],["port","IIF.Controller"]],["ID_FLUSH",[[10,4],[10,19]],[[10,11],[10,19]],["Controller"],["port","output"]],["EX_FLUSH",[[11,4],[11,19]],[[11,11],[11,19]],["Controller"],["port","output"]],["MEM_FLUSH",[[12,4],[12,20]],[[12,11],[12,20]],["Controller"],["port","output"]],["ID_CTRL",[[13,4],[13,23]],[[13,16],[13,23]],["Controller"],["port","output"]],["EX_CTRL",[[14,4],[14,24]],[[14,17],[14,24]],["Controller"],["port","output"]],["MEM_CTRL",[[15,4],[15,19]],[[15,11],[15,19]],["Controller"],["port","output"]],["WB_CTRL",[[16,4],[16,23]],[[16,16],[16,23]],["Controller"],["port","output"]],["CP0_CTRL",[[17,4],[17,24]],[[17,16],[17,24]],["Controller"],["port","output"]],["o_uncertainJump",[[18,4],[18,26]],[[18,11],[18,26]],["Controller"],["port","output"]],["aluop",[[20,4],[20,19]],[[20,14],[20,19]],["Controller"],["variable","wire"]],["branchType",[[21,4],[21,24]],[[21,14],[21,24]],["Controller"],["variable","wire"]],["MDFunc",[[21,4],[21,31]],[[21,25],[21,31]],["Controller"],["variable","branchType"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/control/FORWARD.sv",[[[[[["FORWARD",[[1,0],[12,2]],[[1,7],[1,14]],[],["module"]],[31,9]],[[["MEM_BACK",[[2,4],[2,24]],[[2,16],[2,24]],["FORWARD"],["port","input"]],["WB_BACK",[[3,4],[3,23]],[[3,16],[3,23]],["FORWARD"],["port","input"]],["USE_MEM_BACK",[[4,4],[4,22]],[[4,10],[4,22]],["FORWARD"],["port","input"]],["USE_WB_BACK",[[5,4],[5,21]],[[5,10],[5,21]],["FORWARD"],["port","input"]],["rs",[[6,4],[6,17]],[[6,15],[6,17]],["FORWARD"],["port","input"]],["rt",[[7,4],[7,17]],[[7,15],[7,17]],["FORWARD"],["port","input"]],["rd1",[[8,4],[8,19]],[[8,16],[8,19]],["FORWARD"],["port","input"]],["rd2",[[9,4],[9,19]],[[9,16],[9,19]],["FORWARD"],["port","input"]],["f_rd1",[[10,4],[10,23]],[[10,18],[10,23]],["FORWARD"],["port","output"]],["f_rd2",[[11,4],[11,23]],[[11,18],[11,23]],["FORWARD"],["port","output"]],["WB_Wd",[[13,4],[13,21]],[[13,16],[13,21]],["FORWARD"],["variable","wire"]],["MEM_Wd",[[13,4],[13,28]],[[13,22],[13,28]],["FORWARD"],["variable","WB_Wd"]],["WB_rd",[[14,4],[14,20]],[[14,15],[14,20]],["FORWARD"],["variable","wire"]],["MEM_rd",[[14,4],[14,27]],[[14,21],[14,27]],["FORWARD"],["variable","WB_rd"]]]]]],null,null,null,[["fmatch",[[0,0],[1,0]],[[0,8],[0,14]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/control/HazardDetect.sv",[[[[[["HazardDetect",[[0,0],[11,2]],[[0,7],[0,19]],[],["module"]],[16,9]],[[["ID_rs",[[1,4],[1,20]],[[1,15],[1,20]],["HazardDetect"],["port","input"]],["ID_rt",[[2,4],[2,20]],[[2,15],[2,20]],["HazardDetect"],["port","input"]],["EX_rw",[[3,4],[3,20]],[[3,15],[3,20]],["HazardDetect"],["port","input"]],["MEM_rw",[[4,4],[4,21]],[[4,15],[4,21]],["HazardDetect"],["port","input"]],["ID_uncertainJump",[[5,4],[5,26]],[[5,10],[5,26]],["HazardDetect"],["port","input"]],["EX_memToReg",[[6,4],[6,21]],[[6,10],[6,21]],["HazardDetect"],["port","input"]],["EX_regWrite",[[7,4],[7,21]],[[7,10],[7,21]],["HazardDetect"],["port","input"]],["MEM_memToReg",[[8,4],[8,22]],[[8,10],[8,22]],["HazardDetect"],["port","input"]],["stall",[[9,4],[9,16]],[[9,11],[9,16]],["HazardDetect"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/CP0.sv",[[[[[["CP0",[[0,0],[10,2]],[[0,7],[0,10]],[],["module"]],[50,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["CP0"],["port","input"]],["rst",[[2,4],[2,18]],[[2,15],[2,18]],["CP0"],["port","input"]],["HWInt",[[3,4],[3,21]],[[3,16],[3,21]],["CP0"],["port","input"]],["ID_PCP1",[[4,4],[4,24]],[[4,17],[4,24]],["CP0"],["port","input"]],["o_ID_EPC",[[5,4],[5,30]],[[5,22],[5,30]],["CP0"],["port","reg"]],["EX_DATA",[[6,4],[6,24]],[[6,17],[6,24]],["CP0"],["port","input"]],["o_EX_DATA",[[7,4],[7,27]],[[7,18],[7,27]],["CP0"],["port","output"]],["CP0_CTRL",[[8,4],[8,23]],[[8,15],[8,23]],["CP0"],["port","input"]],["IntReq",[[9,4],[9,17]],[[9,11],[9,17]],["CP0"],["port","output"]],["DIn",[[12,4],[12,18]],[[12,15],[12,18]],["CP0"],["variable","wire"]],["Sel",[[13,4],[13,18]],[[13,15],[13,18]],["CP0"],["variable","wire"]],["Wen",[[14,4],[14,12]],[[14,9],[14,12]],["CP0"],["variable","wire"]],["IM",[[17,4],[17,17]],[[17,15],[17,17]],["CP0"],["variable","reg"]],["EXL",[[18,4],[18,11]],[[18,8],[18,11]],["CP0"],["variable","reg"]],["IE",[[18,4],[18,14]],[[18,12],[18,14]],["CP0"],["variable","EXL"]],["hwint_pend",[[19,4],[19,25]],[[19,15],[19,25]],["CP0"],["variable","reg"]],["PrID",[[20,4],[20,18]],[[20,14],[20,18]],["CP0"],["variable","reg"]],["SR",[[21,4],[21,17]],[[21,15],[21,17]],["CP0"],["variable","wire"]],["Cause",[[22,4],[22,20]],[[22,15],[22,20]],["CP0"],["variable","wire"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/ALU.sv",[[[[[["ALU",[[0,0],[7,17]],[[0,7],[0,10]],[],["module"]],[37,8]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["ALU"],["port","input"]],["B",[[2,4],[2,17]],[[2,16],[2,17]],["ALU"],["port","input"]],["sa",[[3,4],[3,18]],[[3,16],[3,18]],["ALU"],["port","input"]],["F",[[4,4],[4,16]],[[4,15],[4,16]],["ALU"],["port","input"]],["C",[[5,4],[5,21]],[[5,20],[5,21]],["ALU"],["port","reg"]],["sum",[[6,4],[6,20]],[[6,17],[6,20]],["ALU"],["port","output"]],["zero",[[7,4],[7,15]],[[7,11],[7,15]],["ALU"],["port","output"]],["sll",[[8,4],[8,19]],[[8,16],[8,19]],["ALU"],["variable","wire"]],["srl",[[8,4],[8,23]],[[8,20],[8,23]],["ALU"],["variable","sll"]],["sra",[[8,4],[8,27]],[[8,24],[8,27]],["ALU"],["variable","srl"]],["sllv",[[8,4],[8,32]],[[8,28],[8,32]],["ALU"],["variable","sra"]],["srlv",[[8,4],[8,37]],[[8,33],[8,37]],["ALU"],["variable","sllv"]],["srav",[[8,4],[8,42]],[[8,38],[8,42]],["ALU"],["variable","srlv"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/EX.sv",[[[[[["EX",[[0,0],[17,2]],[[0,7],[0,9]],[],["module"]],[92,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["EX"],["port","input"]],["rst",[[2,4],[2,18]],[[2,15],[2,18]],["EX"],["port","input"]],["EX_FLUSH",[[3,4],[3,18]],[[3,10],[3,18]],["EX"],["port","input"]],["EX_CTRL",[[4,4],[4,23]],[[4,16],[4,23]],["EX"],["port","input"]],["MEM_CTRL",[[5,4],[5,18]],[[5,10],[5,18]],["EX"],["port","input"]],["WB_CTRL",[[6,4],[6,22]],[[6,15],[6,22]],["EX"],["port","input"]],["EX_DATA",[[7,4],[7,24]],[[7,17],[7,24]],["EX"],["port","input"]],["WB_BACK",[[8,4],[8,24]],[[8,17],[8,24]],["EX"],["port","input"]],["MEM_BACK",[[9,4],[9,25]],[[9,17],[9,25]],["EX"],["port","input"]],["CP0_DATA",[[10,4],[10,25]],[[10,17],[10,25]],["EX"],["port","input"]],["o_MEM_CTRL",[[11,4],[11,25]],[[11,15],[11,25]],["EX"],["port","reg"]],["o_WB_CTRL",[[12,4],[12,29]],[[12,20],[12,29]],["EX"],["port","reg"]],["o_MEM_DATA",[[13,4],[13,31]],[[13,21],[13,31]],["EX"],["port","reg"]],["o_pre_MEM_DATA",[[14,4],[14,31]],[[14,17],[14,31]],["EX"],["port","output"]],["o_CP0_DATA",[[15,4],[15,28]],[[15,18],[15,28]],["EX"],["port","output"]],["rw",[[16,4],[16,18]],[[16,16],[16,18]],["EX"],["port","output"]],["aluop",[[18,4],[18,19]],[[18,14],[18,19]],["EX"],["variable","wire"]],["MDFunc",[[19,4],[19,20]],[[19,14],[19,20]],["EX"],["variable","wire"]],["PCP1",[[22,4],[22,20]],[[22,16],[22,20]],["EX"],["variable","wire"]],["instr",[[23,4],[23,20]],[[23,15],[23,20]],["EX"],["variable","wire"]],["rd1",[[23,4],[23,24]],[[23,21],[23,24]],["EX"],["variable","instr"]],["rd2",[[23,4],[23,28]],[[23,25],[23,28]],["EX"],["variable","rd1"]],["EXTB",[[23,4],[23,33]],[[23,29],[23,33]],["EX"],["variable","rd2"]],["f_rd1",[[26,4],[26,19]],[[26,14],[26,19]],["EX"],["variable","wire"]],["f_rd2",[[26,4],[26,25]],[[26,20],[26,25]],["EX"],["variable","f_rd1"]],["ALUB",[[26,4],[26,30]],[[26,26],[26,30]],["EX"],["variable","f_rd2"]],["ALUC",[[26,4],[26,35]],[[26,31],[26,35]],["EX"],["variable","ALUB"]],["EXout",[[26,4],[26,41]],[[26,36],[26,41]],["EX"],["variable","ALUC"]],["MDHI",[[26,4],[26,46]],[[26,42],[26,46]],["EX"],["variable","EXout"]],["MDLO",[[26,4],[26,51]],[[26,47],[26,51]],["EX"],["variable","MDHI"]],["zero",[[32,4],[32,13]],[[32,9],[32,13]],["EX"],["variable","wire"]],["preMemAddr",[[33,4],[33,24]],[[33,14],[33,24]],["EX"],["variable","wire"]],["u_EX_FORWARD",[[35,4],[46,5]],[[35,12],[35,24]],["EX"],["instance","FORWARD"]],["ALU",[[47,4],[55,5]],[[47,8],[47,11]],["EX"],["instance","ALU"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/MDProc.sv",[[[[[["MDPROC",[[0,0],[8,2]],[[0,7],[0,13]],[],["module"]],[33,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["MDPROC"],["port","input"]],["isSign",[[2,4],[2,16]],[[2,10],[2,16]],["MDPROC"],["port","input"]],["A",[[3,4],[3,17]],[[3,16],[3,17]],["MDPROC"],["port","input"]],["B",[[4,4],[4,17]],[[4,16],[4,17]],["MDPROC"],["port","input"]],["F",[[5,4],[5,17]],[[5,16],[5,17]],["MDPROC"],["port","input"]],["O_HI",[[6,4],[6,21]],[[6,17],[6,21]],["MDPROC"],["port","output"]],["O_LO",[[7,4],[7,21]],[[7,17],[7,21]],["MDPROC"],["port","output"]],["hifo",[[9,4],[9,18]],[[9,14],[9,18]],["MDPROC"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/BRANCH.sv",[[[[[["BRANCH",[[1,0],[6,2]],[[1,7],[1,13]],[],["module"]],[13,9]],[[["rd1",[[2,4],[2,19]],[[2,16],[2,19]],["BRANCH"],["port","input"]],["rd2",[[3,4],[3,19]],[[3,16],[3,19]],["BRANCH"],["port","input"]],["branchType",[[4,4],[4,26]],[[4,16],[4,26]],["BRANCH"],["port","input"]],["branchAvail",[[5,4],[5,22]],[[5,11],[5,22]],["BRANCH"],["port","output"]]]]]],null,null,null,[["match",[[0,0],[1,0]],[[0,8],[0,13]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/EXT.sv",[[[[[["EXT",[[0,0],[5,2]],[[0,7],[0,10]],[],["module"]],[8,9]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["EXT"],["port","input"]],["extop",[[2,4],[2,15]],[[2,10],[2,15]],["EXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["EXT"],["port","input"]],["B",[[4,4],[4,18]],[[4,17],[4,18]],["EXT"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/GPR.sv",[[[[[["GPR",[[0,0],[9,23]],[[0,7],[0,10]],[],["module"]],[32,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["GPR"],["port","input"]],["reset",[[2,4],[2,15]],[[2,10],[2,15]],["GPR"],["port","input"]],["regWrite",[[3,4],[3,18]],[[3,10],[3,18]],["GPR"],["port","input"]],["rs",[[4,4],[4,19]],[[4,17],[4,19]],["GPR"],["port","input"]],["rt",[[5,4],[5,19]],[[5,17],[5,19]],["GPR"],["port","input"]],["rw",[[6,4],[6,19]],[[6,17],[6,19]],["GPR"],["port","input"]],["Wd",[[7,4],[7,19]],[[7,17],[7,19]],["GPR"],["port","input"]],["rd1",[[8,4],[8,21]],[[8,18],[8,21]],["GPR"],["port","output"]],["rd2",[[9,4],[9,21]],[[9,18],[9,21]],["GPR"],["port","output"]],["register",[[10,4],[10,28]],[[10,14],[10,22]],["GPR"],["variable","reg"]],["i",[[14,4],[14,13]],[[14,12],[14,13]],["GPR"],["variable","integer"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/ID.sv",[[[[[["ID",[[0,0],[19,2]],[[0,7],[0,9]],[],["module"]],[111,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["ID"],["port","input"]],["rst",[[2,4],[2,18]],[[2,15],[2,18]],["ID"],["port","input"]],["ID_FLUSH",[[4,4],[4,18]],[[4,10],[4,18]],["ID"],["port","input"]],["ID_CTRL",[[5,4],[5,22]],[[5,15],[5,22]],["ID"],["port","input"]],["EX_CTRL",[[6,4],[6,23]],[[6,16],[6,23]],["ID"],["port","input"]],["MEM_CTRL",[[7,4],[7,18]],[[7,10],[7,18]],["ID"],["port","input"]],["WB_CTRL",[[8,4],[8,22]],[[8,15],[8,22]],["ID"],["port","input"]],["ID_DATA",[[9,4],[9,23]],[[9,16],[9,23]],["ID"],["port","input"]],["WB_BACK",[[10,4],[10,23]],[[10,16],[10,23]],["ID"],["port","input"]],["MEM_BACK",[[11,4],[11,24]],[[11,16],[11,24]],["ID"],["port","input"]],["CP0_EPC",[[12,4],[12,23]],[[12,16],[12,23]],["ID"],["port","input"]],["o_EX_CTRL",[[13,4],[13,29]],[[13,20],[13,29]],["ID"],["port","reg"]],["o_MEM_CTRL",[[14,4],[14,25]],[[14,15],[14,25]],["ID"],["port","reg"]],["o_WB_CTRL",[[15,4],[15,30]],[[15,21],[15,30]],["ID"],["port","reg"]],["o_EX_DATA",[[16,4],[16,31]],[[16,22],[16,31]],["ID"],["port","reg"]],["o_JPC",[[17,4],[17,22]],[[17,17],[17,22]],["ID"],["port","output"]],["o_jpcAvail",[[18,4],[18,21]],[[18,11],[18,21]],["ID"],["port","output"]],["branchType",[[20,4],[20,24]],[[20,14],[20,24]],["ID"],["variable","wire"]],["PCP1",[[23,4],[23,20]],[[23,16],[23,20]],["ID"],["variable","wire"]],["instr",[[24,4],[24,21]],[[24,16],[24,21]],["ID"],["variable","wire"]],["WB_Wd",[[26,4],[26,21]],[[26,16],[26,21]],["ID"],["variable","wire"]],["WB_rw",[[27,4],[27,20]],[[27,15],[27,20]],["ID"],["variable","wire"]],["rd1",[[30,4],[30,18]],[[30,15],[30,18]],["ID"],["variable","wire"]],["rd2",[[30,4],[30,22]],[[30,19],[30,22]],["ID"],["variable","rd1"]],["EXTB",[[30,4],[30,27]],[[30,23],[30,27]],["ID"],["variable","rd2"]],["GPR",[[32,4],[42,5]],[[32,8],[32,11]],["ID"],["instance","GPR"]],["EXT",[[44,4],[49,5]],[[44,8],[44,11]],["ID"],["instance","EXT"]],["f_rd1",[[51,4],[51,22]],[[51,17],[51,22]],["ID"],["variable","wire"]],["f_rd2",[[52,4],[52,22]],[[52,17],[52,22]],["ID"],["variable","wire"]],["u_ID_FORWARD",[[54,4],[65,5]],[[54,12],[54,24]],["ID"],["instance","FORWARD"]],["branchAvail",[[67,4],[67,27]],[[67,16],[67,27]],["ID"],["variable","wire"]],["u_BRANCH",[[69,4],[74,5]],[[69,11],[69,19]],["ID"],["instance","BRANCH"]],["jpc",[[76,4],[88,5]],[[76,8],[76,11]],["ID"],["instance","jpc"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/npc.sv",[[[[[["jpc",[[2,0],[13,27]],[[2,7],[2,10]],[],["module"]],[20,9]],[[["PC",[[3,4],[3,23]],[[3,21],[3,23]],["jpc"],["port","wire"]],["branchAvail",[[4,4],[4,21]],[[4,10],[4,21]],["jpc"],["port","input"]],["jmp",[[5,4],[5,13]],[[5,10],[5,13]],["jpc"],["port","input"]],["NPCFromGPR",[[6,4],[6,20]],[[6,10],[6,20]],["jpc"],["port","input"]],["NPCFromEPC",[[7,4],[7,20]],[[7,10],[7,20]],["jpc"],["port","input"]],["goExceptionHandler",[[8,4],[8,28]],[[8,10],[8,28]],["jpc"],["port","input"]],["EPC",[[9,4],[9,24]],[[9,21],[9,24]],["jpc"],["port","wire"]],["offset",[[10,4],[10,27]],[[10,21],[10,27]],["jpc"],["port","wire"]],["instr_index",[[11,4],[11,32]],[[11,21],[11,32]],["jpc"],["port","wire"]],["reg_index",[[12,4],[12,30]],[[12,21],[12,30]],["jpc"],["port","wire"]],["JPC",[[13,4],[13,25]],[[13,22],[13,25]],["jpc"],["port","wire"]]]]]],null,null,null,[["ExceptionHandlerAddr",[[0,0],[1,0]],[[0,8],[0,28]],["source.systemverilog"],["macro"]],["npcmatch",[[1,0],[2,0]],[[1,8],[1,16]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/IF.sv",[[[[[["IIF",[[0,0],[0,25]],[[0,10],[0,13]],[],["interface"]],[6,0]],[[["clk",[[0,14],[0,23]],[[0,20],[0,23]],["IIF"],["port","input"]],["IF_FLUSH",[[1,4],[1,18]],[[1,10],[1,18]],["IIF"],["variable","logic"]],["PCWrite",[[2,4],[2,17]],[[2,10],[2,17]],["IIF"],["variable","logic"]]],[],[[[["Controller",[[3,12],[3,47]],[[3,12],[3,22]],["IIF"],["modport"]],[3,46]],[[["IF_FLUSH",[[3,23],[3,38]],[[3,30],[3,38]],["IIF","Controller"],["port","output"]],["PCWrite",[[3,39],[3,46]],[[3,39],[3,46]],["IIF","Controller"],["port","IF_FLUSH"]]]]],[[["IF",[[4,12],[4,38]],[[4,12],[4,14]],["IIF"],["modport"]],[4,37]],[[["IF_FLUSH",[[4,15],[4,29]],[[4,21],[4,29]],["IIF","IF"],["port","input"]],["PCWrite",[[4,30],[4,37]],[[4,30],[4,37]],["IIF","IF"],["port","IF_FLUSH"]]]]]]]],[[["IF",[[7,0],[14,2]],[[7,7],[7,9]],[],["module"]],[61,9]],[[["clk",[[8,4],[8,13]],[[8,10],[8,13]],["IF"],["port","input"]],["rst",[[9,4],[9,13]],[[9,10],[9,13]],["IF"],["port","input"]],["jpcAvail",[[10,4],[10,18]],[[10,10],[10,18]],["IF"],["port","input"]],["JPC",[[11,4],[11,19]],[[11,16],[11,19]],["IF"],["port","input"]],["i_if",[[12,4],[12,15]],[[12,11],[12,15]],["IF"],["port","IIF.IF"]],["o_ID_DATA",[[13,4],[13,25]],[[13,16],[13,25]],["IF"],["port","output"]],["reg_index",[[15,4],[15,24]],[[15,15],[15,24]],["IF"],["variable","wire"]],["EX_instr",[[16,4],[16,23]],[[16,15],[16,23]],["IF"],["variable","wire"]],["IF_PC",[[17,4],[17,20]],[[17,15],[17,20]],["IF"],["variable","wire"]],["NPC",[[17,4],[17,24]],[[17,21],[17,24]],["IF"],["variable","IF_PC"]],["IF_instr",[[18,4],[18,23]],[[18,15],[18,23]],["IF"],["variable","wire"]],["pc",[[20,4],[26,5]],[[20,7],[20,9]],["IF"],["instance","pc"]],["IM",[[27,4],[32,5]],[[27,7],[27,9]],["IF"],["instance","IM"]],["ID_instr",[[34,4],[34,23]],[[34,15],[34,23]],["IF"],["variable","reg"]],["firstFetch",[[35,4],[35,18]],[[35,8],[35,18]],["IF"],["variable","reg"]],["ID_PCP1",[[56,4],[56,23]],[[56,16],[56,23]],["IF"],["variable","wire"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/IM.sv",[[[[[["IM",[[0,0],[4,27]],[[0,7],[0,9]],[],["module"]],[18,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["IM"],["port","input"]],["ce",[[2,4],[2,12]],[[2,10],[2,12]],["IM"],["port","input"]],["addr",[[3,4],[3,20]],[[3,16],[3,20]],["IM"],["port","input"]],["instruct",[[4,4],[4,25]],[[4,17],[4,25]],["IM"],["port","output"]],["index",[[5,4],[5,20]],[[5,15],[5,20]],["IM"],["variable","wire"]],["u_imrom",[[8,4],[15,5]],[[8,11],[8,18]],["IM"],["instance","im_rom"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/pc.sv",[[[[[["pc",[[1,0],[6,25]],[[1,7],[1,9]],[],["module"]],[26,8]],[[["NPC",[[2,4],[2,24]],[[2,21],[2,24]],["pc"],["port","wire"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["pc"],["port","input"]],["reset",[[4,4],[4,15]],[[4,10],[4,15]],["pc"],["port","input"]],["PCWrite",[[5,4],[5,17]],[[5,10],[5,17]],["pc"],["port","input"]],["PC",[[6,4],[6,23]],[[6,21],[6,23]],["pc"],["port","reg"]],["line",[[10,4],[10,20]],[[10,16],[10,20]],["pc"],["variable","wire"]]]]]],null,null,null,[["START_ADDR",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/BEEXT.sv",[[[[[["BEEXT",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[9,9]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["BEEXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["BEEXT"],["port","input"]],["low_addr",[[3,4],[3,23]],[[3,15],[3,23]],["BEEXT"],["port","input"]],["be",[[4,4],[4,18]],[[4,16],[4,18]],["BEEXT"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/MEM.sv",[[[[[["MEM",[[0,0],[16,2]],[[0,7],[0,10]],[],["module"]],[74,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["MEM"],["port","input"]],["rst",[[2,4],[2,18]],[[2,15],[2,18]],["MEM"],["port","input"]],["MEM_FLUSH",[[3,4],[3,19]],[[3,10],[3,19]],["MEM"],["port","input"]],["MEM_CTRL",[[4,4],[4,18]],[[4,10],[4,18]],["MEM"],["port","input"]],["PrRD",[[5,4],[5,20]],[[5,16],[5,20]],["MEM"],["port","input"]],["PrAddr",[[6,4],[6,23]],[[6,17],[6,23]],["MEM"],["port","output"]],["PrWD",[[7,4],[7,21]],[[7,17],[7,21]],["MEM"],["port","output"]],["PrBE",[[8,4],[8,20]],[[8,16],[8,20]],["MEM"],["port","output"]],["IOWrite",[[9,4],[9,18]],[[9,11],[9,18]],["MEM"],["port","output"]],["WB_CTRL",[[10,4],[10,22]],[[10,15],[10,22]],["MEM"],["port","input"]],["pre_MEM_DATA",[[11,4],[11,28]],[[11,16],[11,28]],["MEM"],["port","input"]],["MEM_DATA",[[12,4],[12,24]],[[12,16],[12,24]],["MEM"],["port","input"]],["o_WB_CTRL",[[13,4],[13,28]],[[13,19],[13,28]],["MEM"],["port","reg"]],["o_WB_DATA",[[14,4],[14,29]],[[14,20],[14,29]],["MEM"],["port","reg"]],["o_MEM_BACK",[[15,4],[15,28]],[[15,18],[15,28]],["MEM"],["port","output"]],["EXout",[[19,4],[19,19]],[[19,14],[19,19]],["MEM"],["variable","wire"]],["rd2",[[19,4],[19,23]],[[19,20],[19,23]],["MEM"],["variable","EXout"]],["MEMout",[[19,4],[19,30]],[[19,24],[19,30]],["MEM"],["variable","rd2"]],["preEXout",[[19,4],[19,39]],[[19,31],[19,39]],["MEM"],["variable","MEMout"]],["prerd2",[[19,4],[19,46]],[[19,40],[19,46]],["MEM"],["variable","preEXout"]],["rw",[[20,4],[20,15]],[[20,13],[20,15]],["MEM"],["variable","wire"]],["Dout",[[25,4],[25,18]],[[25,14],[25,18]],["MEM"],["variable","wire"]],["be",[[26,4],[26,16]],[[26,14],[26,16]],["MEM"],["variable","wire"]],["U_BEEXT",[[27,4],[32,5]],[[27,10],[27,17]],["MEM"],["instance","BEEXT"]],["u_dm_ram",[[44,4],[51,5]],[[44,11],[44,19]],["MEM"],["instance","dm_ram"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/WB/DREXT.sv",[[[[[["DREXT",[[0,0],[6,28]],[[0,7],[0,12]],[],["module"]],[16,8]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["DREXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["DREXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["DREXT"],["port","input"]],["low_addr",[[4,4],[4,23]],[[4,15],[4,23]],["DREXT"],["port","input"]],["in_data",[[5,4],[5,24]],[[5,17],[5,24]],["DREXT"],["port","input"]],["out_data",[[6,4],[6,26]],[[6,18],[6,26]],["DREXT"],["port","output"]],["_byte",[[7,4],[7,20]],[[7,15],[7,20]],["DREXT"],["variable","wire"]],["half",[[8,4],[8,20]],[[8,16],[8,20]],["DREXT"],["variable","wire"]],["shift_bit",[[9,4],[9,24]],[[9,15],[9,24]],["DREXT"],["variable","wire"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/WB/WB.sv",[[[[[["WB",[[0,0],[6,2]],[[0,7],[0,9]],[],["module"]],[23,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["WB"],["port","input"]],["rst",[[2,4],[2,18]],[[2,15],[2,18]],["WB"],["port","input"]],["WB_CTRL",[[3,4],[3,22]],[[3,15],[3,22]],["WB"],["port","input"]],["WB_DATA",[[4,4],[4,23]],[[4,16],[4,23]],["WB"],["port","input"]],["o_WB_BACK",[[5,4],[5,26]],[[5,17],[5,26]],["WB"],["port","output"]],["EXout",[[8,4],[8,19]],[[8,14],[8,19]],["WB"],["variable","wire"]],["Dout",[[8,4],[8,24]],[[8,20],[8,24]],["WB"],["variable","EXout"]],["rw",[[9,4],[9,15]],[[9,13],[9,15]],["WB"],["variable","wire"]],["EXT_Dout",[[11,4],[11,23]],[[11,15],[11,23]],["WB"],["variable","wire"]],["U_DREXT",[[12,4],[19,5]],[[12,10],[12,17]],["WB"],["instance","DREXT"]],["WB_Wd",[[20,4],[20,20]],[[20,15],[20,20]],["WB"],["variable","wire"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/mips.sv",[[[[[["mips",[[0,0],[9,2]],[[0,7],[0,11]],[],["module"]],[175,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["mips"],["port","input"]],["rst",[[2,4],[2,13]],[[2,10],[2,13]],["mips"],["port","input"]],["HWInt",[[3,4],[3,20]],[[3,15],[3,20]],["mips"],["port","input"]],["PrAddr",[[4,4],[4,23]],[[4,17],[4,23]],["mips"],["port","output"]],["PrRD",[[5,4],[5,20]],[[5,16],[5,20]],["mips"],["port","input"]],["PrWD",[[6,4],[6,21]],[[6,17],[6,21]],["mips"],["port","output"]],["PrBE",[[7,4],[7,20]],[[7,16],[7,20]],["mips"],["port","output"]],["IOWrite",[[8,4],[8,18]],[[8,11],[8,18]],["mips"],["port","output"]],["ID_DATA_from_IF",[[11,4],[11,32]],[[11,17],[11,32]],["mips"],["variable","wire"]],["IF_CTRL",[[12,5],[12,25]],[[12,18],[12,25]],["mips"],["variable","wire"]],["ID_CTRL",[[13,4],[13,24]],[[13,17],[13,24]],["mips"],["variable","wire"]],["EX_CTRL",[[14,4],[14,24]],[[14,17],[14,24]],["mips"],["variable","wire"]],["MEM_CTRL",[[15,4],[15,25]],[[15,17],[15,25]],["mips"],["variable","wire"]],["WB_CTRL",[[16,4],[16,24]],[[16,17],[16,24]],["mips"],["variable","wire"]],["CP0_CTRL",[[17,4],[17,28]],[[17,20],[17,28]],["mips"],["variable","wire"]],["ID_PCP1",[[18,4],[18,23]],[[18,16],[18,23]],["mips"],["variable","wire"]],["ID_instr",[[19,4],[19,24]],[[19,16],[19,24]],["mips"],["variable","wire"]],["pipeline_stall",[[20,5],[20,27]],[[20,13],[20,27]],["mips"],["variable","wire"]],["EX_DATA_from_ID",[[21,5],[21,34]],[[21,19],[21,34]],["mips"],["variable","wire"]],["EX_CTRL_from_ID",[[22,4],[22,35]],[[22,20],[22,35]],["mips"],["variable","wire"]],["MEM_CTRL_from_ID",[[23,4],[23,34]],[[23,18],[23,34]],["mips"],["variable","wire"]],["WB_CTRL_from_ID",[[24,4],[24,33]],[[24,18],[24,33]],["mips"],["variable","wire"]],["JPC",[[25,4],[25,23]],[[25,20],[25,23]],["mips"],["variable","wire"]],["jpcAvail",[[26,4],[26,17]],[[26,9],[26,17]],["mips"],["variable","wire"]],["ID_uncertainJump",[[27,4],[27,25]],[[27,9],[27,25]],["mips"],["variable","wire"]],["MEM_CTRL_from_EX",[[28,4],[28,34]],[[28,18],[28,34]],["mips"],["variable","wire"]],["WB_CTRL_from_EX",[[29,4],[29,33]],[[29,18],[29,33]],["mips"],["variable","wire"]],["MEM_DATA_from_EX",[[30,4],[30,33]],[[30,17],[30,33]],["mips"],["variable","wire"]],["EX_rw_from_EX",[[31,4],[31,33]],[[31,20],[31,33]],["mips"],["variable","wire"]],["CP0_DATA_from_EX",[[32,4],[32,36]],[[32,20],[32,36]],["mips"],["variable","wire"]],["WB_CTRL_from_MEM",[[33,4],[33,34]],[[33,18],[33,34]],["mips"],["variable","wire"]],["WB_DATA_from_MEM",[[34,4],[34,33]],[[34,17],[34,33]],["mips"],["variable","wire"]],["MEM_BACK_from_MEM",[[35,4],[35,37]],[[35,20],[35,37]],["mips"],["variable","wire"]],["WB_BACK_from_WB",[[36,4],[36,30]],[[36,15],[36,30]],["mips"],["variable","wire"]],["ID_EPC_from_CP0",[[37,4],[37,32]],[[37,17],[37,32]],["mips"],["variable","wire"]],["EX_DATA_from_CP0",[[38,4],[38,33]],[[38,17],[38,33]],["mips"],["variable","wire"]],["pre_MEM_DATA_from_EX",[[39,4],[39,36]],[[39,16],[39,36]],["mips"],["variable","wire"]],["IntReq",[[40,4],[40,23]],[[40,17],[40,23]],["mips"],["variable","wire"]],["i_if",[[41,4],[41,17]],[[41,8],[41,12]],["mips"],["instance","IIF"]],["u_IF",[[42,4],[49,5]],[[42,7],[42,11]],["mips"],["instance","IF"]],["u_Controller",[[54,4],[73,5]],[[54,15],[54,27]],["mips"],["instance","Controller"]],["u_HazardDetect",[[77,4],[87,5]],[[77,17],[77,31]],["mips"],["instance","HazardDetect"]],["u_ID",[[91,4],[109,5]],[[91,7],[91,11]],["mips"],["instance","ID"]],["u_EX",[[113,4],[130,5]],[[113,7],[113,11]],["mips"],["instance","EX"]],["u_MEM",[[134,4],[150,5]],[[134,8],[134,13]],["mips"],["instance","MEM"]],["u_WB",[[153,4],[159,5]],[[153,7],[153,11]],["mips"],["instance","WB"]],["u_CP0",[[163,4],[173,5]],[[163,8],[163,13]],["mips"],["instance","CP0"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/sim/sim_dm_ram.sv",[[[[[["dm_ram",[[0,0],[7,2]],[[0,7],[0,13]],[],["module"]],[26,9]],[[["addra",[[1,4],[1,20]],[[1,15],[1,20]],["dm_ram"],["port","input"]],["ena",[[2,4],[2,13]],[[2,10],[2,13]],["dm_ram"],["port","input"]],["wea",[[3,4],[3,18]],[[3,15],[3,18]],["dm_ram"],["port","input"]],["clka",[[4,4],[4,14]],[[4,10],[4,14]],["dm_ram"],["port","input"]],["dina",[[5,4],[5,21]],[[5,17],[5,21]],["dm_ram"],["port","input"]],["douta",[[6,4],[6,26]],[[6,21],[6,26]],["dm_ram"],["port","reg"]],["ram",[[8,4],[8,25]],[[8,14],[8,17]],["dm_ram"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/sim/sim_im_rom.sv",[[[[[["im_rom",[[0,0],[6,27]],[[0,7],[0,13]],[],["module"]],[14,9]],[[["clka",[[1,4],[1,19]],[[1,15],[1,19]],["im_rom"],["port","input"]],["addra",[[2,4],[2,21]],[[2,16],[2,21]],["im_rom"],["port","input"]],["wea",[[3,4],[3,13]],[[3,10],[3,13]],["im_rom"],["port","input"]],["dina",[[4,4],[4,20]],[[4,16],[4,20]],["im_rom"],["port","input"]],["ena",[[5,4],[5,13]],[[5,10],[5,13]],["im_rom"],["port","input"]],["douta",[[6,4],[6,25]],[[6,20],[6,25]],["im_rom"],["port","reg"]],["rom",[[7,4],[7,25]],[[7,14],[7,17]],["im_rom"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/BRIDGE.sv",[[[[[["BRIDGE",[[5,0],[16,2]],[[5,7],[5,13]],[],["module"]],[65,9]],[[["clk",[[6,4],[6,13]],[[6,10],[6,13]],["BRIDGE"],["port","input"]],["PrAddrWire",[[7,4],[7,31]],[[7,21],[7,31]],["BRIDGE"],["port","input"]],["PrWDWire",[[8,4],[8,29]],[[8,21],[8,29]],["BRIDGE"],["port","input"]],["PrBEWire",[[9,4],[9,29]],[[9,21],[9,29]],["BRIDGE"],["port","input"]],["WeCPUWire",[[10,4],[10,29]],[[10,20],[10,29]],["BRIDGE"],["port","input"]],["PrRD",[[11,4],[11,25]],[[11,21],[11,25]],["BRIDGE"],["port","output"]],["HWInt",[[12,4],[12,21]],[[12,16],[12,21]],["BRIDGE"],["port","output"]],["o_led",[[13,4],[13,21]],[[13,16],[13,21]],["BRIDGE"],["port","output"]],["seg7_seg",[[14,4],[14,24]],[[14,16],[14,24]],["BRIDGE"],["port","output"]],["seg7_select",[[15,4],[15,27]],[[15,16],[15,27]],["BRIDGE"],["port","output"]],["PrAddr",[[17,4],[17,20]],[[17,14],[17,20]],["BRIDGE"],["variable","reg"]],["PrWD",[[18,4],[18,18]],[[18,14],[18,18]],["BRIDGE"],["variable","reg"]],["PrBE",[[19,4],[19,17]],[[19,13],[19,17]],["BRIDGE"],["variable","reg"]],["WeCPU",[[20,4],[20,13]],[[20,8],[20,13]],["BRIDGE"],["variable","reg"]],["DEV_Addr",[[27,4],[27,36]],[[27,28],[27,36]],["BRIDGE"],["variable","wire"]],["DEV0_RD",[[28,4],[28,23]],[[28,16],[28,23]],["BRIDGE"],["variable","wire"]],["DEV1_RD",[[28,4],[28,31]],[[28,24],[28,31]],["BRIDGE"],["variable","DEV0_RD"]],["DEV2_RD",[[28,4],[28,39]],[[28,32],[28,39]],["BRIDGE"],["variable","DEV1_RD"]],["DEV_WD",[[28,4],[28,46]],[[28,40],[28,46]],["BRIDGE"],["variable","DEV2_RD"]],["WeDEV",[[29,4],[29,21]],[[29,16],[29,21]],["BRIDGE"],["variable","wire"]],["u_counter",[[40,4],[45,5]],[[40,12],[40,21]],["BRIDGE"],["instance","counter"]],["U_screenBoard",[[47,4],[52,5]],[[47,16],[47,29]],["BRIDGE"],["instance","screenBoard"]],["u_seg7",[[54,4],[63,5]],[[54,9],[54,15]],["BRIDGE"],["instance","seg7"]]]]]],null,null,null,[["DevMaxLoAddr",[[0,0],[1,0]],[[0,8],[0,20]],["source.systemverilog"],["macro"]],["DEV0_LO_ADDR",[[1,0],[2,0]],[[1,8],[1,20]],["source.systemverilog"],["macro"]],["DEV1_LO_ADDR",[[2,0],[3,0]],[[2,8],[2,20]],["source.systemverilog"],["macro"]],["DEV2_LO_ADDR",[[3,0],[5,0]],[[3,8],[3,20]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/counter.sv",[[[[[["counter",[[0,0],[5,2]],[[0,7],[0,14]],[],["module"]],[18,9]],[[["D",[[1,4],[1,17]],[[1,16],[1,17]],["counter"],["port","input"]],["WE",[[2,4],[2,12]],[[2,10],[2,12]],["counter"],["port","input"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["counter"],["port","input"]],["INT",[[4,4],[4,14]],[[4,11],[4,14]],["counter"],["port","output"]],["cnt",[[6,4],[6,17]],[[6,14],[6,17]],["counter"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/screenBoard.sv",[[[[[["screenBoard",[[0,0],[6,2]],[[0,7],[0,18]],[],["module"]],[16,9]],[[["D",[[1,4],[1,17]],[[1,16],[1,17]],["screenBoard"],["port","input"]],["WE",[[2,4],[2,12]],[[2,10],[2,12]],["screenBoard"],["port","input"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["screenBoard"],["port","input"]],["show",[[4,4],[4,24]],[[4,20],[4,24]],["screenBoard"],["port","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/seg7.sv",[[[[[["seg7",[[22,0],[31,2]],[[22,7],[22,11]],[],["module"]],[84,8]],[[["D",[[23,4],[23,17]],[[23,16],[23,17]],["seg7"],["port","input"]],["A",[[24,4],[24,11]],[[24,10],[24,11]],["seg7"],["port","input"]],["be",[[25,4],[25,17]],[[25,15],[25,17]],["seg7"],["port","input"]],["clk",[[26,4],[26,13]],[[26,10],[26,13]],["seg7"],["port","input"]],["we",[[27,4],[27,12]],[[27,10],[27,12]],["seg7"],["port","input"]],["Dout",[[28,4],[28,21]],[[28,17],[28,21]],["seg7"],["port","output"]],["seg",[[29,4],[29,22]],[[29,19],[29,22]],["seg7"],["port","reg"]],["select",[[30,4],[30,25]],[[30,19],[30,25]],["seg7"],["port","reg"]],["ram",[[32,4],[32,22]],[[32,14],[32,17]],["seg7"],["variable","reg"]],["cnt",[[33,4],[33,21]],[[33,16],[33,19]],["seg7"],["variable","reg"]],["pause",[[34,4],[34,20]],[[34,13],[34,18]],["seg7"],["variable","reg"]],["lightDig",[[35,4],[35,22]],[[35,14],[35,22]],["seg7"],["variable","wire"]],["newSeg",[[37,4],[37,21]],[[37,15],[37,21]],["seg7"],["variable","wire"]],["newSelect",[[37,4],[37,31]],[[37,22],[37,31]],["seg7"],["variable","newSeg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/iverilog/tb.sv",[[[[[["tb",[[1,0],[1,12]],[[1,7],[1,9]],[],["module"]],[33,8]],[[["clk",[[2,1],[2,8]],[[2,5],[2,8]],["tb"],["variable","reg"]],["reset",[[3,4],[3,13]],[[3,8],[3,13]],["tb"],["variable","reg"]],["_time",[[4,4],[4,22]],[[4,15],[4,20]],["tb"],["variable","reg"]],["led",[[5,4],[5,17]],[[5,14],[5,17]],["tb"],["variable","wire"]],["top",[[7,4],[11,5]],[[7,8],[7,11]],["tb"],["instance","top"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/top.sv",[[[[[["top",[[22,0],[29,6]],[[22,7],[22,10]],[],["module"]],[60,9]],[[["clk",[[23,4],[23,13]],[[23,10],[23,13]],["top"],["port","input"]],["rst",[[24,4],[24,13]],[[24,10],[24,13]],["top"],["port","input"]],["led",[[25,4],[25,19]],[[25,16],[25,19]],["top"],["port","output"]],["seg7_seg",[[26,4],[26,24]],[[26,16],[26,24]],["top"],["port","output"]],["seg7_seg1",[[27,4],[27,25]],[[27,16],[27,25]],["top"],["port","output"]],["seg7_select",[[28,4],[28,27]],[[28,16],[28,27]],["top"],["port","output"]],["PrAddr",[[30,4],[30,21]],[[30,15],[30,21]],["top"],["variable","wire"]],["PrRD",[[31,4],[31,19]],[[31,15],[31,19]],["top"],["variable","wire"]],["PrWD",[[31,4],[31,24]],[[31,20],[31,24]],["top"],["variable","PrRD"]],["PrBE",[[32,4],[32,18]],[[32,14],[32,18]],["top"],["variable","wire"]],["HWInt",[[33,4],[33,19]],[[33,14],[33,19]],["top"],["variable","wire"]],["IOWrite",[[34,4],[34,16]],[[34,9],[34,16]],["top"],["variable","wire"]],["mips",[[35,4],[44,5]],[[35,9],[35,13]],["top"],["instance","mips"]],["u_BRIDGE",[[47,4],[58,5]],[[47,11],[47,19]],["top"],["instance","BRIDGE"]]]]]]],null,0]]]}