<root><simulation><result_generated_time />2023-11-08 03:43:22<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 112, 'OX': 112, 'IY': 225, 'IX': 225, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 864, 'I': 151875, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 71.36142222222222, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 16, 'OX': 16, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 32), ('OY', 2)], [('C', 3), ('FX', 3), ('FY', 3), ('OX', 2), ('OX', 2), ('OY', 2)], []]<I />[[('K', 32), ('OY', 2), ('C', 3), ('FX', 3), ('FY', 3)], [('OX', 2), ('OX', 2), ('OY', 2)], []]<O />[[('K', 32), ('OY', 2), ('C', 3), ('FX', 3), ('FY', 3)], [('OX', 2), ('OX', 2), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 2, 8, 1], 'I': [1.0, 71.05, 1.0, 1.0], 'O': [1.0, 27, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [256, 6912, 6912], 'I': [360, 1215000, 1215000], 'O': [512, 3211264, 3211264], 'O_partial': [512, 0, 0], 'O_final': [0, 3211264, 3211264]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [0.7, 0.05, 0.0], 'O': [1.0, 0.12, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.17, 0.0], 'I': [0.7, 0.17, 0.0], 'O': [1.0, 0.17, 0.0]}<effective_mem_size_bit />{'W': [256, 6912, 6912], 'I': [360, 1215000, 1215000], 'O': [512, 1605632, 3211264], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 3211264]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[13824, 6912], [6912, 864], [864, 0]]<I />[[338688, 152549], [198918, 151875], [151875, 0]]<O />[[(10436608, 10838016), (401408, 0)], [(0, 524288), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(10436608, 10838016), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 524288), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1728, 864], [108, 14], [3, 0]]<I />[[42336, 19069], [3108, 2373], [593, 0]]<O />[[(1304576, 1354752), (50176, 0)], [(0, 8192), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([1304576, 1354752], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 8192], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3317760</mac_count></basic_info><energy><total_energy />23863626.9<mem_energy_breakdown><W />[0.9, 12.6, 4.5]<I />[21.2, 547.7, 790.1]<O />[949.1, 1421.4, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />165888.0<total />23857791.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4299<utilization_without_data_loading />0.4922<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.5615<mac_utilize_temporal_without_data_loading />0.6429</mac_array_utilization><latency><latency_cycle_with_data_loading />24619<latency_cycle_without_data_loading />21504<ideal_computing_cycle />13824<data_loading><load_cycle_total />3115<load_cycle_individual />{'W': [4, 14, 0], 'I': [720, 3097, 0]}<load_cycle_combined />{'W': 14, 'I': 3097}</data_loading><mem_stalling><mem_stall_cycle_total />7680<mem_stall_cycle_individual />{'W': [[-13823], [-12900, -13760], [-13824, -13824]], 'I': [[-13823], [-1302, 3696], [-13824, -13824]], 'O': [[-13824], [-448, 7680], [-5632, -11776]]}<mem_stall_cycle_shared />{'W': [[-13823], [-12900, 3696], [0, 0]], 'I': [[-13823], [-1302, 3696], [0, 0]], 'O': [[-13824], [-448, 7680], [-5632, -11776]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 6912, 6912], 'I': [360, 1215000, 1215000], 'O': [512, 3211264, 3211264], 'O_partial': [512, 0, 0], 'O_final': [0, 3211264, 3211264]}<data_size_each_level_total />{'W': [256, 6912, 6912], 'I': [368640, 1215000, 1215000], 'O': [524288, 3211264, 3211264]}<loop_cycles_each_level />{'W': [64, 13824, 13824], 'I': [1728, 13824, 13824], 'O': [1728, 13824, 13824]}<top_ir_loop_size />{'W': [2, 8, 1], 'I': [9, 1, 1], 'O': [27, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [4.0, 0.5], [0.5, 0.5]], 'I': [[8.0, 0.2], [213.3, 114.7], [114.7, 114.7]], 'O': [[8.0, 0.3], [303.4, 303.4], [303.4, 303.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 4.0], [4.0, 0.5]], 'I': [[8.0, 1.9], [1920.0, 114.7], [114.7, 114.7]], 'O': [[8.0, 8.0], [8192.0, 303.4], [303.4, 303.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [4.0, 0.5], [0.5, 0]], 'I': [[8.0, 1.9], [1920.0, 114.7], [114.7, 0]], 'O': [[8.0, 8.0], [8192.0, 303.4], [303.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [2227.4, 8307.2], [115.2, 303.4]], 'I': [[8.0, 1.9], [2227.4, 8307.2], [115.2, 303.4]], 'O': [[8.0, 8.0], [2227.4, 8307.2], [115.2, 303.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 13824], [64, 64, 216], [13824, 13824, 1]], 'I': [[1, 1, 13824], [192, 1728, 8], [13824, 13824, 1]], 'O': [[1, 1, 13824], [64, 1728, 8], [13824, 13824, 1]]}<trans_time_real />{'W': [[0, 1, 13824], [[4, 64, 216], [0, 64, 216]], [[14, 13824, 1], [3, 13824, 1]]], 'I': [[0, 1, 13824], [[6, 1728, 8], [720, 1728, 8]], [[3096, 13824, 1], [774, 13824, 1]]], 'O': [[0, 1, 13824], [[8, 1728, 8], [1024, 1728, 8]], [[8192, 13824, 1], [2048, 13824, 1]]]}<single_stall_cycle />{'W': [[-1], [-60, -64], [-13810, -13821]], 'I': [[-1], [-186, 528], [-10728, -13050]], 'O': [[-1], [-56, 960], [-5632, -11776]]}<single_stall_count />{'W': [13823, 215, 0], 'I': [13823, 7, 0], 'O': [13824, 8, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [860, 0], 'I': [1344, 0], 'O': [512, 8192]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [8192, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-11620, -13824], [-13312, -5632]], 1: [[-13824, -13824], [-5632, -13824]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />122.2<mem_area />121.7<mem_area_percentage />99.6 %</area></results><elapsed_time_second />5</simulation></root>