================================================================================ 
Commit: 8a56a5fffb103c36a3aef78c2ae1fff3f750d751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 12:22:25 2021 -0700 
-------------------------------------------------------------------------------- 
Update files for 4125

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Release_Notes.docx
~$lease_Notes.docx

================================================================================ 
Commit: 7b3cbdbccdab029d25c113bf11fd66ced0dd8ce0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:47:18 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4125_00

Hsd-es-id: N/A
Original commit date: Fri Mar 19 11:14:01 2021 -0700
Change-Id: I03657b251e978f422ee867d3f786b1663050091d
Original commit hash: 21723120fb8871dca878685d400e2eccf1b5ccb1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d93ac33d45434502a668d2103586aa8e9a53125c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:47:13 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Mar 19 10:41:09 2021 -0700
Change-Id: Ibe54dc7182960e7b667a7a97fbcd5d593aea59d5
Original commit hash: 6ce6a8d80682822a89799b441214788f9f49ba0a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: afc70b89f28c599ef1e12bf24ed6f74059b17d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:47:07 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 19 04:25:21 2021 +0000
Original commit date: Fri Mar 19 04:25:21 2021 +0000
Original commit hash: 53fafc453e358e112bad0998951f10e8af542187

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd3aab60117036dc0ae6dc8c4771ebcf323c0d3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:47:02 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] SAGV point3 changes to 2667 G1

[Issue/Feature Description]
  For Gear 1, some config couldn't run 2993.

[Resolution]
  For TGL-H, limit the SAGV point3 to 2667 Gear1

[Impacted Platform]
  TGL-H only

Original commit date: Thu Mar 18 16:16:17 2021 -0700
Change-Id: Ic0a8264694191f57a2b45a3e47147d596c2bbebe
Original commit hash: b3775e5d1b2f87129c261cca8b36316d8cfccb7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9d25b5f88e42c1826ffc7800fd7eec5f822caf54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:57 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4124_00

Hsd-es-id: N/A
Original commit date: Thu Mar 18 11:05:43 2021 -0700
Change-Id: Id4330b486c0fc5db8f038863ee7da19f9f2c8af3
Original commit hash: 3b9603e8fd28eb8277480ffc7401264a736e98a9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 814eac2c8d4681add5bbd39e724f2a2c1990bc27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:52 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Mar 18 10:34:34 2021 -0700
Change-Id: Ie3236f8875c0ad0b1a2f0d026fcc71218332ea39
Original commit hash: db44c411a0a9fc6119c5ff3b111f25d101e79092

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 70cb75524f6d680513e6a042c903201be2d0486f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:46 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4123_02

Hsd-es-id: N/A
Original commit date: Wed Mar 17 16:59:56 2021 -0700
Change-Id: Idff8af5ce7b865d7dc09fe482a2c9b0b53e805f7
Original commit hash: f9079d77cc073977fddfc3919b9916c59d0da484

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b5a2160c6123210cf110481d7dc3cb19a633296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:41 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Mar 17 16:49:40 2021 -0700
Change-Id: Ia5378ccd81a2bd229d4be0431c7bc13109d027dc
Original commit hash: 59f1280ce2031e1a1453849c6e09e16e46824c2e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8281a2392d24aab085a1c84e9108ea1c685e7439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:36 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] PEG10 device can't get to gen4

Revert "[TGL][PEG] Do HWEQ after SpeedChange to fix ANFES"
This reverts commit 6b0a3f8d2b5be7bc8ea80cc5d37b9ea2eae31ebc.

Original commit date: Wed Mar 17 15:46:55 2021 -0700
Change-Id: I123159bd33d465e8639ff45790f7e5e1a9026a05
Original commit hash: 80a33cc5cc41235f0d0f69a4efe90943c59b0dc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: ddad8febeaba38534c98cab8a480141b8eea766f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:30 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4123_01

Hsd-es-id: N/A
Original commit date: Wed Mar 17 14:29:15 2021 -0700
Change-Id: I095e2957daeec3ca6a61fc1be34549260723072b
Original commit hash: 51e83e4f3634caf32a1b8caf13d5aff636442371

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5fbe494f0f15345dfc082e4d6121c56195f5e1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:25 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Mar 17 14:24:00 2021 -0700
Change-Id: If873833ea078ee3e9c8af8a8baa69f316820d96f
Original commit hash: 35dc32d1298a9e308bd75a78d4d7924abaae8b54

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: eae4e55548407a6ee01a932be410d9005a9a4830 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:20 2021 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/PeiDxeSmmPmcPrivateLib: Fix programming of Pcie ref ssc pll"

This reverts commit 95528afb7f01939c6becc4d11d91897a68c57278.

Left 'PcieRefPllSsc' policy in Fspmupd to be backwards compatible

Hsd-es-id: 22012649185
Original commit date: Wed Mar 17 10:02:51 2021 -0700
Change-Id: Ided5b8a32138cf749d8dcf2c4aec3707a26e41c4
Original commit hash: d6971096f2b909d9430c9eeadb4a78c64f0c793f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/IncludePrivate/Library/PeiPchInitPreMemFruLib.h
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: f01e383dc6b47de536d4455cc70322db5ed475e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:13 2021 -0700 
-------------------------------------------------------------------------------- 
Update to TGL Rx Unified [uCode+pCode] Patch ID 0x24

Original commit date: Wed Mar 17 09:18:46 2021 -0700
Change-Id: Idb405c7b5fd03ba3faf6baab1b34233ad14a6f61
Original commit hash: 83cd5ce1c8cb6a18b4589e78a99010ca55a6a85e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5a91ae5f10d4977bf9cbc40802575afdb6f12996 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:07 2021 -0700 
-------------------------------------------------------------------------------- 
Update to TGL Cx Unified [uCode + pCode] 0x12

Original commit date: Tue Mar 16 15:41:21 2021 -0700
Change-Id: I12d04ef75426165235dcb226265cfe61bf456921
Original commit hash: 7abf0c704e029651f0fe79f272d64067efece4a6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3903d62741e9cf6b72c04441688db3c0c4a4827f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:46:00 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4123_00

Hsd-es-id: N/A
Original commit date: Wed Mar 17 11:04:51 2021 -0700
Change-Id: Ib18f47a617be5f57ad4ec2afce0904083443f438
Original commit hash: 4a93cb7d7fd9be11e945f1e8dacd3ace2fd6872f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc24749d76ea6bd9db39393f98a0d082b8331009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:45:53 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Mar 17 10:34:47 2021 -0700
Change-Id: Ibdf172880eb86989ef5be32c0f060f3f10ad316f
Original commit hash: ae5d7ce27060afe431640ba61cfadb27b7dba8c5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 895041a1ef7b102893da986a57cc7b7e07cbf07c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:45:43 2021 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Intel SST Support for Windows Bluetooth A2DP Sideband

Revert "TigerLakeBoardPkg: Intel SST Support for Windows Bluetooth A2DP Sideband"
This reverts commit 508a345d58939744647b0f2574b2e0f5e7e3d1a4.
This change is not required for next release.

Hsd-es-id: 22011649652
Original commit date: Mon Mar 15 16:42:27 2021 -0700
Change-Id: Ifcf0f5e9eb5d7908b0706bb0fab9317ae093323a
Original commit hash: ae26efebf672c133d2ecf3152bdad7ba9cc1f3ad

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltConfig.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.h
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 7ca57b4dc1ffbdf8cf8f7b192522dd96de070d88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:45:34 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to 2.0.0.0

Updating MrcVersion.h and ReleaseNotes

Wed Mar 17 16:16:34 2021 +0800
Original commit date: Wed Mar 17 16:16:34 2021 +0800
Change-Id: Ib6d662befc27b6b4dad47ae549580979937e195b
Original commit hash: d0fbaf300ef355f953efd2b7d73f09c76cc4d73c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b403dbff2afa0c0f67c73c2279e0a28e8832b8ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:45:26 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 17 08:11:11 2021 +0000
Original commit date: Wed Mar 17 08:11:11 2021 +0000
Original commit hash: 39a5efe1e82aec056e822ec0ccf60f5287575f4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8598a4eb445134c474e435815bc24b28d1efe505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:45:19 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Fix the Fast Boot failure when ECC DIMMs are used

[Issue]
With ECC Dimms, MarginLimitCheck failed during Fast Boot.
The GsmMccEccMode was only set on MrcMcActive() which was not executed during Fast Boot.

[Solution]
Program the GsmMccEccMode to emBothActive in the MrcNormalMode(), which covers all PM flows.
During saves/restores, GsmMccEccMode are set to emEccIoActive instead of emBothActive for training steps.

Additional Changes:
  Add ECC byte error check support on MrcGetMiscErrStatus.
  Improve debug message in MarginLimitCheck.
  Use McChBitMask instead of ValidChBitMask in MarginLimitCheck. (since they are the same)
  New EFI status code: EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_EC_CORRECTABLE when MarginLimitCheckFailed.

[Impact Platform]
TGL-H ECC DDR4 Only

Original commit date: Thu Mar 11 16:32:53 2021 +0800
Change-Id: I6f0164b730efe98555617895a55b6a9d3cbe5ebc
Original commit hash: eff9258d93f7563f73d3b62c35b88cfb2b7d998d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 20d250c3828f9d24efac9bc73a77ad824cca9e27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:45:10 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 17 03:28:07 2021 +0000
Original commit date: Wed Mar 17 03:28:07 2021 +0000
Original commit hash: 3878a2649ba25150e047b56cda448e987318b4ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71d68ae60d2d29e75e3295149d103edf6739fb4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:44:59 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL]FW capsule update fails to initialize new BIOS SaSetup variables

[Issue/Feature Description]
It has been found that new SaSetup entry variables like RefreshPanicWm/RefreshHpWm
are not being initialized when customers use the FW capsule update mechanism.

[Resolution]
Bounds checking for new variables added after PV (using RefreshPanicWm/RefreshHpWm as first example of having bounds checking).

[Impacted Platform]
TGL

Original commit date: Mon Mar 8 11:13:21 2021 -0800
Change-Id: Iea7bb5439db3e1a2fa44d6e9651282974f9ab570
Original commit hash: 181fc17d04de988a4c07df382fb4aa2f5e479e9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 5ed213593eb5962b2f73baae964956aaa96e4ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:44:43 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 16 07:43:47 2021 +0000
Original commit date: Tue Mar 16 07:43:47 2021 +0000
Original commit hash: 2b8c2e0232f5ca4a79f647192d6b3ae3aa369046

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e5b0063fc11f19c817455dee9ec8c8aa5a3f7e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:44:35 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Implemetation for TGL-H Memory OC XMP SAGV WG

[Issue/Feature Description]
1 Implement OC option.
  Disable sagv by default when overclocking is enabled and RealtimeMemoryOC is disabled.
  It can be overrided by enabling RealtimeMemoryOC.
  ----------------------------------------------------------------------------
  |Overclock | RealtimeOC | SAGVPoint0 | SAGVPoint1 | SAGVPoint2 | SAGVPoint3|
  ----------------------------------------------------------------------------
  |Disable   | Disable    |                Disable               | f8400_G2  |
  ----------------------------------------------------------------------------
  |Enable    | Enable     | f8400_G2   | f8400_G2   | f3200_G1   | f3200_G1  |
  ----------------------------------------------------------------------------
  |Enable    | Enable     | f2133_G2   | f2133_G2   | f8400_G2   | f3200-G1  | (Set SAGV Freq and Gear in BIOS menu)
  ----------------------------------------------------------------------------
2 Refclk can be selceted in each profile
3 MemoryProfile can be set at each SAGV point when RealtimeMemoryOC feature is enabled.
4 Extend the setup value range of tRAS to 100

[Impact]
TGL-H

Original commit date: Thu Jan 28 14:49:56 2021 +0800
Change-Id: I87d2d8c25d5b007a7efc0f6bd56e8a12013c187d
Original commit hash: 5666cc98271bafc38db31ff2947130f0aff870b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7c641894fd92cc07a4fcc6c0b971facc9606400f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:44:21 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 16 06:24:32 2021 +0000
Original commit date: Tue Mar 16 06:24:32 2021 +0000
Original commit hash: de6a6f9c62ceeb8f9dc081523d0007c4dd066e61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f60cb5120909b179d5fecf3258161ef71a079285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:44:13 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][MRC]Limiting ODT Range Initialize/Sweep value

[Issues]
Memory corruption Bit Flip at 3200G2

[Resolution]
Limiting ODT Range Initialize/Sweep value: Impacting ODTWT, ODTPARK, VTT

[Impact platform]
TGL-H

Original commit date: Tue Mar 9 08:49:36 2021 +0800
Change-Id: I3207bb43aaa232b927c69cc0499cdaa32a227246
Original commit hash: 64200e2fff27ca864a1c12a2e394435489ef1037

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 626d392025c00940a5365cfbf4d35e73c2de19fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:44:03 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 16 06:02:56 2021 +0000
Original commit date: Tue Mar 16 06:02:56 2021 +0000
Original commit hash: e1e1cc0ad8db8816b6e693554cccdaed2976c2ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a3fd07b627d7098815ddf0a7a16917e15e54afa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:43:53 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][MRC]Limit the Max Frequency to 2933 when Mixed Memory Modules

[Issue/Feature Description]
  Memory mixwidth configuration MRC training fail at late command training during 2933/3200 Gear2

[Resolution]
  Limit the max freq to 2933 when mixed memory modules
  Enable cmd 2N mode when mixed memory modules and freq > 2667
  Add setup option "Override Downgrade for Mixed Memory" to disable above limit.

[Impacted Platform]
TGL-H

Original commit date: Wed Feb 24 17:41:41 2021 +0800
Change-Id: I183bfe41f9f0d234c29f24077104195aafd62360
Original commit hash: 3ecd5e480a1cab17d53ff143cf20ed0164856fd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7b7ec0de16e9ffa5c3280757ef37c9bf413524fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:43:38 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 22 14:47:42 2021 +0800
Original commit date: Mon Feb 22 14:47:42 2021 +0800
Change-Id: I8170c22b269888145935db177c065a0588712392
Original commit hash: 7e9a92202585ec59b65de66c31ba2c16c29c81ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79b6698c280a7666031251a536194e20cab5bcd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:43:28 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL] update ucode for MiniBios

Bx: 76 --> 7a
Cx: 08 --> 0c
Rx: 14 --> 1a

Original commit date: Mon Feb 22 14:43:22 2021 +0800
Change-Id: I802f51c9aafcd350e1d7d7d3c58e8d2a970ee29a
Original commit hash: 77c4a4fc2c1cae2ebbb082becd626ef7effcf607

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000076.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_0000007a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806c2_00000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806c2_0000000c.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d1_00000014.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d1_0000001a.inc

================================================================================ 
Commit: 24298b9ba3b179e5e7a34074754c7624975682d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:43:15 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.21.0

Mon Feb 22 14:34:38 2021 +0800
Original commit date: Mon Feb 22 14:34:38 2021 +0800
Change-Id: If86445336ca3f182711faa487cdd5b5e1e94e66f
Original commit hash: adc7b8a708434818201bc9c44b6440dad30296d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c9fc2f50d4902d4e9716d999f57e05318dde7fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:43:07 2021 -0700 
-------------------------------------------------------------------------------- 
Program CDR relock register for UC2

Original commit date: Tue Mar 2 17:35:17 2021 +0530
Change-Id: I0859fcd166b1c25bf66192d71e8d050306d4d237
Original commit hash: 8d7d3e133361dc010779aceec9d581d7992cb316

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 7c102196eda9eda2e35a4af23e084756ef656a5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:42:58 2021 -0700 
-------------------------------------------------------------------------------- 
Program DEKEL register when XL1EL is Enabled

TGL BIOS: Need Dekel recipe changes for Xl1el policy

Original commit date: Tue Mar 2 14:28:18 2021 +0530
Change-Id: If6f5b6026171f696f920dcc353f2a46d1fc9359e
Original commit hash: ed11fc9e82d9715953bbec8f72ecbfa3b001cee0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: b758cd0d3226655843d096f871be268462904cbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:42:49 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4122_00

Hsd-es-id: N/A
Original commit date: Tue Mar 16 11:05:42 2021 -0700
Change-Id: I5b4988de6ea281ff3b4c2b9ea45989d03a6707fb
Original commit hash: b175a1c278c4b4b861535d300b5376ccd6ce12c3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27c03ecc66b5def96ea0010ae5a7396e82bbbe1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:42:38 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Mar 16 10:33:33 2021 -0700
Change-Id: I0ad2a9cf3a6b132549a909c0d7977a561afa0cc4
Original commit hash: 76dcdea34c02ecd7ec2046a0068415584b7eda9f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 21cafaf8953084162709c5405181cc5eb6383868 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:42:33 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fix Retimer TBT SDK integration bugs

Hsd-es-id: 22012125058
Original commit date: Fri Feb 26 09:52:13 2021 +0800
Change-Id: Ic90aa7c754b4577a9165fc3ef7e9bf261ede2d51
Original commit hash: 54b1d67810d7a2f1e7175baf60253cbc12e5a505

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformTcI2cRetimer.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TcssRetimerNvmUpdateLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTcI2cRetimer/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTcI2cRetimer/FmpDeviceLibTcI2cRetimer.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/Crc32c.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/Crc32c.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cRetimerNvmUpdateLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cRetimerNvmUpdateLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvCioProtocol.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvDevice.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvDma.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvDma.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvDriver.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvHr.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvLoader.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvLoader.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvRetimerThruHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvRetimerThruHr.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvRetimerThruI2C.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvRetimerThruI2C.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvUtils.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvUtils.h

================================================================================ 
Commit: 0fcbee54fb8b62bd957d1bf370ce203d9d39d1c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:42:26 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PTP] 3D Mark PCIe Bandwidth is 1GBPS but crystal mark can get around 20 GBPS.

Original commit date: Mon Mar 1 11:13:05 2021 +0530
Change-Id: If912c78cdbc6d21368692c62f49bca1520106c62
Original commit hash: 49549e65e12ffef4dbe95f06ea8465c8bc920888

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.c

================================================================================ 
Commit: 3d369a6160b65d5f33a1f034eee2a430d9db2d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:42:17 2021 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Update xHCI programming

Increase the FPSAW to 32us (20h)

Hsd-es-id: 22012622495
Original commit date: Fri Mar 12 13:53:42 2021 -0800
Change-Id: I80214a122ec84e92f80ddbd6e835873cfc5a2731
Original commit hash: 267e211f4025c1aa478152346b0ac6ae89fd22f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 3bf9d47f2a0b07c6f03adb92ade754f5c326f631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:42:08 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][OC] Need to update Per Core HT to use correct subcommands for TGL

- Update PerCore HT uses B2P Mailbox command 37h subcommands 0xE (read) and 0xF (write) instead.
- Resolved Core 7's HT was fail to disabled.

Original commit date: Tue Feb 23 03:20:16 2021 -0800
Change-Id: Ie727876019ef92c3736e38edd1a0ac660e609e75
Original commit hash: 811855c2dbc9e291e33d1d1b3703c0925853e15f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 6b57f6a55448165b82c41f53ac64f05cc391b106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:42:00 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL] PCIe BWG 1.7 implementation.

Original commit date: Wed Mar 10 19:40:56 2021 +0530
Change-Id: I10715f22d61f7a845013cb74a96116a86f3f3076
Original commit hash: d9340728ffe1a60256149bcacb0c3d2450edea98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: e581c9f3db6b28ea72bd57f29d99774d5b50f87e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:41:50 2021 -0700 
-------------------------------------------------------------------------------- 
Request for bios knobs - TCCOLD duty cycle knobs for USB detection

BIOS must send mailbox cmd=9 to communicate with IOM for the new feature requested by every reset/S5/G3 exit.
Value of "data" will be 0-255 which will represent "X" in seconds,
which is the time we stay in TCCOLD before exiting TCCOLD for 10s.
The "Y" in seconds is set to 10s by default, and reserve the option for internal debugging usage.

Hsd-es-id: 1508823138
Original commit date: Tue Jan 26 16:59:51 2021 +0800
Change-Id: Ia240785909d61fba0df6e5a9f5eac4e46c4eb873
Original commit hash: 7f411791540435fbd1d1f74f77cf24dad61b7d57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: af1cfe8de42aa562666a4bfb3dcc97eaf5701c67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:41:37 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4121_00

Hsd-es-id: N/A
Original commit date: Mon Mar 15 11:03:31 2021 -0700
Change-Id: I4ca6849cb3955553ef2d45e97d1fb0b081b362ba
Original commit hash: f253cc501654d3197f419ea3b96615113f842e95

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1aa2cff046eabb665d4b0bd115fe7036be9afd7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:41:30 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Mar 15 10:35:06 2021 -0700
Change-Id: I30f83c4e5cf4e3f9223d8d2fc46fdfeef2cdb295
Original commit hash: ccfa5c21f6c976b54cd4f69f82cabb9ec1e27593

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f31fd7721c411e2abf24086a7b55a9f552997244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:41:23 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][DC2][20H2][R0]: Board is not booting to OS once bios settings done with Ring Voltage Offset - 50 mv

- Resolved incorrect override V/f domain value

Hsd-es-id: 22012560041
Original commit date: Wed Mar 10 20:41:47 2021 -0800
Change-Id: Ica74bc78fa63c3820d6b11c648fc7cfbafbe1c73
Original commit hash: a02d05e9864707a4cdb9b373720bd9cffc4d48e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 606330406aa15ea6b6a1147454589d5451a0de77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:41:17 2021 -0700 
-------------------------------------------------------------------------------- 
Platform Debug Consent is not getting reverted to default once changed in BIOS page when we press F3-load default.

1. remove PDC token override check for PDC callback for it is redundant. When Token is existed and PDC is overriden, the option will be grayout
and it can never fall into this callback.
2. remove EFI_BROWSER_ACTION_DEFAULT_STANDARD for PDC callbak or it may utilize browser setup instead of original default.

Hsd-es-id: 14013599476
Original commit date: Tue Feb 23 16:06:46 2021 +0800
Change-Id: If74f72cb2945fc2d9b94ce0276d29e06ee4e3708
Original commit hash: 34dcf8196b2f8baea4f08e6a7ec2786bc2cc456e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: 32700e2e388d7b5a7d81564735d1dd1882710d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:41:11 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4117_00

Hsd-es-id: N/A
Original commit date: Sun Mar 14 11:02:46 2021 -0700
Change-Id: Ia69cf10643d1843e74164de0bc2840f2046925f0
Original commit hash: 18e10e3d72d595315771fc9568287ed6bd4d3c40

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b6fb2a7d85f30f0ff33bcef082c4771c2782480d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:41:05 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Mar 14 10:32:40 2021 -0700
Change-Id: I9b664d6d6c9bb93543e17856a4a45909aa54e463
Original commit hash: 9ab5c5577d92e55837e262ffba661b3baaace6c9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 238a10d44793c49a7563450e7dcaba7a887d1982 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:59 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Mar 14 10:03:55 2021 -0700
Change-Id: I132ba4e64b9e767e90f924a3a8cd55da7e439407
Original commit hash: 3cc64e147434df3806241fdbc0e0fb737a8e920e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fb86d6ac7cd68cb7cf061f79455b57b65fe513d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:53 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4116_00

Hsd-es-id: N/A
Original commit date: Sat Mar 13 11:03:15 2021 -0800
Change-Id: Iaa2e3c75cf811d9621cd4132428a2de4e38ee5a9
Original commit hash: a3300060a6dda414979d40b5dc66e6513bb57b0e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d55cc9aa187a2610289447f664a01a0c993f8169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:47 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Mar 13 10:36:22 2021 -0800
Change-Id: I8214d50cd0dc6d2833a93f87550d552e58fb7cd7
Original commit hash: a3f54028608c0af78d461f8001ef7294ef8714a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2bc2ebe225a70c62bb9d2e7fee6784e5dd3c37f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:40 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4115_00

Hsd-es-id: N/A
Original commit date: Fri Mar 12 11:07:31 2021 -0800
Change-Id: I2a44908e37fe61d4f509f0b5d7fffb778b1a839c
Original commit hash: 519b7f39186a9645b68713ed41baa7ef78d74005

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aeb465383ede3607382fbeb6f49ca49eac412bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:34 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Mar 12 10:38:19 2021 -0800
Change-Id: I376f11d432d61e09c70d8b79964c24991b2186ad
Original commit hash: f424cbf0b761919ba1d66223c3237223d23d6b97

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: be3c5db5cac623c3062310c3705926925192ce52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:29 2021 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Intel SST Support for Windows Bluetooth A2DP Sideband

Update A2DP format for TGL-C only.

[internal-only]:

Hsd-es-id: 22011649652
Original commit date: Mon Nov 23 11:42:25 2020 +0100
Change-Id: I52151dee5860a76be8588cbcf5fcf3652bec1b3d
Original commit hash: 508a345d58939744647b0f2574b2e0f5e7e3d1a4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltConfig.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.c
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.h
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 900002dab530baee5c2a538197f2454323d143d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:21 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4114_00

Hsd-es-id: N/A
Original commit date: Thu Mar 11 11:06:26 2021 -0800
Change-Id: Ic5e19180faa130aa93a92d15970efa8695fe430b
Original commit hash: bd1f62be917121599a5f4073f0845727f174d436

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ebd8cbdd95757ae74fe62e68e1094ca7a2bd236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:15 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Mar 11 10:44:27 2021 -0800
Change-Id: I7a132016e290e5d7d8766b9f3e20efccc252ebd8
Original commit hash: 598101e1010449d164caeeac868dfbf28605e58b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2066f09e92184dc2fe57da4e163faf08cbcd5b48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:10 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL][5G] Request for FLDR(PXSX._RST) method support back

Moved _DSM function 2 back to PXSX._RST.

Hsd-es-id: 22012583343
Original commit date: Wed Feb 24 11:10:29 2021 +0800
Change-Id: Id19026acc436167f31390d94717bd7f80ca0e6d0
Original commit hash: 9be82f83875d09710cf7047ac975ddc7ed47f655

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanDsm.asl

================================================================================ 
Commit: a90527689cb0d95fc599817ef03d97f42e8b5aa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:40:04 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4113_02

Hsd-es-id: N/A
Original commit date: Wed Mar 10 17:40:21 2021 -0800
Change-Id: I58a314961c7131c5e36b10da4bf0561e39bb078c
Original commit hash: e6cc591847237cd74f646c4679c25acc8564ed84

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b120e5517474b3fc781102fb7f433092a4ef61a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:39:55 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Mar 10 17:27:25 2021 -0800
Change-Id: I96b5e3a0a73d184124d596ab929b04ac4e91e82a
Original commit hash: c6abb9b5ef3ff31edf06f50537e77cc50c7b0d53

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1fa59b453656f00cd4857151f5cd9176b4f10310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:39:44 2021 -0700 
-------------------------------------------------------------------------------- 
Update to TGL B0 Unified [uCode+pCode] Patch ID 0x7e

Hsd-es-id: 22012574651
Original commit date: Wed Mar 10 16:30:36 2021 -0800
Change-Id: I926af1fcb0172fc4a4235d4c28ca02eb329849ac
Original commit hash: 1d6e9d108d0542f275bab9e36fcc6352bc99d99d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9717f1e7c5c32426fae1b62a59d1fc50c4b8e23e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:39:28 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4113_01

Hsd-es-id: N/A
Original commit date: Wed Mar 10 13:17:34 2021 -0800
Change-Id: I97b4f95843f7d465091ab742f0f4e6db132f07a9
Original commit hash: e27fe2d0e659e3684a9717ccb5a9d5aed86286bf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d668b25dc22990840b676a463dfe77152be8bcbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:39:22 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Mar 10 13:03:13 2021 -0800
Change-Id: I5b3adc734f0757970d0d09edd34897cdc5460501
Original commit hash: 508777e00fd02bbacbe4b3f84221d6d3e10ab27d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a6945e33ff007be908606df0368207a0635e7d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:39:16 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Hda: NO HD audio device for display audio enumerated when connecting DUT to external monitor via Surface Dock or USBC
- fix audio T-mode default value to 8T

Hsd-es-id: 22012550120
Original commit date: Wed Mar 10 11:58:45 2021 +0530
Change-Id: I9498658e7e7c9dcb0441fa3ff36ac52fa26adec8
Original commit hash: 34653333eeebae0deb95cdce83013779aa02cdc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: e28fed51a3ef47d1d4c7f81ffb4d56dd593dc4a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:39:09 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Do HWEQ after SpeedChange to fix ANFES

Original commit date: Mon Feb 22 13:07:08 2021 +0530
Change-Id: If5561ea71b0f41b01df181254483e9e3bb686fe6
Original commit hash: 6b0a3f8d2b5be7bc8ea80cc5d37b9ea2eae31ebc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 277bb9080d9a3dd97b8130724520cacfaba5c86b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:39:02 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4113_00

Hsd-es-id: N/A
Original commit date: Wed Mar 10 11:03:00 2021 -0800
Change-Id: I1e848f507ee367c81f8080c583fe486c6e2a4744
Original commit hash: 706aedee9d0b7fe9f54ba31bafe54cd52932af03

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5272c8b9bd4c5ba7f84db1f24ba7065e60fe3c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:57 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL]PEG12 fails to enumerate when PEG10 is not populated.

Original commit date: Wed Mar 10 18:24:44 2021 +0530
Change-Id: Ifbdbd37fe7d2de1a7f5a146aba74531e0febd3b5
Original commit hash: 79a48ea2990f9dfba86cc8989187122fda8c75aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: b6278bbeef0207e685eafbf7f75c96431ee107f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:52 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Mar 10 10:34:50 2021 -0800
Change-Id: I5712fc3c8124369a29e1854ed2acdadcb75b0a45
Original commit hash: da12ca2290f155034e82bfcec7f1bbff4c6a3ce8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 891d7f5363011fe4629f2f33f0d03a595a4cbfe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:47 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate GOP V1059

Original commit date: Mon Mar 8 12:42:41 2021 +0530
Change-Id: Id4ac93cbd1866b256b5c27d6a72badf67bf5266a
Original commit hash: d48ccc15f16a2886192caafc15243f61deffef79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.json
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 4365eda8c00c920296df952ac96f6357c4379d08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:42 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 9 19:57:47 2021 +0000
Original commit date: Tue Mar 9 19:57:47 2021 +0000
Original commit hash: 2b2ddff2568f1ced251afb86da8d3b85c40f1f98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 649ba8fba42cb8ba32d220a4cf038787efcc7828 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:38 2021 -0700 
-------------------------------------------------------------------------------- 
[TGL] set wakecycles to 3 on Bx and Cx when lpddr freq >= 3200

[Issue/Feature Description]
    Reported from MFG, BSoD issue during Windows Audit, and 3DMark test, and OS idle, etc..

[Resolution]
    set wakecycles to 3 on Bx and Cx when lpddr freq >= 3200

[Impacted Platform]
TGL-U/Y Bx and Cx Lpddr

Original commit date: Thu Mar 4 16:03:41 2021 +0800
Change-Id: I13e44689ee6e08011b60aed67f6d5a96c1cea5c9
Original commit hash: 23c8c73b14aaf4e52458d7193a1c92d3e58045d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5552bdcd5eee1171e85bc5fae15f6d24ed440fcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:33 2021 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL] No assign VariableSize to get variable in PlatformUpdateTables()

Set VariableSize = sizeof (SA_SETUP);

Hsd-es-id: 1508894293
Original commit date: Sun Feb 28 17:20:47 2021 +0800
Change-Id: Ia6f09fd39e0b77c2b8f6e697503011ad81c56eef
Original commit hash: 34c12dae15c0f172fabe8e28f30a44158a64615d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 636d66fe0d1b5d75c6f33428fb7334ce757b7b74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:28 2021 -0700 
-------------------------------------------------------------------------------- 
[DELL][HORIZON] The definition of D6EN offset is wrong at HostBus.asl

Hsd-es-id: 1508904121
Original commit date: Thu Mar 4 17:49:04 2021 +0530
Change-Id: I17e9c3bea1234db20f63bfa3eba05c1432a3ef2a
Original commit hash: 620ae276e8b0b69c520d13c3a336e3a0008a00d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl

================================================================================ 
Commit: 7f7cf646d4c399c2cbc436f09e0148d63ed14002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:23 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4112_00

Hsd-es-id: N/A
Original commit date: Tue Mar 9 11:05:35 2021 -0800
Change-Id: I625f9cb0818be6869650419eb86ff7a1be92e4f8
Original commit hash: 967726f38211b9825e3b96aa6728bd3ee000d23e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb2ffabf0f97ee3284a77274c7f8d8edb36c9718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:18 2021 -0700 
-------------------------------------------------------------------------------- 
Update to TGL Rx Unified [uCode+pCode] Patch ID 0x20

Original commit date: Mon Mar 8 16:44:44 2021 -0800
Change-Id: I443524798ccc685eb2097ad97172da28fef3bac8
Original commit hash: cadfb8df0b3ba6cc1d62312a9129c97fdefd2185

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 163d3c7305d07130cd03f2d13fed9407516b6110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:14 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Mar 9 10:35:16 2021 -0800
Change-Id: I67aa05fa372ba307aea9eab93ad388d607b434e3
Original commit hash: 2795cf0f2c6480e7f042d63d8f6292939bf862a8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7a1fc25c344439ad801916c099c1ba94a8d7cf3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:09 2021 -0700 
-------------------------------------------------------------------------------- 
[BIOS][PCIe] BIOS boot takes longer due to HWEQ_DONE_POLL_TIMEOUT

Original commit date: Wed Feb 24 13:26:45 2021 +0530
Change-Id: I1ac40f5abac35602db3a7abdaf8ea2584ac0bf3b
Original commit hash: b40a1942731af5f61c538e2ce9d175297f6314ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: a031bc6e26deb276e818288c4b5fe1dec150e2ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:38:04 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4111_00

Hsd-es-id: N/A
Original commit date: Mon Mar 8 11:04:36 2021 -0800
Change-Id: I35dd6a299015290c0133887ed6bb2c3e6fe093e0
Original commit hash: f590e75ff26ccd09724b0e9175af9f87972cac8e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bca87f64bdb69243b129e4d2bf7602338730a19c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:59 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Mar 8 10:33:19 2021 -0800
Change-Id: Icec2dcf1ce8973a118aadffe0ee68709b849b0c2
Original commit hash: dacf8f677717967315354b880aef9fb30115a39d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2d923d652d730ff962b580a23045e8a117ccb1c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:55 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4107_00

Hsd-es-id: N/A
Original commit date: Sun Mar 7 11:03:29 2021 -0800
Change-Id: I932d3f0975d472aa18be6f77ed4e43a5b0039439
Original commit hash: 9cbbb775459cb3400a934d57e34a74b87fa3c002

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a81c58e3a8a37ae07a4b3b49a6d96c2f39357db9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:51 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Mar 7 10:32:44 2021 -0800
Change-Id: I6d118a377200826138a4e6c78920306ee1e440ff
Original commit hash: 0bb6af190fc13344ddad4486e299131ff277f047

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2a089cbd5786825ddeee49fabe249c2dfdedf7d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:46 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Mar 7 10:03:08 2021 -0800
Change-Id: Ia3c75f64c6af80536519acf014292aad3c282648
Original commit hash: 0abc9d912b7dd43905843fafeecbb022454430b2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 233bf97dcf81ecba12174721e4c9434c67d7c995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:42 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4106_00

Hsd-es-id: N/A
Original commit date: Sat Mar 6 11:05:20 2021 -0800
Change-Id: Iff5bf970aa283f5c44c7634749a4fe62d9125687
Original commit hash: fc58e347f3a0d7cc5c13408d1ae22b2437c2f32f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3f46b3c63ad316933dd4b26c36a78fb200d2e8a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:37 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Mar 6 10:34:03 2021 -0800
Change-Id: I3542cb236345dfca81e3dcbbbcdbf330ae630e1d
Original commit hash: b47b606c1b3ca4ec694c255400f44fa94bb925b4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 03da6b8b9ad005f691b28eafd9babbea38f74d7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:32 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4105_00

Hsd-es-id: N/A
Original commit date: Fri Mar 5 11:03:11 2021 -0800
Change-Id: Iccce4273e508fefe2aef45fa73efec63c9e73d58
Original commit hash: cd977b0f0f0bf4ebecc921641b1d46a7fd54f197

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a45ed260d751a142c11e00e898ca3e886c3da21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:27 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Mar 5 10:33:22 2021 -0800
Change-Id: I1413ea4a96a2c436c585e2d78b499f8cfb3b86fc
Original commit hash: de51d2d65529b887634dd84e34557dac11de83a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7468110b2b3f652b68f3ef17f02c6938e39d2653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:22 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4104_00

Hsd-es-id: N/A
Original commit date: Thu Mar 4 11:04:41 2021 -0800
Change-Id: I40cae5c86b4c6c429701e502709d81222d285e88
Original commit hash: d3aaff49128636d8b649c85ebb6a9d4573dd45ed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec710086e54663d80a8fef0faeaab752775d6754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 22 10:37:15 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Mar 4 10:34:31 2021 -0800
Change-Id: I61f1e26b25a6eb227561cc21b40d2a767b06c8d0
Original commit hash: 3f2d406883459c782eb3c5bd032bae6a97ba4765

-------------------------------------------------------------------------------- 
[Changed Files]
Release_Notes.docx
TigerLakeFspPkg/TigerLakeFspPkg.dec
~$lease_Notes.docx
