#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1507-g5d9740572)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560648458430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5606484021d0 .scope module, "W_AND32" "W_AND32" 3 5;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
o0x7fb1c1bcb418 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56064832eaa0_0 .net "a", 31 0, o0x7fb1c1bcb418;  0 drivers
o0x7fb1c1bcb448 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56064833e960_0 .net "b", 31 0, o0x7fb1c1bcb448;  0 drivers
v0x56064833da30_0 .net "o", 31 0, L_0x5606484d2820;  1 drivers
L_0x5606484cc010 .part o0x7fb1c1bcb418, 0, 1;
L_0x5606484cc100 .part o0x7fb1c1bcb448, 0, 1;
L_0x5606484cc2f0 .part o0x7fb1c1bcb418, 1, 1;
L_0x5606484cc430 .part o0x7fb1c1bcb448, 1, 1;
L_0x5606484cc610 .part o0x7fb1c1bcb418, 2, 1;
L_0x5606484cc700 .part o0x7fb1c1bcb448, 2, 1;
L_0x5606484cc8a0 .part o0x7fb1c1bcb418, 3, 1;
L_0x5606484cc990 .part o0x7fb1c1bcb448, 3, 1;
L_0x5606484ccaf0 .part o0x7fb1c1bcb418, 4, 1;
L_0x5606484ccb90 .part o0x7fb1c1bcb448, 4, 1;
L_0x5606484ccd50 .part o0x7fb1c1bcb418, 5, 1;
L_0x5606484ccdf0 .part o0x7fb1c1bcb448, 5, 1;
L_0x5606484ccff0 .part o0x7fb1c1bcb418, 6, 1;
L_0x5606484cd0e0 .part o0x7fb1c1bcb448, 6, 1;
L_0x5606484cd250 .part o0x7fb1c1bcb418, 7, 1;
L_0x5606484cd340 .part o0x7fb1c1bcb448, 7, 1;
L_0x5606484cd640 .part o0x7fb1c1bcb418, 8, 1;
L_0x5606484cd730 .part o0x7fb1c1bcb448, 8, 1;
L_0x5606484cd960 .part o0x7fb1c1bcb418, 9, 1;
L_0x5606484cda50 .part o0x7fb1c1bcb448, 9, 1;
L_0x5606484cd820 .part o0x7fb1c1bcb418, 10, 1;
L_0x5606484cdcb0 .part o0x7fb1c1bcb448, 10, 1;
L_0x5606484cded0 .part o0x7fb1c1bcb418, 11, 1;
L_0x5606484cdfc0 .part o0x7fb1c1bcb448, 11, 1;
L_0x5606484ce1f0 .part o0x7fb1c1bcb418, 12, 1;
L_0x5606484ce2e0 .part o0x7fb1c1bcb448, 12, 1;
L_0x5606484ce520 .part o0x7fb1c1bcb418, 13, 1;
L_0x5606484ce610 .part o0x7fb1c1bcb448, 13, 1;
L_0x5606484ce860 .part o0x7fb1c1bcb418, 14, 1;
L_0x5606484ce950 .part o0x7fb1c1bcb448, 14, 1;
L_0x5606484cebb0 .part o0x7fb1c1bcb418, 15, 1;
L_0x5606484ceca0 .part o0x7fb1c1bcb448, 15, 1;
L_0x5606484cef10 .part o0x7fb1c1bcb418, 16, 1;
L_0x5606484cf000 .part o0x7fb1c1bcb448, 16, 1;
L_0x5606484cf280 .part o0x7fb1c1bcb418, 17, 1;
L_0x5606484cf370 .part o0x7fb1c1bcb448, 17, 1;
L_0x5606484cf160 .part o0x7fb1c1bcb418, 18, 1;
L_0x5606484cf5e0 .part o0x7fb1c1bcb448, 18, 1;
L_0x5606484cf880 .part o0x7fb1c1bcb418, 19, 1;
L_0x5606484cf970 .part o0x7fb1c1bcb448, 19, 1;
L_0x5606484cfc20 .part o0x7fb1c1bcb418, 20, 1;
L_0x5606484cfd10 .part o0x7fb1c1bcb448, 20, 1;
L_0x5606484cffd0 .part o0x7fb1c1bcb418, 21, 1;
L_0x5606484d00c0 .part o0x7fb1c1bcb448, 21, 1;
L_0x5606484d0390 .part o0x7fb1c1bcb418, 22, 1;
L_0x5606484d0480 .part o0x7fb1c1bcb448, 22, 1;
L_0x5606484d0760 .part o0x7fb1c1bcb418, 23, 1;
L_0x5606484d0850 .part o0x7fb1c1bcb448, 23, 1;
L_0x5606484d0b40 .part o0x7fb1c1bcb418, 24, 1;
L_0x5606484d0c30 .part o0x7fb1c1bcb448, 24, 1;
L_0x5606484d0f30 .part o0x7fb1c1bcb418, 25, 1;
L_0x5606484d1020 .part o0x7fb1c1bcb448, 25, 1;
L_0x5606484d1330 .part o0x7fb1c1bcb418, 26, 1;
L_0x5606484d1420 .part o0x7fb1c1bcb448, 26, 1;
L_0x5606484d1740 .part o0x7fb1c1bcb418, 27, 1;
L_0x5606484d1830 .part o0x7fb1c1bcb448, 27, 1;
L_0x5606484d1b60 .part o0x7fb1c1bcb418, 28, 1;
L_0x5606484d1c50 .part o0x7fb1c1bcb448, 28, 1;
L_0x5606484d1f90 .part o0x7fb1c1bcb418, 29, 1;
L_0x5606484d2080 .part o0x7fb1c1bcb448, 29, 1;
L_0x5606484d23d0 .part o0x7fb1c1bcb418, 30, 1;
L_0x5606484d24c0 .part o0x7fb1c1bcb448, 30, 1;
LS_0x5606484d2820_0_0 .concat8 [ 1 1 1 1], L_0x5606484cbf70, L_0x5606484cc1f0, L_0x5606484cc5a0, L_0x5606484cc830;
LS_0x5606484d2820_0_4 .concat8 [ 1 1 1 1], L_0x5606484cca80, L_0x5606484ccce0, L_0x5606484ccf50, L_0x5606484ccee0;
LS_0x5606484d2820_0_8 .concat8 [ 1 1 1 1], L_0x5606484cd5d0, L_0x5606484cd8c0, L_0x5606484cdbf0, L_0x5606484cde60;
LS_0x5606484d2820_0_12 .concat8 [ 1 1 1 1], L_0x5606484ce180, L_0x5606484ce4b0, L_0x5606484ce7f0, L_0x5606484ceb40;
LS_0x5606484d2820_0_16 .concat8 [ 1 1 1 1], L_0x5606484ceea0, L_0x5606484cf210, L_0x5606484cf0f0, L_0x5606484cf810;
LS_0x5606484d2820_0_20 .concat8 [ 1 1 1 1], L_0x5606484cfbb0, L_0x5606484cff60, L_0x5606484d0320, L_0x5606484d06f0;
LS_0x5606484d2820_0_24 .concat8 [ 1 1 1 1], L_0x5606484d0ad0, L_0x5606484d0ec0, L_0x5606484d12c0, L_0x5606484d16d0;
LS_0x5606484d2820_0_28 .concat8 [ 1 1 1 1], L_0x5606484d1af0, L_0x5606484d1f20, L_0x5606484d2360, L_0x5606484d27b0;
LS_0x5606484d2820_1_0 .concat8 [ 4 4 4 4], LS_0x5606484d2820_0_0, LS_0x5606484d2820_0_4, LS_0x5606484d2820_0_8, LS_0x5606484d2820_0_12;
LS_0x5606484d2820_1_4 .concat8 [ 4 4 4 4], LS_0x5606484d2820_0_16, LS_0x5606484d2820_0_20, LS_0x5606484d2820_0_24, LS_0x5606484d2820_0_28;
L_0x5606484d2820 .concat8 [ 16 16 0 0], LS_0x5606484d2820_1_0, LS_0x5606484d2820_1_4;
L_0x5606484d32f0 .part o0x7fb1c1bcb418, 31, 1;
L_0x5606484d3a00 .part o0x7fb1c1bcb448, 31, 1;
S_0x5606483f1fd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483d2080 .param/l "i" 0 3 9, +C4<00>;
S_0x5606483f6050 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483f1fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cbf70 .functor AND 1, L_0x5606484cc010, L_0x5606484cc100, C4<1>, C4<1>;
v0x5606483e24b0_0 .net "i1", 0 0, L_0x5606484cc010;  1 drivers
v0x5606483de430_0 .net "i2", 0 0, L_0x5606484cc100;  1 drivers
v0x5606483da3b0_0 .net "o", 0 0, L_0x5606484cbf70;  1 drivers
S_0x5606483fa0d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648349280 .param/l "i" 0 3 9, +C4<01>;
S_0x5606483fe150 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483fa0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cc1f0 .functor AND 1, L_0x5606484cc2f0, L_0x5606484cc430, C4<1>, C4<1>;
v0x5606483d6330_0 .net "i1", 0 0, L_0x5606484cc2f0;  1 drivers
v0x5606483d22b0_0 .net "i2", 0 0, L_0x5606484cc430;  1 drivers
v0x5606483ce230_0 .net "o", 0 0, L_0x5606484cc1f0;  1 drivers
S_0x5606483e1dd0 .scope generate, "genblk1[2]" "genblk1[2]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648415620 .param/l "i" 0 3 9, +C4<010>;
S_0x560648436850 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483e1dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cc5a0 .functor AND 1, L_0x5606484cc610, L_0x5606484cc700, C4<1>, C4<1>;
v0x560648446db0_0 .net "i1", 0 0, L_0x5606484cc610;  1 drivers
v0x5606484191e0_0 .net "i2", 0 0, L_0x5606484cc700;  1 drivers
v0x5606484196a0_0 .net "o", 0 0, L_0x5606484cc5a0;  1 drivers
S_0x56064843a8d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648418dd0 .param/l "i" 0 3 9, +C4<011>;
S_0x56064843e950 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x56064843a8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cc830 .functor AND 1, L_0x5606484cc8a0, L_0x5606484cc990, C4<1>, C4<1>;
v0x56064841d2b0_0 .net "i1", 0 0, L_0x5606484cc8a0;  1 drivers
v0x56064841d720_0 .net "i2", 0 0, L_0x5606484cc990;  1 drivers
v0x560648420e20_0 .net "o", 0 0, L_0x5606484cc830;  1 drivers
S_0x5606484429d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648421330 .param/l "i" 0 3 9, +C4<0100>;
S_0x56064844a8f0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606484429d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cca80 .functor AND 1, L_0x5606484ccaf0, L_0x5606484ccb90, C4<1>, C4<1>;
v0x560648424ea0_0 .net "i1", 0 0, L_0x5606484ccaf0;  1 drivers
v0x560648425360_0 .net "i2", 0 0, L_0x5606484ccb90;  1 drivers
v0x560648425820_0 .net "o", 0 0, L_0x5606484cca80;  1 drivers
S_0x5606483d9cd0 .scope generate, "genblk1[5]" "genblk1[5]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648425420 .param/l "i" 0 3 9, +C4<0101>;
S_0x5606483ddd50 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483d9cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ccce0 .functor AND 1, L_0x5606484ccd50, L_0x5606484ccdf0, C4<1>, C4<1>;
v0x560648429430_0 .net "i1", 0 0, L_0x5606484ccd50;  1 drivers
v0x5606484298a0_0 .net "i2", 0 0, L_0x5606484ccdf0;  1 drivers
v0x56064842cfa0_0 .net "o", 0 0, L_0x5606484ccce0;  1 drivers
S_0x5606484327d0 .scope generate, "genblk1[6]" "genblk1[6]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064842d460 .param/l "i" 0 3 9, +C4<0110>;
S_0x56064841a4d0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606484327d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ccf50 .functor AND 1, L_0x5606484ccff0, L_0x5606484cd0e0, C4<1>, C4<1>;
v0x560648431020_0 .net "i1", 0 0, L_0x5606484ccff0;  1 drivers
v0x5606484314e0_0 .net "i2", 0 0, L_0x5606484cd0e0;  1 drivers
v0x5606484319a0_0 .net "o", 0 0, L_0x5606484ccf50;  1 drivers
S_0x56064841e550 .scope generate, "genblk1[7]" "genblk1[7]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606484315a0 .param/l "i" 0 3 9, +C4<0111>;
S_0x5606484225d0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x56064841e550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ccee0 .functor AND 1, L_0x5606484cd250, L_0x5606484cd340, C4<1>, C4<1>;
v0x5606484355b0_0 .net "i1", 0 0, L_0x5606484cd250;  1 drivers
v0x560648435a20_0 .net "i2", 0 0, L_0x5606484cd340;  1 drivers
v0x560648439120_0 .net "o", 0 0, L_0x5606484ccee0;  1 drivers
S_0x560648426650 .scope generate, "genblk1[8]" "genblk1[8]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606484212e0 .param/l "i" 0 3 9, +C4<01000>;
S_0x56064842a6d0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x560648426650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cd5d0 .functor AND 1, L_0x5606484cd640, L_0x5606484cd730, C4<1>, C4<1>;
v0x560648439af0_0 .net "i1", 0 0, L_0x5606484cd640;  1 drivers
v0x56064843d1a0_0 .net "i2", 0 0, L_0x5606484cd730;  1 drivers
v0x56064843d660_0 .net "o", 0 0, L_0x5606484cd5d0;  1 drivers
S_0x5606483d5c50 .scope generate, "genblk1[9]" "genblk1[9]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064843db20 .param/l "i" 0 3 9, +C4<01001>;
S_0x56064842e750 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483d5c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cd8c0 .functor AND 1, L_0x5606484cd960, L_0x5606484cda50, C4<1>, C4<1>;
v0x5606484416e0_0 .net "i1", 0 0, L_0x5606484cd960;  1 drivers
v0x560648441ba0_0 .net "i2", 0 0, L_0x5606484cda50;  1 drivers
v0x560648290ec0_0 .net "o", 0 0, L_0x5606484cd8c0;  1 drivers
S_0x560648416450 .scope generate, "genblk1[10]" "genblk1[10]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648441c60 .param/l "i" 0 3 9, +C4<01010>;
S_0x5606483cd470 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x560648416450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cdbf0 .functor AND 1, L_0x5606484cd820, L_0x5606484cdcb0, C4<1>, C4<1>;
v0x5606483bdd60_0 .net "i1", 0 0, L_0x5606484cd820;  1 drivers
v0x5606483bc280_0 .net "i2", 0 0, L_0x5606484cdcb0;  1 drivers
v0x5606483ba7f0_0 .net "o", 0 0, L_0x5606484cdbf0;  1 drivers
S_0x5606483d1bd0 .scope generate, "genblk1[11]" "genblk1[11]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483b8d60 .param/l "i" 0 3 9, +C4<01011>;
S_0x560648406250 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483d1bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cde60 .functor AND 1, L_0x5606484cded0, L_0x5606484cdfc0, C4<1>, C4<1>;
v0x56064839af90_0 .net "i1", 0 0, L_0x5606484cded0;  1 drivers
v0x5606483b72d0_0 .net "i2", 0 0, L_0x5606484cdfc0;  1 drivers
v0x5606483b5840_0 .net "o", 0 0, L_0x5606484cde60;  1 drivers
S_0x56064840a2d0 .scope generate, "genblk1[12]" "genblk1[12]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483b3db0 .param/l "i" 0 3 9, +C4<01100>;
S_0x56064840e350 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x56064840a2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ce180 .functor AND 1, L_0x5606484ce1f0, L_0x5606484ce2e0, C4<1>, C4<1>;
v0x5606483b2370_0 .net "i1", 0 0, L_0x5606484ce1f0;  1 drivers
v0x5606483b0890_0 .net "i2", 0 0, L_0x5606484ce2e0;  1 drivers
v0x5606483aee00_0 .net "o", 0 0, L_0x5606484ce180;  1 drivers
S_0x5606484123d0 .scope generate, "genblk1[13]" "genblk1[13]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483ad370 .param/l "i" 0 3 9, +C4<01101>;
S_0x5606483cabf0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606484123d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ce4b0 .functor AND 1, L_0x5606484ce520, L_0x5606484ce610, C4<1>, C4<1>;
v0x5606483ab930_0 .net "i1", 0 0, L_0x5606484ce520;  1 drivers
v0x560648399820_0 .net "i2", 0 0, L_0x5606484ce610;  1 drivers
v0x5606483a3410_0 .net "o", 0 0, L_0x5606484ce4b0;  1 drivers
S_0x5606483c9160 .scope generate, "genblk1[14]" "genblk1[14]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483a1980 .param/l "i" 0 3 9, +C4<01110>;
S_0x5606483c76d0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483c9160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ce7f0 .functor AND 1, L_0x5606484ce860, L_0x5606484ce950, C4<1>, C4<1>;
v0x56064839ff40_0 .net "i1", 0 0, L_0x5606484ce860;  1 drivers
v0x56064839e460_0 .net "i2", 0 0, L_0x5606484ce950;  1 drivers
v0x5606483cb190_0 .net "o", 0 0, L_0x5606484ce7f0;  1 drivers
S_0x5606483c5c40 .scope generate, "genblk1[15]" "genblk1[15]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483c9700 .param/l "i" 0 3 9, +C4<01111>;
S_0x5606483c41b0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483c5c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ceb40 .functor AND 1, L_0x5606484cebb0, L_0x5606484ceca0, C4<1>, C4<1>;
v0x56064839ca20_0 .net "i1", 0 0, L_0x5606484cebb0;  1 drivers
v0x5606483c7c70_0 .net "i2", 0 0, L_0x5606484ceca0;  1 drivers
v0x5606483c61e0_0 .net "o", 0 0, L_0x5606484ceb40;  1 drivers
S_0x5606483c2720 .scope generate, "genblk1[16]" "genblk1[16]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483c4750 .param/l "i" 0 3 9, +C4<010000>;
S_0x5606483c0c90 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483c2720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ceea0 .functor AND 1, L_0x5606484cef10, L_0x5606484cf000, C4<1>, C4<1>;
v0x5606483c2d10_0 .net "i1", 0 0, L_0x5606484cef10;  1 drivers
v0x5606483c1230_0 .net "i2", 0 0, L_0x5606484cf000;  1 drivers
v0x5606484023d0_0 .net "o", 0 0, L_0x5606484ceea0;  1 drivers
S_0x5606483bf200 .scope generate, "genblk1[17]" "genblk1[17]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483fe350 .param/l "i" 0 3 9, +C4<010001>;
S_0x5606483bd770 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483bf200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cf210 .functor AND 1, L_0x5606484cf280, L_0x5606484cf370, C4<1>, C4<1>;
v0x5606483fa320_0 .net "i1", 0 0, L_0x5606484cf280;  1 drivers
v0x5606483f6250_0 .net "i2", 0 0, L_0x5606484cf370;  1 drivers
v0x5606483f21d0_0 .net "o", 0 0, L_0x5606484cf210;  1 drivers
S_0x5606483bbce0 .scope generate, "genblk1[18]" "genblk1[18]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483ee150 .param/l "i" 0 3 9, +C4<010010>;
S_0x5606483ba250 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483bbce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cf0f0 .functor AND 1, L_0x5606484cf160, L_0x5606484cf5e0, C4<1>, C4<1>;
v0x5606483ea120_0 .net "i1", 0 0, L_0x5606484cf160;  1 drivers
v0x5606483e6050_0 .net "i2", 0 0, L_0x5606484cf5e0;  1 drivers
v0x5606483e1fd0_0 .net "o", 0 0, L_0x5606484cf0f0;  1 drivers
S_0x5606483b87c0 .scope generate, "genblk1[19]" "genblk1[19]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483ddf50 .param/l "i" 0 3 9, +C4<010011>;
S_0x5606483b6d30 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483b87c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cf810 .functor AND 1, L_0x5606484cf880, L_0x5606484cf970, C4<1>, C4<1>;
v0x5606483cdd70_0 .net "i1", 0 0, L_0x5606484cf880;  1 drivers
v0x5606483d9ed0_0 .net "i2", 0 0, L_0x5606484cf970;  1 drivers
v0x56064844ab80_0 .net "o", 0 0, L_0x5606484cf810;  1 drivers
S_0x5606483b52a0 .scope generate, "genblk1[20]" "genblk1[20]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064844a140 .param/l "i" 0 3 9, +C4<010100>;
S_0x5606483b3810 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483b52a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cfbb0 .functor AND 1, L_0x5606484cfc20, L_0x5606484cfd10, C4<1>, C4<1>;
v0x5606484463d0_0 .net "i1", 0 0, L_0x5606484cfc20;  1 drivers
v0x560648442bd0_0 .net "i2", 0 0, L_0x5606484cfd10;  1 drivers
v0x56064843eb50_0 .net "o", 0 0, L_0x5606484cfbb0;  1 drivers
S_0x5606483b1d80 .scope generate, "genblk1[21]" "genblk1[21]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064843aad0 .param/l "i" 0 3 9, +C4<010101>;
S_0x5606483b02f0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483b1d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484cff60 .functor AND 1, L_0x5606484cffd0, L_0x5606484d00c0, C4<1>, C4<1>;
v0x560648436aa0_0 .net "i1", 0 0, L_0x5606484cffd0;  1 drivers
v0x5606484329d0_0 .net "i2", 0 0, L_0x5606484d00c0;  1 drivers
v0x56064842e950_0 .net "o", 0 0, L_0x5606484cff60;  1 drivers
S_0x5606483ae860 .scope generate, "genblk1[22]" "genblk1[22]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483d5e50 .param/l "i" 0 3 9, +C4<010110>;
S_0x5606483acdd0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483ae860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d0320 .functor AND 1, L_0x5606484d0390, L_0x5606484d0480, C4<1>, C4<1>;
v0x56064842a920_0 .net "i1", 0 0, L_0x5606484d0390;  1 drivers
v0x560648426850_0 .net "i2", 0 0, L_0x5606484d0480;  1 drivers
v0x5606484227d0_0 .net "o", 0 0, L_0x5606484d0320;  1 drivers
S_0x5606483ab340 .scope generate, "genblk1[23]" "genblk1[23]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064841e750 .param/l "i" 0 3 9, +C4<010111>;
S_0x5606483a98b0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483ab340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d06f0 .functor AND 1, L_0x5606484d0760, L_0x5606484d0850, C4<1>, C4<1>;
v0x56064841a720_0 .net "i1", 0 0, L_0x5606484d0760;  1 drivers
v0x560648416650_0 .net "i2", 0 0, L_0x5606484d0850;  1 drivers
v0x5606484125d0_0 .net "o", 0 0, L_0x5606484d06f0;  1 drivers
S_0x5606483a7e20 .scope generate, "genblk1[24]" "genblk1[24]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064840e550 .param/l "i" 0 3 9, +C4<011000>;
S_0x5606483a6390 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483a7e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d0ad0 .functor AND 1, L_0x5606484d0b40, L_0x5606484d0c30, C4<1>, C4<1>;
v0x56064840a520_0 .net "i1", 0 0, L_0x5606484d0b40;  1 drivers
v0x560648406450_0 .net "i2", 0 0, L_0x5606484d0c30;  1 drivers
v0x56064838be00_0 .net "o", 0 0, L_0x5606484d0ad0;  1 drivers
S_0x5606483a4900 .scope generate, "genblk1[25]" "genblk1[25]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064838a370 .param/l "i" 0 3 9, +C4<011001>;
S_0x5606483a2e70 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483a4900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d0ec0 .functor AND 1, L_0x5606484d0f30, L_0x5606484d1020, C4<1>, C4<1>;
v0x560648388930_0 .net "i1", 0 0, L_0x5606484d0f30;  1 drivers
v0x560648386e50_0 .net "i2", 0 0, L_0x5606484d1020;  1 drivers
v0x5606483675a0_0 .net "o", 0 0, L_0x5606484d0ec0;  1 drivers
S_0x5606483a13e0 .scope generate, "genblk1[26]" "genblk1[26]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648383930 .param/l "i" 0 3 9, +C4<011010>;
S_0x56064839f950 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x5606483a13e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d12c0 .functor AND 1, L_0x5606484d1330, L_0x5606484d1420, C4<1>, C4<1>;
v0x560648381ef0_0 .net "i1", 0 0, L_0x5606484d1330;  1 drivers
v0x560648380410_0 .net "i2", 0 0, L_0x5606484d1420;  1 drivers
v0x56064837e980_0 .net "o", 0 0, L_0x5606484d12c0;  1 drivers
S_0x56064839dec0 .scope generate, "genblk1[27]" "genblk1[27]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064837cef0 .param/l "i" 0 3 9, +C4<011011>;
S_0x56064839c430 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x56064839dec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d16d0 .functor AND 1, L_0x5606484d1740, L_0x5606484d1830, C4<1>, C4<1>;
v0x56064837b4b0_0 .net "i1", 0 0, L_0x5606484d1740;  1 drivers
v0x5606483799d0_0 .net "i2", 0 0, L_0x5606484d1830;  1 drivers
v0x560648377f40_0 .net "o", 0 0, L_0x5606484d16d0;  1 drivers
S_0x56064839aa40 .scope generate, "genblk1[28]" "genblk1[28]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648365b10 .param/l "i" 0 3 9, +C4<011100>;
S_0x560648399320 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x56064839aa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d1af0 .functor AND 1, L_0x5606484d1b60, L_0x5606484d1c50, C4<1>, C4<1>;
v0x56064836fac0_0 .net "i1", 0 0, L_0x5606484d1b60;  1 drivers
v0x56064836dfe0_0 .net "i2", 0 0, L_0x5606484d1c50;  1 drivers
v0x56064836c550_0 .net "o", 0 0, L_0x5606484d1af0;  1 drivers
S_0x560648446740 .scope generate, "genblk1[29]" "genblk1[29]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x56064836aac0 .param/l "i" 0 3 9, +C4<011101>;
S_0x560648440cf0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x560648446740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d1f20 .functor AND 1, L_0x5606484d1f90, L_0x5606484d2080, C4<1>, C4<1>;
v0x560648397840_0 .net "i1", 0 0, L_0x5606484d1f90;  1 drivers
v0x560648395d60_0 .net "i2", 0 0, L_0x5606484d2080;  1 drivers
v0x560648369030_0 .net "o", 0 0, L_0x5606484d1f20;  1 drivers
S_0x56064843fc70 .scope generate, "genblk1[30]" "genblk1[30]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x5606483942d0 .param/l "i" 0 3 9, +C4<011110>;
S_0x56064843cc70 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x56064843fc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d2360 .functor AND 1, L_0x5606484d23d0, L_0x5606484d24c0, C4<1>, C4<1>;
v0x560648392890_0 .net "i1", 0 0, L_0x5606484d23d0;  1 drivers
v0x560648363ee0_0 .net "i2", 0 0, L_0x5606484d24c0;  1 drivers
v0x560648343550_0 .net "o", 0 0, L_0x5606484d2360;  1 drivers
S_0x56064843bbf0 .scope generate, "genblk1[31]" "genblk1[31]" 3 9, 3 9 0, S_0x5606484021d0;
 .timescale 0 0;
P_0x560648342620 .param/l "i" 0 3 9, +C4<011111>;
S_0x560648438bf0 .scope module, "w_and" "W_AND" 3 10, 4 3 0, S_0x56064843bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d27b0 .functor AND 1, L_0x5606484d32f0, L_0x5606484d3a00, C4<1>, C4<1>;
v0x560648341740_0 .net "i1", 0 0, L_0x5606484d32f0;  1 drivers
v0x5606483407c0_0 .net "i2", 0 0, L_0x5606484d3a00;  1 drivers
v0x56064833f890_0 .net "o", 0 0, L_0x5606484d27b0;  1 drivers
S_0x5606483e5e50 .scope module, "W_NOT" "W_NOT" 4 15;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i";
o0x7fb1c1bcb538 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5606484d3f00 .functor NOT 1, o0x7fb1c1bcb538, C4<0>, C4<0>, C4<0>;
v0x56064833cb00_0 .net "i", 0 0, o0x7fb1c1bcb538;  0 drivers
v0x56064833bbd0_0 .net "o", 0 0, L_0x5606484d3f00;  1 drivers
S_0x5606483e9ed0 .scope module, "W_OR32" "W_OR32" 3 15;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
o0x7fb1c1bcd9f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560648429fc0_0 .net "a", 31 0, o0x7fb1c1bcd9f8;  0 drivers
o0x7fb1c1bcda28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5606484262c0_0 .net "b", 31 0, o0x7fb1c1bcda28;  0 drivers
v0x560648425f40_0 .net "o", 31 0, L_0x5606484da5c0;  1 drivers
L_0x5606484d3fe0 .part o0x7fb1c1bcd9f8, 0, 1;
L_0x5606484d40d0 .part o0x7fb1c1bcda28, 0, 1;
L_0x5606484d4230 .part o0x7fb1c1bcd9f8, 1, 1;
L_0x5606484d4370 .part o0x7fb1c1bcda28, 1, 1;
L_0x5606484d4520 .part o0x7fb1c1bcd9f8, 2, 1;
L_0x5606484d4610 .part o0x7fb1c1bcda28, 2, 1;
L_0x5606484d47b0 .part o0x7fb1c1bcd9f8, 3, 1;
L_0x5606484d48a0 .part o0x7fb1c1bcda28, 3, 1;
L_0x5606484d4a00 .part o0x7fb1c1bcd9f8, 4, 1;
L_0x5606484d4aa0 .part o0x7fb1c1bcda28, 4, 1;
L_0x5606484d4c60 .part o0x7fb1c1bcd9f8, 5, 1;
L_0x5606484d4d00 .part o0x7fb1c1bcda28, 5, 1;
L_0x5606484d4ed0 .part o0x7fb1c1bcd9f8, 6, 1;
L_0x5606484d4fc0 .part o0x7fb1c1bcda28, 6, 1;
L_0x5606484d5130 .part o0x7fb1c1bcd9f8, 7, 1;
L_0x5606484d5220 .part o0x7fb1c1bcda28, 7, 1;
L_0x5606484d5410 .part o0x7fb1c1bcd9f8, 8, 1;
L_0x5606484d5500 .part o0x7fb1c1bcda28, 8, 1;
L_0x5606484d5700 .part o0x7fb1c1bcd9f8, 9, 1;
L_0x5606484d57f0 .part o0x7fb1c1bcda28, 9, 1;
L_0x5606484d55f0 .part o0x7fb1c1bcd9f8, 10, 1;
L_0x5606484d5a50 .part o0x7fb1c1bcda28, 10, 1;
L_0x5606484d5c70 .part o0x7fb1c1bcd9f8, 11, 1;
L_0x5606484d5d60 .part o0x7fb1c1bcda28, 11, 1;
L_0x5606484d5f90 .part o0x7fb1c1bcd9f8, 12, 1;
L_0x5606484d6080 .part o0x7fb1c1bcda28, 12, 1;
L_0x5606484d62c0 .part o0x7fb1c1bcd9f8, 13, 1;
L_0x5606484d63b0 .part o0x7fb1c1bcda28, 13, 1;
L_0x5606484d6600 .part o0x7fb1c1bcd9f8, 14, 1;
L_0x5606484d66f0 .part o0x7fb1c1bcda28, 14, 1;
L_0x5606484d6950 .part o0x7fb1c1bcd9f8, 15, 1;
L_0x5606484d6a40 .part o0x7fb1c1bcda28, 15, 1;
L_0x5606484d6cb0 .part o0x7fb1c1bcd9f8, 16, 1;
L_0x5606484d6da0 .part o0x7fb1c1bcda28, 16, 1;
L_0x5606484d7020 .part o0x7fb1c1bcd9f8, 17, 1;
L_0x5606484d7110 .part o0x7fb1c1bcda28, 17, 1;
L_0x5606484d6f00 .part o0x7fb1c1bcd9f8, 18, 1;
L_0x5606484d7380 .part o0x7fb1c1bcda28, 18, 1;
L_0x5606484d7620 .part o0x7fb1c1bcd9f8, 19, 1;
L_0x5606484d7710 .part o0x7fb1c1bcda28, 19, 1;
L_0x5606484d79c0 .part o0x7fb1c1bcd9f8, 20, 1;
L_0x5606484d7ab0 .part o0x7fb1c1bcda28, 20, 1;
L_0x5606484d7d70 .part o0x7fb1c1bcd9f8, 21, 1;
L_0x5606484d7e60 .part o0x7fb1c1bcda28, 21, 1;
L_0x5606484d8130 .part o0x7fb1c1bcd9f8, 22, 1;
L_0x5606484d8220 .part o0x7fb1c1bcda28, 22, 1;
L_0x5606484d8500 .part o0x7fb1c1bcd9f8, 23, 1;
L_0x5606484d85f0 .part o0x7fb1c1bcda28, 23, 1;
L_0x5606484d88e0 .part o0x7fb1c1bcd9f8, 24, 1;
L_0x5606484d89d0 .part o0x7fb1c1bcda28, 24, 1;
L_0x5606484d8cd0 .part o0x7fb1c1bcd9f8, 25, 1;
L_0x5606484d8dc0 .part o0x7fb1c1bcda28, 25, 1;
L_0x5606484d90d0 .part o0x7fb1c1bcd9f8, 26, 1;
L_0x5606484d91c0 .part o0x7fb1c1bcda28, 26, 1;
L_0x5606484d94e0 .part o0x7fb1c1bcd9f8, 27, 1;
L_0x5606484d95d0 .part o0x7fb1c1bcda28, 27, 1;
L_0x5606484d9900 .part o0x7fb1c1bcd9f8, 28, 1;
L_0x5606484d99f0 .part o0x7fb1c1bcda28, 28, 1;
L_0x5606484d9d30 .part o0x7fb1c1bcd9f8, 29, 1;
L_0x5606484d9e20 .part o0x7fb1c1bcda28, 29, 1;
L_0x5606484da170 .part o0x7fb1c1bcd9f8, 30, 1;
L_0x5606484da260 .part o0x7fb1c1bcda28, 30, 1;
LS_0x5606484da5c0_0_0 .concat8 [ 1 1 1 1], L_0x5606484d3f70, L_0x5606484d41c0, L_0x5606484d44b0, L_0x5606484d4740;
LS_0x5606484da5c0_0_4 .concat8 [ 1 1 1 1], L_0x5606484d4990, L_0x5606484d4bf0, L_0x5606484d4e60, L_0x5606484d4df0;
LS_0x5606484da5c0_0_8 .concat8 [ 1 1 1 1], L_0x5606484d53a0, L_0x5606484d5690, L_0x5606484d5990, L_0x5606484d5c00;
LS_0x5606484da5c0_0_12 .concat8 [ 1 1 1 1], L_0x5606484d5f20, L_0x5606484d6250, L_0x5606484d6590, L_0x5606484d68e0;
LS_0x5606484da5c0_0_16 .concat8 [ 1 1 1 1], L_0x5606484d6c40, L_0x5606484d6fb0, L_0x5606484d6e90, L_0x5606484d75b0;
LS_0x5606484da5c0_0_20 .concat8 [ 1 1 1 1], L_0x5606484d7950, L_0x5606484d7d00, L_0x5606484d80c0, L_0x5606484d8490;
LS_0x5606484da5c0_0_24 .concat8 [ 1 1 1 1], L_0x5606484d8870, L_0x5606484d8c60, L_0x5606484d9060, L_0x5606484d9470;
LS_0x5606484da5c0_0_28 .concat8 [ 1 1 1 1], L_0x5606484d9890, L_0x5606484d9cc0, L_0x5606484da100, L_0x5606484da550;
LS_0x5606484da5c0_1_0 .concat8 [ 4 4 4 4], LS_0x5606484da5c0_0_0, LS_0x5606484da5c0_0_4, LS_0x5606484da5c0_0_8, LS_0x5606484da5c0_0_12;
LS_0x5606484da5c0_1_4 .concat8 [ 4 4 4 4], LS_0x5606484da5c0_0_16, LS_0x5606484da5c0_0_20, LS_0x5606484da5c0_0_24, LS_0x5606484da5c0_0_28;
L_0x5606484da5c0 .concat8 [ 16 16 0 0], LS_0x5606484da5c0_1_0, LS_0x5606484da5c0_1_4;
L_0x5606484db060 .part o0x7fb1c1bcd9f8, 31, 1;
L_0x5606484db770 .part o0x7fb1c1bcda28, 31, 1;
S_0x560648437b70 .scope generate, "genblk1[0]" "genblk1[0]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x56064833ea40 .param/l "i" 0 3 19, +C4<00>;
S_0x560648434b70 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x560648437b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d3f70 .functor OR 1, L_0x5606484d3fe0, L_0x5606484d40d0, C4<0>, C4<0>;
v0x56064833acf0_0 .net "i1", 0 0, L_0x5606484d3fe0;  1 drivers
v0x560648339d70_0 .net "i2", 0 0, L_0x5606484d40d0;  1 drivers
v0x560648338e40_0 .net "o", 0 0, L_0x5606484d3f70;  1 drivers
S_0x560648433af0 .scope generate, "genblk1[1]" "genblk1[1]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x560648337f10 .param/l "i" 0 3 19, +C4<01>;
S_0x560648430af0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x560648433af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d41c0 .functor OR 1, L_0x5606484d4230, L_0x5606484d4370, C4<0>, C4<0>;
v0x56064832e0c0_0 .net "i1", 0 0, L_0x5606484d4230;  1 drivers
v0x560648333320_0 .net "i2", 0 0, L_0x5606484d4370;  1 drivers
v0x5606483323f0_0 .net "o", 0 0, L_0x5606484d41c0;  1 drivers
S_0x56064842fa70 .scope generate, "genblk1[2]" "genblk1[2]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483314c0 .param/l "i" 0 3 19, +C4<010>;
S_0x56064842ca70 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x56064842fa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d44b0 .functor OR 1, L_0x5606484d4520, L_0x5606484d4610, C4<0>, C4<0>;
v0x5606483305e0_0 .net "i1", 0 0, L_0x5606484d4520;  1 drivers
v0x560648349fa0_0 .net "i2", 0 0, L_0x5606484d4610;  1 drivers
v0x560648349070_0 .net "o", 0 0, L_0x5606484d44b0;  1 drivers
S_0x56064842b9f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x56064832f660 .param/l "i" 0 3 19, +C4<011>;
S_0x5606484289f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x56064842b9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d4740 .functor OR 1, L_0x5606484d47b0, L_0x5606484d48a0, C4<0>, C4<0>;
v0x560648348190_0 .net "i1", 0 0, L_0x5606484d47b0;  1 drivers
v0x560648347210_0 .net "i2", 0 0, L_0x5606484d48a0;  1 drivers
v0x5606483462e0_0 .net "o", 0 0, L_0x5606484d4740;  1 drivers
S_0x560648427970 .scope generate, "genblk1[4]" "genblk1[4]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x560648345400 .param/l "i" 0 3 19, +C4<0100>;
S_0x560648424970 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x560648427970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d4990 .functor OR 1, L_0x5606484d4a00, L_0x5606484d4aa0, C4<0>, C4<0>;
v0x560648326470_0 .net "i1", 0 0, L_0x5606484d4a00;  1 drivers
v0x560648325540_0 .net "i2", 0 0, L_0x5606484d4aa0;  1 drivers
v0x560648324610_0 .net "o", 0 0, L_0x5606484d4990;  1 drivers
S_0x5606484238f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x560648344540 .param/l "i" 0 3 19, +C4<0101>;
S_0x5606484208f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606484238f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d4bf0 .functor OR 1, L_0x5606484d4c60, L_0x5606484d4d00, C4<0>, C4<0>;
v0x560648311650_0 .net "i1", 0 0, L_0x5606484d4c60;  1 drivers
v0x560648321880_0 .net "i2", 0 0, L_0x5606484d4d00;  1 drivers
v0x560648320950_0 .net "o", 0 0, L_0x5606484d4bf0;  1 drivers
S_0x56064841f870 .scope generate, "genblk1[6]" "genblk1[6]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x560648311730 .param/l "i" 0 3 19, +C4<0110>;
S_0x56064841c870 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x56064841f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d4e60 .functor OR 1, L_0x5606484d4ed0, L_0x5606484d4fc0, C4<0>, C4<0>;
v0x56064831dbc0_0 .net "i1", 0 0, L_0x5606484d4ed0;  1 drivers
v0x56064831cc90_0 .net "i2", 0 0, L_0x5606484d4fc0;  1 drivers
v0x56064831bd60_0 .net "o", 0 0, L_0x5606484d4e60;  1 drivers
S_0x56064841b7f0 .scope generate, "genblk1[7]" "genblk1[7]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x56064831fae0 .param/l "i" 0 3 19, +C4<0111>;
S_0x5606484187f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x56064841b7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d4df0 .functor OR 1, L_0x5606484d5130, L_0x5606484d5220, C4<0>, C4<0>;
v0x560648310720_0 .net "i1", 0 0, L_0x5606484d5130;  1 drivers
v0x560648316240_0 .net "i2", 0 0, L_0x5606484d5220;  1 drivers
v0x560648315310_0 .net "o", 0 0, L_0x5606484d4df0;  1 drivers
S_0x560648417770 .scope generate, "genblk1[8]" "genblk1[8]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483453b0 .param/l "i" 0 3 19, +C4<01000>;
S_0x560648414770 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x560648417770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d53a0 .functor OR 1, L_0x5606484d5410, L_0x5606484d5500, C4<0>, C4<0>;
v0x560648314430_0 .net "i1", 0 0, L_0x5606484d5410;  1 drivers
v0x5606483134b0_0 .net "i2", 0 0, L_0x5606484d5500;  1 drivers
v0x56064832cec0_0 .net "o", 0 0, L_0x5606484d53a0;  1 drivers
S_0x5606484136f0 .scope generate, "genblk1[9]" "genblk1[9]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x56064832bf90 .param/l "i" 0 3 19, +C4<01001>;
S_0x5606484106f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606484136f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d5690 .functor OR 1, L_0x5606484d5700, L_0x5606484d57f0, C4<0>, C4<0>;
v0x5606483125d0_0 .net "i1", 0 0, L_0x5606484d5700;  1 drivers
v0x56064832b060_0 .net "i2", 0 0, L_0x5606484d57f0;  1 drivers
v0x56064832a130_0 .net "o", 0 0, L_0x5606484d5690;  1 drivers
S_0x56064840f670 .scope generate, "genblk1[10]" "genblk1[10]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x560648329200 .param/l "i" 0 3 19, +C4<01010>;
S_0x56064840c670 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x56064840f670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d5990 .functor OR 1, L_0x5606484d55f0, L_0x5606484d5a50, C4<0>, C4<0>;
v0x560648328320_0 .net "i1", 0 0, L_0x5606484d55f0;  1 drivers
v0x5606483273a0_0 .net "i2", 0 0, L_0x5606484d5a50;  1 drivers
v0x5606483c9f70_0 .net "o", 0 0, L_0x5606484d5990;  1 drivers
S_0x56064840b5f0 .scope generate, "genblk1[11]" "genblk1[11]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483c9be0 .param/l "i" 0 3 19, +C4<01011>;
S_0x5606484085f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x56064840b5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d5c00 .functor OR 1, L_0x5606484d5c70, L_0x5606484d5d60, C4<0>, C4<0>;
v0x5606483c8530_0 .net "i1", 0 0, L_0x5606484d5c70;  1 drivers
v0x5606483c8150_0 .net "i2", 0 0, L_0x5606484d5d60;  1 drivers
v0x5606483c8210_0 .net "o", 0 0, L_0x5606484d5c00;  1 drivers
S_0x560648407570 .scope generate, "genblk1[12]" "genblk1[12]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483c6aa0 .param/l "i" 0 3 19, +C4<01100>;
S_0x560648404570 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x560648407570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d5f20 .functor OR 1, L_0x5606484d5f90, L_0x5606484d6080, C4<0>, C4<0>;
v0x5606483c6780_0 .net "i1", 0 0, L_0x5606484d5f90;  1 drivers
v0x5606483c4fe0_0 .net "i2", 0 0, L_0x5606484d6080;  1 drivers
v0x5606483c4c30_0 .net "o", 0 0, L_0x5606484d5f20;  1 drivers
S_0x5606484034f0 .scope generate, "genblk1[13]" "genblk1[13]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483c3530 .param/l "i" 0 3 19, +C4<01101>;
S_0x5606484004f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606484034f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d6250 .functor OR 1, L_0x5606484d62c0, L_0x5606484d63b0, C4<0>, C4<0>;
v0x5606483c31f0_0 .net "i1", 0 0, L_0x5606484d62c0;  1 drivers
v0x5606483c1aa0_0 .net "i2", 0 0, L_0x5606484d63b0;  1 drivers
v0x5606483c1b60_0 .net "o", 0 0, L_0x5606484d6250;  1 drivers
S_0x5606483ff470 .scope generate, "genblk1[14]" "genblk1[14]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483c17a0 .param/l "i" 0 3 19, +C4<01110>;
S_0x5606483fc470 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483ff470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d6590 .functor OR 1, L_0x5606484d6600, L_0x5606484d66f0, C4<0>, C4<0>;
v0x5606483bfc80_0 .net "i1", 0 0, L_0x5606484d6600;  1 drivers
v0x5606483be580_0 .net "i2", 0 0, L_0x5606484d66f0;  1 drivers
v0x5606483be640_0 .net "o", 0 0, L_0x5606484d6590;  1 drivers
S_0x5606483fb3f0 .scope generate, "genblk1[15]" "genblk1[15]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483be1f0 .param/l "i" 0 3 19, +C4<01111>;
S_0x5606483f83f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483fb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d68e0 .functor OR 1, L_0x5606484d6950, L_0x5606484d6a40, C4<0>, C4<0>;
v0x5606483bcb40_0 .net "i1", 0 0, L_0x5606484d6950;  1 drivers
v0x5606483bc760_0 .net "i2", 0 0, L_0x5606484d6a40;  1 drivers
v0x5606483bc820_0 .net "o", 0 0, L_0x5606484d68e0;  1 drivers
S_0x5606483f7370 .scope generate, "genblk1[16]" "genblk1[16]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483bb130 .param/l "i" 0 3 19, +C4<010000>;
S_0x5606483f4370 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483f7370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d6c40 .functor OR 1, L_0x5606484d6cb0, L_0x5606484d6da0, C4<0>, C4<0>;
v0x5606483b95d0_0 .net "i1", 0 0, L_0x5606484d6cb0;  1 drivers
v0x5606483b9240_0 .net "i2", 0 0, L_0x5606484d6da0;  1 drivers
v0x5606483b9300_0 .net "o", 0 0, L_0x5606484d6c40;  1 drivers
S_0x5606483f32f0 .scope generate, "genblk1[17]" "genblk1[17]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483b7b90 .param/l "i" 0 3 19, +C4<010001>;
S_0x5606483f02f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483f32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d6fb0 .functor OR 1, L_0x5606484d7020, L_0x5606484d7110, C4<0>, C4<0>;
v0x5606483b7870_0 .net "i1", 0 0, L_0x5606484d7020;  1 drivers
v0x5606483b60b0_0 .net "i2", 0 0, L_0x5606484d7110;  1 drivers
v0x5606483b6170_0 .net "o", 0 0, L_0x5606484d6fb0;  1 drivers
S_0x5606483ef270 .scope generate, "genblk1[18]" "genblk1[18]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483b5df0 .param/l "i" 0 3 19, +C4<010010>;
S_0x5606483ec270 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483ef270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d6e90 .functor OR 1, L_0x5606484d6f00, L_0x5606484d7380, C4<0>, C4<0>;
v0x5606483b4290_0 .net "i1", 0 0, L_0x5606484d6f00;  1 drivers
v0x5606483b2b90_0 .net "i2", 0 0, L_0x5606484d7380;  1 drivers
v0x5606483b2c50_0 .net "o", 0 0, L_0x5606484d6e90;  1 drivers
S_0x5606483eb1f0 .scope generate, "genblk1[19]" "genblk1[19]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483b2850 .param/l "i" 0 3 19, +C4<010011>;
S_0x5606483e81f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483eb1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d75b0 .functor OR 1, L_0x5606484d7620, L_0x5606484d7710, C4<0>, C4<0>;
v0x5606483b11c0_0 .net "i1", 0 0, L_0x5606484d7620;  1 drivers
v0x5606483b0d90_0 .net "i2", 0 0, L_0x5606484d7710;  1 drivers
v0x5606483af670_0 .net "o", 0 0, L_0x5606484d75b0;  1 drivers
S_0x5606483e7170 .scope generate, "genblk1[20]" "genblk1[20]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483af2e0 .param/l "i" 0 3 19, +C4<010100>;
S_0x5606483e4170 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483e7170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d7950 .functor OR 1, L_0x5606484d79c0, L_0x5606484d7ab0, C4<0>, C4<0>;
v0x5606483adc30_0 .net "i1", 0 0, L_0x5606484d79c0;  1 drivers
v0x5606483ad850_0 .net "i2", 0 0, L_0x5606484d7ab0;  1 drivers
v0x5606483ad910_0 .net "o", 0 0, L_0x5606484d7950;  1 drivers
S_0x5606483e30f0 .scope generate, "genblk1[21]" "genblk1[21]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483ac200 .param/l "i" 0 3 19, +C4<010101>;
S_0x5606483e00f0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483e30f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d7d00 .functor OR 1, L_0x5606484d7d70, L_0x5606484d7e60, C4<0>, C4<0>;
v0x5606483aa6c0_0 .net "i1", 0 0, L_0x5606484d7d70;  1 drivers
v0x5606483aa330_0 .net "i2", 0 0, L_0x5606484d7e60;  1 drivers
v0x5606483aa3f0_0 .net "o", 0 0, L_0x5606484d7d00;  1 drivers
S_0x5606483df070 .scope generate, "genblk1[22]" "genblk1[22]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483a8c30 .param/l "i" 0 3 19, +C4<010110>;
S_0x5606483dc070 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483df070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d80c0 .functor OR 1, L_0x5606484d8130, L_0x5606484d8220, C4<0>, C4<0>;
v0x5606483a88f0_0 .net "i1", 0 0, L_0x5606484d8130;  1 drivers
v0x5606483a71a0_0 .net "i2", 0 0, L_0x5606484d8220;  1 drivers
v0x5606483a7260_0 .net "o", 0 0, L_0x5606484d80c0;  1 drivers
S_0x5606483daff0 .scope generate, "genblk1[23]" "genblk1[23]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483a6f00 .param/l "i" 0 3 19, +C4<010111>;
S_0x5606483d7ff0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483daff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d8490 .functor OR 1, L_0x5606484d8500, L_0x5606484d85f0, C4<0>, C4<0>;
v0x5606483a5380_0 .net "i1", 0 0, L_0x5606484d8500;  1 drivers
v0x5606483a3c80_0 .net "i2", 0 0, L_0x5606484d85f0;  1 drivers
v0x5606483a3d40_0 .net "o", 0 0, L_0x5606484d8490;  1 drivers
S_0x5606483d6f70 .scope generate, "genblk1[24]" "genblk1[24]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483a3940 .param/l "i" 0 3 19, +C4<011000>;
S_0x5606483d3f70 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483d6f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d8870 .functor OR 1, L_0x5606484d88e0, L_0x5606484d89d0, C4<0>, C4<0>;
v0x5606483a2260_0 .net "i1", 0 0, L_0x5606484d88e0;  1 drivers
v0x5606483a1e60_0 .net "i2", 0 0, L_0x5606484d89d0;  1 drivers
v0x5606483a1f20_0 .net "o", 0 0, L_0x5606484d8870;  1 drivers
S_0x5606483d2ef0 .scope generate, "genblk1[25]" "genblk1[25]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x5606483a0860 .param/l "i" 0 3 19, +C4<011001>;
S_0x5606483cfef0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483d2ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d8c60 .functor OR 1, L_0x5606484d8cd0, L_0x5606484d8dc0, C4<0>, C4<0>;
v0x56064839ecd0_0 .net "i1", 0 0, L_0x5606484d8cd0;  1 drivers
v0x56064839e940_0 .net "i2", 0 0, L_0x5606484d8dc0;  1 drivers
v0x56064839ea00_0 .net "o", 0 0, L_0x5606484d8c60;  1 drivers
S_0x5606483cee70 .scope generate, "genblk1[26]" "genblk1[26]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x56064839d2d0 .param/l "i" 0 3 19, +C4<011010>;
S_0x5606483cc420 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483cee70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d9060 .functor OR 1, L_0x5606484d90d0, L_0x5606484d91c0, C4<0>, C4<0>;
v0x56064839b7b0_0 .net "i1", 0 0, L_0x5606484d90d0;  1 drivers
v0x56064839b420_0 .net "i2", 0 0, L_0x5606484d91c0;  1 drivers
v0x56064839b4e0_0 .net "o", 0 0, L_0x5606484d9060;  1 drivers
S_0x5606483ccee0 .scope generate, "genblk1[27]" "genblk1[27]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x560648399eb0 .param/l "i" 0 3 19, +C4<011011>;
S_0x560648448bc0 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483ccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d9470 .functor OR 1, L_0x5606484d94e0, L_0x5606484d95d0, C4<0>, C4<0>;
v0x560648399c10_0 .net "i1", 0 0, L_0x5606484d94e0;  1 drivers
v0x560648398800_0 .net "i2", 0 0, L_0x5606484d95d0;  1 drivers
v0x5606483988c0_0 .net "o", 0 0, L_0x5606484d9470;  1 drivers
S_0x560648447b40 .scope generate, "genblk1[28]" "genblk1[28]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x56064844a5f0 .param/l "i" 0 3 19, +C4<011100>;
S_0x560648444d70 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x560648447b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d9890 .functor OR 1, L_0x5606484d9900, L_0x5606484d99f0, C4<0>, C4<0>;
v0x560648442640_0 .net "i1", 0 0, L_0x5606484d9900;  1 drivers
v0x5606484422c0_0 .net "i2", 0 0, L_0x5606484d99f0;  1 drivers
v0x560648442380_0 .net "o", 0 0, L_0x5606484d9890;  1 drivers
S_0x560648443cf0 .scope generate, "genblk1[29]" "genblk1[29]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x56064843e610 .param/l "i" 0 3 19, +C4<011101>;
S_0x560648397250 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x560648443cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484d9cc0 .functor OR 1, L_0x5606484d9d30, L_0x5606484d9e20, C4<0>, C4<0>;
v0x56064843e2b0_0 .net "i1", 0 0, L_0x5606484d9d30;  1 drivers
v0x56064843a540_0 .net "i2", 0 0, L_0x5606484d9e20;  1 drivers
v0x56064843a600_0 .net "o", 0 0, L_0x5606484d9cc0;  1 drivers
S_0x5606483957c0 .scope generate, "genblk1[30]" "genblk1[30]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x56064843a2c0 .param/l "i" 0 3 19, +C4<011110>;
S_0x560648393d30 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483957c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484da100 .functor OR 1, L_0x5606484da170, L_0x5606484da260, C4<0>, C4<0>;
v0x560648436140_0 .net "i1", 0 0, L_0x5606484da170;  1 drivers
v0x560648432440_0 .net "i2", 0 0, L_0x5606484da260;  1 drivers
v0x560648432500_0 .net "o", 0 0, L_0x5606484da100;  1 drivers
S_0x5606483922a0 .scope generate, "genblk1[31]" "genblk1[31]" 3 19, 3 19 0, S_0x5606483e9ed0;
 .timescale 0 0;
P_0x560648432150 .param/l "i" 0 3 19, +C4<011111>;
S_0x560648390810 .scope module, "w_or" "W_OR" 3 20, 4 7 0, S_0x5606483922a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484da550 .functor OR 1, L_0x5606484db060, L_0x5606484db770, C4<0>, C4<0>;
v0x56064842e040_0 .net "i1", 0 0, L_0x5606484db060;  1 drivers
v0x56064842a340_0 .net "i2", 0 0, L_0x5606484db770;  1 drivers
v0x56064842a400_0 .net "o", 0 0, L_0x5606484da550;  1 drivers
S_0x5606483edf50 .scope module, "whole" "whole" 5 31;
 .timescale 0 0;
v0x5606484c86d0_0 .var "abe", 0 0;
v0x5606484c8790_0 .var "address1", 4 0;
v0x5606484c8830_0 .var "address2", 4 0;
v0x5606484c8930_0 .var "ale", 0 0;
v0x5606484c8a00_0 .net "alu_C", 0 0, L_0x56064850f310;  1 drivers
v0x5606484c8af0_0 .net "alu_N", 0 0, v0x5606484c1b50_0;  1 drivers
v0x5606484c8b90_0 .net "alu_V", 0 0, v0x5606484c1c10_0;  1 drivers
v0x5606484c8c60_0 .net "alu_Z", 0 0, v0x5606484c1cb0_0;  1 drivers
v0x5606484c8d30_0 .var "alu_active", 0 0;
v0x5606484c8e00_0 .net "alu_cin", 0 0, v0x5606484c47d0_0;  1 drivers
v0x5606484c8ea0_0 .var "alu_done", 0 0;
v0x5606484c8f40_0 .net "alu_invert_a", 0 0, v0x5606484c4d50_0;  1 drivers
v0x5606484c8fe0_0 .net "alu_invert_b", 0 0, v0x5606484c4df0_0;  1 drivers
v0x5606484c9080_0 .net "alu_is_logic", 0 0, v0x5606484c5070_0;  1 drivers
v0x5606484c9120_0 .net "alu_logic_idx", 2 0, v0x5606484c5110_0;  1 drivers
v0x5606484c91c0_0 .net "alu_result", 31 0, v0x5606484c2bd0_0;  1 drivers
v0x5606484c9260_0 .var "alubus", 31 0;
v0x5606484c9410_0 .net "ar", 31 0, v0x5606484c31c0_0;  1 drivers
v0x5606484c94e0_0 .var "busA", 31 0;
v0x5606484c95d0_0 .var "busB", 31 0;
v0x5606484c9670_0 .net "clk1", 0 0, v0x5606484c3920_0;  1 drivers
v0x5606484c9740_0 .net "clk2", 0 0, v0x5606484c3a00_0;  1 drivers
v0x5606484c9810_0 .var "cpsr_mask", 31 0;
v0x5606484c98e0_0 .var "cpsr_w", 0 0;
v0x5606484c99b0_0 .var "cpsr_write", 31 0;
v0x5606484c9a80_0 .net "do_Rd", 3 0, v0x5606484c40d0_0;  1 drivers
v0x5606484c9b50_0 .net "do_Rm", 3 0, v0x5606484c41d0_0;  1 drivers
v0x5606484c9c20_0 .net "do_Rn", 3 0, v0x5606484c42b0_0;  1 drivers
v0x5606484c9cf0_0 .net "do_Rs", 3 0, v0x5606484c43a0_0;  1 drivers
v0x5606484c9dc0_0 .net "do_S", 0 0, v0x5606484c4590_0;  1 drivers
v0x5606484c9e90_0 .net "do_abe", 0 0, v0x5606484c4650_0;  1 drivers
v0x5606484c9f60_0 .net "do_ale", 0 0, v0x5606484c4710_0;  1 drivers
v0x5606484ca030_0 .net "do_aluhot", 0 0, v0x5606484c4870_0;  1 drivers
v0x5606484ca100_0 .var "do_availabe", 0 0;
v0x5606484ca1a0_0 .net "do_immediate_shift", 0 0, v0x5606484c4ad0_0;  1 drivers
v0x5606484ca270_0 .net "do_mode", 3 0, v0x5606484c5200_0;  1 drivers
v0x5606484ca340_0 .net "do_mult_hot", 0 0, v0x5606484c53c0_0;  1 drivers
v0x5606484ca410_0 .net "do_pc_w", 0 0, v0x5606484c5700_0;  1 drivers
v0x5606484ca4e0_0 .net "do_reg_w", 0 0, v0x5606484c57c0_0;  1 drivers
v0x5606484ca5b0_0 .net "do_shifter_count", 4 0, v0x5606484c5880_0;  1 drivers
v0x5606484ca680_0 .net "do_shifter_mode", 2 0, v0x5606484c5960_0;  1 drivers
v0x5606484ca750_0 .net "do_special_input", 1 0, v0x5606484c5a40_0;  1 drivers
v0x5606484ca820_0 .var "doubleregsave", 0 0;
v0x5606484ca8c0_0 .net "incrementerbus", 31 0, v0x5606484c3560_0;  1 drivers
v0x5606484ca990_0 .var "instruction", 31 0;
v0x5606484caa60 .array "instructions", 0 31, 31 0;
v0x5606484cab00_0 .net "is_immediate", 0 0, v0x5606484c4fd0_0;  1 drivers
v0x5606484cabd0_0 .var "mem_done", 0 0;
v0x5606484cac70_0 .var "mult_input_1", 31 0;
v0x5606484cad40_0 .var "mult_input_2", 31 0;
v0x5606484cae10_0 .net "mult_output", 63 0, v0x5606484c6320_0;  1 drivers
v0x5606484caee0_0 .var "one", 31 0;
v0x5606484caf80_0 .net "pc_read", 31 0, v0x5606484c75d0_0;  1 drivers
v0x5606484cb050_0 .var "pc_w", 0 0;
v0x5606484cb120_0 .var "pc_write", 31 0;
v0x5606484cb1f0_0 .net "read1", 31 0, v0x5606484c7850_0;  1 drivers
v0x5606484cb2c0_0 .net "read2", 31 0, v0x5606484c7930_0;  1 drivers
v0x5606484cb390_0 .var "reg_w", 0 0;
v0x5606484cb460_0 .var "reg_write", 31 0;
v0x5606484cb530_0 .var "regbank_active", 0 0;
v0x5606484cb600_0 .var "regbank_donereading", 0 0;
v0x5606484cb6a0_0 .var "shifter_count", 4 0;
v0x5606484cb770_0 .var "shifter_mode", 2 0;
v0x5606484cb840_0 .net "shifter_output", 31 0, v0x5606484c8410_0;  1 drivers
v0x5606484cb8e0_0 .var "t_clk1", 0 0;
v0x5606484cbde0_0 .var "t_clk2", 0 0;
v0x5606484cbed0_0 .var "zero", 31 0;
E_0x5606481d6b40 .event posedge, v0x5606484cabd0_0;
E_0x5606481d7420 .event posedge, v0x5606484cb600_0;
E_0x560648177fe0 .event posedge, v0x5606484ca100_0;
E_0x560648463e60 .event posedge, v0x5606484c4930_0;
S_0x56064838ed80 .scope module, "alumodule" "ALU" 5 141, 6 5 0, S_0x5606483edf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "invert_a";
    .port_info 3 /INPUT 1 "invert_b";
    .port_info 4 /INPUT 1 "is_logic";
    .port_info 5 /INPUT 3 "logic_func_idx";
    .port_info 6 /INPUT 1 "cin";
    .port_info 7 /INPUT 1 "isactive";
    .port_info 8 /OUTPUT 32 "result";
    .port_info 9 /OUTPUT 1 "N";
    .port_info 10 /OUTPUT 1 "Z";
    .port_info 11 /OUTPUT 1 "C";
    .port_info 12 /OUTPUT 1 "V";
v0x5606484c1a90_0 .net "C", 0 0, L_0x56064850f310;  alias, 1 drivers
v0x5606484c1b50_0 .var "N", 0 0;
v0x5606484c1c10_0 .var "V", 0 0;
v0x5606484c1cb0_0 .var "Z", 0 0;
v0x5606484c1d70_0 .net "a", 31 0, v0x5606484c94e0_0;  1 drivers
v0x5606484c1e80_0 .var "adder_a", 31 0;
v0x5606484c1f50_0 .var "adder_b", 31 0;
v0x5606484c2020_0 .net "adderresult", 31 0, L_0x56064850f9c0;  1 drivers
v0x5606484c20f0_0 .net "b", 31 0, v0x5606484c8410_0;  alias, 1 drivers
v0x5606484c21c0_0 .net "cin", 0 0, v0x5606484c47d0_0;  alias, 1 drivers
v0x5606484c2260_0 .net "invert_a", 0 0, v0x5606484c4d50_0;  alias, 1 drivers
v0x5606484c2300_0 .net "invert_b", 0 0, v0x5606484c4df0_0;  alias, 1 drivers
v0x5606484c23c0_0 .net "inverted_a", 31 0, L_0x5606484e7420;  1 drivers
v0x5606484c24b0_0 .net "inverted_b", 31 0, L_0x5606484f4320;  1 drivers
v0x5606484c2580_0 .var "inverter", 31 0;
v0x5606484c2620_0 .net "is_logic", 0 0, v0x5606484c5070_0;  alias, 1 drivers
v0x5606484c26c0_0 .net "isactive", 0 0, v0x5606484c8d30_0;  1 drivers
v0x5606484c2870_0 .var "lf_a", 31 0;
v0x5606484c2960_0 .var "lf_b", 31 0;
v0x5606484c2a30_0 .net "lfresult", 31 0, v0x5606484c18c0_0;  1 drivers
v0x5606484c2b00_0 .net "logic_func_idx", 2 0, v0x5606484c5110_0;  alias, 1 drivers
v0x5606484c2bd0_0 .var "result", 31 0;
E_0x560648462ba0/0 .event anyedge, v0x5606484c26c0_0, v0x5606484c2260_0, v0x5606483a83c0_0, v0x560648363a00_0;
E_0x560648462ba0/1 .event anyedge, v0x5606484c2300_0, v0x5606484c11b0_0, v0x5606484c1010_0, v0x5606484c1660_0;
E_0x560648462ba0/2 .event anyedge, v0x5606484c18c0_0, v0x5606484ab330_0, v0x5606484c2bd0_0;
E_0x560648462ba0 .event/or E_0x560648462ba0/0, E_0x560648462ba0/1, E_0x560648462ba0/2;
S_0x56064838d2f0 .scope module, "a_inverter" "W_XOR32" 6 24, 3 25 0, S_0x56064838ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0x560648363a00_0 .net "a", 31 0, v0x5606484c94e0_0;  alias, 1 drivers
v0x56064838f320_0 .net "b", 31 0, v0x5606484c2580_0;  1 drivers
v0x5606483a83c0_0 .net "o", 31 0, L_0x5606484e7420;  alias, 1 drivers
L_0x5606484dbf20 .part v0x5606484c94e0_0, 0, 1;
L_0x5606484dbfc0 .part v0x5606484c2580_0, 0, 1;
L_0x5606484dc3b0 .part v0x5606484c94e0_0, 1, 1;
L_0x5606484dc450 .part v0x5606484c2580_0, 1, 1;
L_0x5606484dc7a0 .part v0x5606484c94e0_0, 2, 1;
L_0x5606484dc840 .part v0x5606484c2580_0, 2, 1;
L_0x5606484dcc70 .part v0x5606484c94e0_0, 3, 1;
L_0x5606484dcd10 .part v0x5606484c2580_0, 3, 1;
L_0x5606484dd150 .part v0x5606484c94e0_0, 4, 1;
L_0x5606484dd1f0 .part v0x5606484c2580_0, 4, 1;
L_0x5606484dd5f0 .part v0x5606484c94e0_0, 5, 1;
L_0x5606484dd690 .part v0x5606484c2580_0, 5, 1;
L_0x5606484ddaf0 .part v0x5606484c94e0_0, 6, 1;
L_0x5606484ddb90 .part v0x5606484c2580_0, 6, 1;
L_0x5606484ddf90 .part v0x5606484c94e0_0, 7, 1;
L_0x5606484de030 .part v0x5606484c2580_0, 7, 1;
L_0x5606484de4b0 .part v0x5606484c94e0_0, 8, 1;
L_0x5606484de550 .part v0x5606484c2580_0, 8, 1;
L_0x5606484de9e0 .part v0x5606484c94e0_0, 9, 1;
L_0x5606484dea80 .part v0x5606484c2580_0, 9, 1;
L_0x5606484de5f0 .part v0x5606484c94e0_0, 10, 1;
L_0x5606484def20 .part v0x5606484c2580_0, 10, 1;
L_0x5606484df3d0 .part v0x5606484c94e0_0, 11, 1;
L_0x5606484df470 .part v0x5606484c2580_0, 11, 1;
L_0x5606484df930 .part v0x5606484c94e0_0, 12, 1;
L_0x5606484df9d0 .part v0x5606484c2580_0, 12, 1;
L_0x5606484dfea0 .part v0x5606484c94e0_0, 13, 1;
L_0x5606484dff40 .part v0x5606484c2580_0, 13, 1;
L_0x5606484e0420 .part v0x5606484c94e0_0, 14, 1;
L_0x5606484e04c0 .part v0x5606484c2580_0, 14, 1;
L_0x5606484e09b0 .part v0x5606484c94e0_0, 15, 1;
L_0x5606484e0a50 .part v0x5606484c2580_0, 15, 1;
L_0x5606484e0f50 .part v0x5606484c94e0_0, 16, 1;
L_0x5606484e0ff0 .part v0x5606484c2580_0, 16, 1;
L_0x5606484e1500 .part v0x5606484c94e0_0, 17, 1;
L_0x5606484e15a0 .part v0x5606484c2580_0, 17, 1;
L_0x5606484e19e0 .part v0x5606484c94e0_0, 18, 1;
L_0x5606484e1a80 .part v0x5606484c2580_0, 18, 1;
L_0x5606484e1fb0 .part v0x5606484c94e0_0, 19, 1;
L_0x5606484e2050 .part v0x5606484c2580_0, 19, 1;
L_0x5606484e2590 .part v0x5606484c94e0_0, 20, 1;
L_0x5606484e2630 .part v0x5606484c2580_0, 20, 1;
L_0x5606484e2b80 .part v0x5606484c94e0_0, 21, 1;
L_0x5606484e2c20 .part v0x5606484c2580_0, 21, 1;
L_0x5606484e3180 .part v0x5606484c94e0_0, 22, 1;
L_0x5606484e3220 .part v0x5606484c2580_0, 22, 1;
L_0x5606484e3790 .part v0x5606484c94e0_0, 23, 1;
L_0x5606484e3830 .part v0x5606484c2580_0, 23, 1;
L_0x5606484e3de0 .part v0x5606484c94e0_0, 24, 1;
L_0x5606484e3e80 .part v0x5606484c2580_0, 24, 1;
L_0x5606484e4410 .part v0x5606484c94e0_0, 25, 1;
L_0x5606484e44b0 .part v0x5606484c2580_0, 25, 1;
L_0x5606484e4a80 .part v0x5606484c94e0_0, 26, 1;
L_0x5606484e4b20 .part v0x5606484c2580_0, 26, 1;
L_0x5606484e5160 .part v0x5606484c94e0_0, 27, 1;
L_0x5606484e5200 .part v0x5606484c2580_0, 27, 1;
L_0x5606484e57f0 .part v0x5606484c94e0_0, 28, 1;
L_0x5606484e5890 .part v0x5606484c2580_0, 28, 1;
L_0x5606484e5e90 .part v0x5606484c94e0_0, 29, 1;
L_0x5606484e6340 .part v0x5606484c2580_0, 29, 1;
L_0x5606484e6d60 .part v0x5606484c94e0_0, 30, 1;
L_0x5606484e6e00 .part v0x5606484c2580_0, 30, 1;
LS_0x5606484e7420_0_0 .concat8 [ 1 1 1 1], L_0x5606484dbe10, L_0x5606484dc2a0, L_0x5606484dc690, L_0x5606484dcb60;
LS_0x5606484e7420_0_4 .concat8 [ 1 1 1 1], L_0x5606484dd040, L_0x5606484dd4e0, L_0x5606484dd9e0, L_0x5606484dde80;
LS_0x5606484e7420_0_8 .concat8 [ 1 1 1 1], L_0x5606484de3a0, L_0x5606484de8d0, L_0x5606484dee10, L_0x5606484df2c0;
LS_0x5606484e7420_0_12 .concat8 [ 1 1 1 1], L_0x5606484df820, L_0x5606484dfd90, L_0x5606484e0310, L_0x5606484e08a0;
LS_0x5606484e7420_0_16 .concat8 [ 1 1 1 1], L_0x5606484e0e40, L_0x5606484e13f0, L_0x5606484e18d0, L_0x5606484e1ea0;
LS_0x5606484e7420_0_20 .concat8 [ 1 1 1 1], L_0x5606484e2480, L_0x5606484e2a70, L_0x5606484e3070, L_0x5606484e3680;
LS_0x5606484e7420_0_24 .concat8 [ 1 1 1 1], L_0x5606484e3ca0, L_0x5606484e4300, L_0x5606484e4940, L_0x5606484e5020;
LS_0x5606484e7420_0_28 .concat8 [ 1 1 1 1], L_0x5606484e56b0, L_0x5606484e5d50, L_0x5606484e6c20, L_0x5606484e72e0;
LS_0x5606484e7420_1_0 .concat8 [ 4 4 4 4], LS_0x5606484e7420_0_0, LS_0x5606484e7420_0_4, LS_0x5606484e7420_0_8, LS_0x5606484e7420_0_12;
LS_0x5606484e7420_1_4 .concat8 [ 4 4 4 4], LS_0x5606484e7420_0_16, LS_0x5606484e7420_0_20, LS_0x5606484e7420_0_24, LS_0x5606484e7420_0_28;
L_0x5606484e7420 .concat8 [ 16 16 0 0], LS_0x5606484e7420_1_0, LS_0x5606484e7420_1_4;
L_0x5606484e7f10 .part v0x5606484c94e0_0, 31, 1;
L_0x5606484e81c0 .part v0x5606484c2580_0, 31, 1;
S_0x56064838b860 .scope generate, "genblk1[0]" "genblk1[0]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064841e230 .param/l "i" 0 3 29, +C4<00>;
S_0x560648389dd0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064838b860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dbc20 .functor AND 1, L_0x5606484dbf20, L_0x5606484dbfc0, C4<1>, C4<1>;
L_0x5606484dbc90 .functor NOT 1, L_0x5606484dbc20, C4<0>, C4<0>, C4<0>;
L_0x5606484dbd00 .functor OR 1, L_0x5606484dbf20, L_0x5606484dbfc0, C4<0>, C4<0>;
L_0x5606484dbe10 .functor AND 1, L_0x5606484dbc90, L_0x5606484dbd00, C4<1>, C4<1>;
v0x56064841df00_0 .net *"_ivl_0", 0 0, L_0x5606484dbc20;  1 drivers
v0x56064841a180_0 .net *"_ivl_2", 0 0, L_0x5606484dbc90;  1 drivers
v0x560648419dc0_0 .net *"_ivl_4", 0 0, L_0x5606484dbd00;  1 drivers
v0x560648419e60_0 .net "i1", 0 0, L_0x5606484dbf20;  1 drivers
v0x5606484160c0_0 .net "i2", 0 0, L_0x5606484dbfc0;  1 drivers
v0x560648415d40_0 .net "o", 0 0, L_0x5606484dbe10;  1 drivers
S_0x560648388340 .scope generate, "genblk1[1]" "genblk1[1]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648412040 .param/l "i" 0 3 29, +C4<01>;
S_0x5606483868b0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648388340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dc060 .functor AND 1, L_0x5606484dc3b0, L_0x5606484dc450, C4<1>, C4<1>;
L_0x5606484dc0d0 .functor NOT 1, L_0x5606484dc060, C4<0>, C4<0>, C4<0>;
L_0x5606484dc190 .functor OR 1, L_0x5606484dc3b0, L_0x5606484dc450, C4<0>, C4<0>;
L_0x5606484dc2a0 .functor AND 1, L_0x5606484dc0d0, L_0x5606484dc190, C4<1>, C4<1>;
v0x560648411d10_0 .net *"_ivl_0", 0 0, L_0x5606484dc060;  1 drivers
v0x56064840dfc0_0 .net *"_ivl_2", 0 0, L_0x5606484dc0d0;  1 drivers
v0x56064840dc40_0 .net *"_ivl_4", 0 0, L_0x5606484dc190;  1 drivers
v0x56064840dd00_0 .net "i1", 0 0, L_0x5606484dc3b0;  1 drivers
v0x560648409f40_0 .net "i2", 0 0, L_0x5606484dc450;  1 drivers
v0x560648409bc0_0 .net "o", 0 0, L_0x5606484dc2a0;  1 drivers
S_0x560648384e20 .scope generate, "genblk1[2]" "genblk1[2]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064840e0a0 .param/l "i" 0 3 29, +C4<010>;
S_0x560648383390 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648384e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dc4f0 .functor AND 1, L_0x5606484dc7a0, L_0x5606484dc840, C4<1>, C4<1>;
L_0x5606484dc560 .functor NOT 1, L_0x5606484dc4f0, C4<0>, C4<0>, C4<0>;
L_0x5606484dc5d0 .functor OR 1, L_0x5606484dc7a0, L_0x5606484dc840, C4<0>, C4<0>;
L_0x5606484dc690 .functor AND 1, L_0x5606484dc560, L_0x5606484dc5d0, C4<1>, C4<1>;
v0x560648405b40_0 .net *"_ivl_0", 0 0, L_0x5606484dc4f0;  1 drivers
v0x560648401e40_0 .net *"_ivl_2", 0 0, L_0x5606484dc560;  1 drivers
v0x560648401ac0_0 .net *"_ivl_4", 0 0, L_0x5606484dc5d0;  1 drivers
v0x560648401b80_0 .net "i1", 0 0, L_0x5606484dc7a0;  1 drivers
v0x5606483fddc0_0 .net "i2", 0 0, L_0x5606484dc840;  1 drivers
v0x5606483fda40_0 .net "o", 0 0, L_0x5606484dc690;  1 drivers
S_0x560648381900 .scope generate, "genblk1[3]" "genblk1[3]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648405c40 .param/l "i" 0 3 29, +C4<011>;
S_0x56064837fe70 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648381900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dc920 .functor AND 1, L_0x5606484dcc70, L_0x5606484dcd10, C4<1>, C4<1>;
L_0x5606484dc990 .functor NOT 1, L_0x5606484dc920, C4<0>, C4<0>, C4<0>;
L_0x5606484dca50 .functor OR 1, L_0x5606484dcc70, L_0x5606484dcd10, C4<0>, C4<0>;
L_0x5606484dcb60 .functor AND 1, L_0x5606484dc990, L_0x5606484dca50, C4<1>, C4<1>;
v0x5606483f9e00_0 .net *"_ivl_0", 0 0, L_0x5606484dc920;  1 drivers
v0x5606483f9a20_0 .net *"_ivl_2", 0 0, L_0x5606484dc990;  1 drivers
v0x5606483f5cc0_0 .net *"_ivl_4", 0 0, L_0x5606484dca50;  1 drivers
v0x5606483f5d60_0 .net "i1", 0 0, L_0x5606484dcc70;  1 drivers
v0x5606483f5940_0 .net "i2", 0 0, L_0x5606484dcd10;  1 drivers
v0x5606483f1c40_0 .net "o", 0 0, L_0x5606484dcb60;  1 drivers
S_0x56064837e3e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483f1910 .param/l "i" 0 3 29, +C4<0100>;
S_0x56064837c950 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064837e3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dce00 .functor AND 1, L_0x5606484dd150, L_0x5606484dd1f0, C4<1>, C4<1>;
L_0x5606484dce70 .functor NOT 1, L_0x5606484dce00, C4<0>, C4<0>, C4<0>;
L_0x5606484dcf30 .functor OR 1, L_0x5606484dd150, L_0x5606484dd1f0, C4<0>, C4<0>;
L_0x5606484dd040 .functor AND 1, L_0x5606484dce70, L_0x5606484dcf30, C4<1>, C4<1>;
v0x5606483edc30_0 .net *"_ivl_0", 0 0, L_0x5606484dce00;  1 drivers
v0x5606483ed860_0 .net *"_ivl_2", 0 0, L_0x5606484dce70;  1 drivers
v0x5606483e9b40_0 .net *"_ivl_4", 0 0, L_0x5606484dcf30;  1 drivers
v0x5606483e9c00_0 .net "i1", 0 0, L_0x5606484dd150;  1 drivers
v0x5606483e97c0_0 .net "i2", 0 0, L_0x5606484dd1f0;  1 drivers
v0x5606483e5ac0_0 .net "o", 0 0, L_0x5606484dd040;  1 drivers
S_0x56064837aec0 .scope generate, "genblk1[5]" "genblk1[5]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483e5740 .param/l "i" 0 3 29, +C4<0101>;
S_0x560648379430 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064837aec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dd2f0 .functor AND 1, L_0x5606484dd5f0, L_0x5606484dd690, C4<1>, C4<1>;
L_0x5606484dd360 .functor NOT 1, L_0x5606484dd2f0, C4<0>, C4<0>, C4<0>;
L_0x5606484dd3d0 .functor OR 1, L_0x5606484dd5f0, L_0x5606484dd690, C4<0>, C4<0>;
L_0x5606484dd4e0 .functor AND 1, L_0x5606484dd360, L_0x5606484dd3d0, C4<1>, C4<1>;
v0x5606483e1a90_0 .net *"_ivl_0", 0 0, L_0x5606484dd2f0;  1 drivers
v0x5606483e16c0_0 .net *"_ivl_2", 0 0, L_0x5606484dd360;  1 drivers
v0x5606483dd9c0_0 .net *"_ivl_4", 0 0, L_0x5606484dd3d0;  1 drivers
v0x5606483dda80_0 .net "i1", 0 0, L_0x5606484dd5f0;  1 drivers
v0x5606483dd640_0 .net "i2", 0 0, L_0x5606484dd690;  1 drivers
v0x5606483d9940_0 .net "o", 0 0, L_0x5606484dd4e0;  1 drivers
S_0x5606483779a0 .scope generate, "genblk1[6]" "genblk1[6]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483e17a0 .param/l "i" 0 3 29, +C4<0110>;
S_0x560648375f10 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606483779a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dd7a0 .functor AND 1, L_0x5606484ddaf0, L_0x5606484ddb90, C4<1>, C4<1>;
L_0x5606484dd810 .functor NOT 1, L_0x5606484dd7a0, C4<0>, C4<0>, C4<0>;
L_0x5606484dd8d0 .functor OR 1, L_0x5606484ddaf0, L_0x5606484ddb90, C4<0>, C4<0>;
L_0x5606484dd9e0 .functor AND 1, L_0x5606484dd810, L_0x5606484dd8d0, C4<1>, C4<1>;
v0x5606483d58c0_0 .net *"_ivl_0", 0 0, L_0x5606484dd7a0;  1 drivers
v0x5606483d5540_0 .net *"_ivl_2", 0 0, L_0x5606484dd810;  1 drivers
v0x5606483d1840_0 .net *"_ivl_4", 0 0, L_0x5606484dd8d0;  1 drivers
v0x5606483d1900_0 .net "i1", 0 0, L_0x5606484ddaf0;  1 drivers
v0x5606483d14c0_0 .net "i2", 0 0, L_0x5606484ddb90;  1 drivers
v0x5606483cdaf0_0 .net "o", 0 0, L_0x5606484dd9e0;  1 drivers
S_0x560648374480 .scope generate, "genblk1[7]" "genblk1[7]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483d59c0 .param/l "i" 0 3 29, +C4<0111>;
S_0x5606483729f0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648374480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dd730 .functor AND 1, L_0x5606484ddf90, L_0x5606484de030, C4<1>, C4<1>;
L_0x5606484ddcb0 .functor NOT 1, L_0x5606484dd730, C4<0>, C4<0>, C4<0>;
L_0x5606484ddd70 .functor OR 1, L_0x5606484ddf90, L_0x5606484de030, C4<0>, C4<0>;
L_0x5606484dde80 .functor AND 1, L_0x5606484ddcb0, L_0x5606484ddd70, C4<1>, C4<1>;
v0x5606483cd840_0 .net *"_ivl_0", 0 0, L_0x5606484dd730;  1 drivers
v0x56064838d8b0_0 .net *"_ivl_2", 0 0, L_0x5606484ddcb0;  1 drivers
v0x5606483965d0_0 .net *"_ivl_4", 0 0, L_0x5606484ddd70;  1 drivers
v0x560648396690_0 .net "i1", 0 0, L_0x5606484ddf90;  1 drivers
v0x560648396240_0 .net "i2", 0 0, L_0x5606484de030;  1 drivers
v0x560648394b40_0 .net "o", 0 0, L_0x5606484dde80;  1 drivers
S_0x560648370f60 .scope generate, "genblk1[8]" "genblk1[8]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483f18c0 .param/l "i" 0 3 29, +C4<01000>;
S_0x56064836f4d0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648370f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484de160 .functor AND 1, L_0x5606484de4b0, L_0x5606484de550, C4<1>, C4<1>;
L_0x5606484de1d0 .functor NOT 1, L_0x5606484de160, C4<0>, C4<0>, C4<0>;
L_0x5606484de290 .functor OR 1, L_0x5606484de4b0, L_0x5606484de550, C4<0>, C4<0>;
L_0x5606484de3a0 .functor AND 1, L_0x5606484de1d0, L_0x5606484de290, C4<1>, C4<1>;
v0x5606483930b0_0 .net *"_ivl_0", 0 0, L_0x5606484de160;  1 drivers
v0x560648392d20_0 .net *"_ivl_2", 0 0, L_0x5606484de1d0;  1 drivers
v0x560648391620_0 .net *"_ivl_4", 0 0, L_0x5606484de290;  1 drivers
v0x5606483916e0_0 .net "i1", 0 0, L_0x5606484de4b0;  1 drivers
v0x560648391290_0 .net "i2", 0 0, L_0x5606484de550;  1 drivers
v0x56064838fb90_0 .net "o", 0 0, L_0x5606484de3a0;  1 drivers
S_0x56064836da40 .scope generate, "genblk1[9]" "genblk1[9]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483931b0 .param/l "i" 0 3 29, +C4<01001>;
S_0x56064836bfb0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064836da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484de690 .functor AND 1, L_0x5606484de9e0, L_0x5606484dea80, C4<1>, C4<1>;
L_0x5606484de700 .functor NOT 1, L_0x5606484de690, C4<0>, C4<0>, C4<0>;
L_0x5606484de7c0 .functor OR 1, L_0x5606484de9e0, L_0x5606484dea80, C4<0>, C4<0>;
L_0x5606484de8d0 .functor AND 1, L_0x5606484de700, L_0x5606484de7c0, C4<1>, C4<1>;
v0x56064838f8c0_0 .net *"_ivl_0", 0 0, L_0x5606484de690;  1 drivers
v0x56064838e120_0 .net *"_ivl_2", 0 0, L_0x5606484de700;  1 drivers
v0x56064838dd70_0 .net *"_ivl_4", 0 0, L_0x5606484de7c0;  1 drivers
v0x56064838de30_0 .net "i1", 0 0, L_0x5606484de9e0;  1 drivers
v0x56064838c670_0 .net "i2", 0 0, L_0x5606484dea80;  1 drivers
v0x56064838c2e0_0 .net "o", 0 0, L_0x5606484de8d0;  1 drivers
S_0x56064836a520 .scope generate, "genblk1[10]" "genblk1[10]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064838abe0 .param/l "i" 0 3 29, +C4<01010>;
S_0x560648368a90 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064836a520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484debd0 .functor AND 1, L_0x5606484de5f0, L_0x5606484def20, C4<1>, C4<1>;
L_0x5606484dec40 .functor NOT 1, L_0x5606484debd0, C4<0>, C4<0>, C4<0>;
L_0x5606484ded00 .functor OR 1, L_0x5606484de5f0, L_0x5606484def20, C4<0>, C4<0>;
L_0x5606484dee10 .functor AND 1, L_0x5606484dec40, L_0x5606484ded00, C4<1>, C4<1>;
v0x56064838a8a0_0 .net *"_ivl_0", 0 0, L_0x5606484debd0;  1 drivers
v0x560648389150_0 .net *"_ivl_2", 0 0, L_0x5606484dec40;  1 drivers
v0x560648388dc0_0 .net *"_ivl_4", 0 0, L_0x5606484ded00;  1 drivers
v0x560648388e80_0 .net "i1", 0 0, L_0x5606484de5f0;  1 drivers
v0x5606483876c0_0 .net "i2", 0 0, L_0x5606484def20;  1 drivers
v0x560648387330_0 .net "o", 0 0, L_0x5606484dee10;  1 drivers
S_0x560648367000 .scope generate, "genblk1[11]" "genblk1[11]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648389230 .param/l "i" 0 3 29, +C4<01011>;
S_0x560648365570 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648367000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484df080 .functor AND 1, L_0x5606484df3d0, L_0x5606484df470, C4<1>, C4<1>;
L_0x5606484df0f0 .functor NOT 1, L_0x5606484df080, C4<0>, C4<0>, C4<0>;
L_0x5606484df1b0 .functor OR 1, L_0x5606484df3d0, L_0x5606484df470, C4<0>, C4<0>;
L_0x5606484df2c0 .functor AND 1, L_0x5606484df0f0, L_0x5606484df1b0, C4<1>, C4<1>;
v0x5606483858a0_0 .net *"_ivl_0", 0 0, L_0x5606484df080;  1 drivers
v0x5606483841a0_0 .net *"_ivl_2", 0 0, L_0x5606484df0f0;  1 drivers
v0x560648383e10_0 .net *"_ivl_4", 0 0, L_0x5606484df1b0;  1 drivers
v0x560648383ed0_0 .net "i1", 0 0, L_0x5606484df3d0;  1 drivers
v0x560648382710_0 .net "i2", 0 0, L_0x5606484df470;  1 drivers
v0x560648382380_0 .net "o", 0 0, L_0x5606484df2c0;  1 drivers
S_0x560648319f00 .scope generate, "genblk1[12]" "genblk1[12]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483859a0 .param/l "i" 0 3 29, +C4<01100>;
S_0x5606483227b0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648319f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484df5e0 .functor AND 1, L_0x5606484df930, L_0x5606484df9d0, C4<1>, C4<1>;
L_0x5606484df650 .functor NOT 1, L_0x5606484df5e0, C4<0>, C4<0>, C4<0>;
L_0x5606484df710 .functor OR 1, L_0x5606484df930, L_0x5606484df9d0, C4<0>, C4<0>;
L_0x5606484df820 .functor AND 1, L_0x5606484df650, L_0x5606484df710, C4<1>, C4<1>;
v0x560648380d20_0 .net *"_ivl_0", 0 0, L_0x5606484df5e0;  1 drivers
v0x5606483808f0_0 .net *"_ivl_2", 0 0, L_0x5606484df650;  1 drivers
v0x56064837f1f0_0 .net *"_ivl_4", 0 0, L_0x5606484df710;  1 drivers
v0x56064837f2b0_0 .net "i1", 0 0, L_0x5606484df930;  1 drivers
v0x56064837ee60_0 .net "i2", 0 0, L_0x5606484df9d0;  1 drivers
v0x56064837d760_0 .net "o", 0 0, L_0x5606484df820;  1 drivers
S_0x5606483853c0 .scope generate, "genblk1[13]" "genblk1[13]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483809d0 .param/l "i" 0 3 29, +C4<01101>;
S_0x56064831eaf0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606483853c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484dfb50 .functor AND 1, L_0x5606484dfea0, L_0x5606484dff40, C4<1>, C4<1>;
L_0x5606484dfbc0 .functor NOT 1, L_0x5606484dfb50, C4<0>, C4<0>, C4<0>;
L_0x5606484dfc80 .functor OR 1, L_0x5606484dfea0, L_0x5606484dff40, C4<0>, C4<0>;
L_0x5606484dfd90 .functor AND 1, L_0x5606484dfbc0, L_0x5606484dfc80, C4<1>, C4<1>;
v0x56064837d470_0 .net *"_ivl_0", 0 0, L_0x5606484dfb50;  1 drivers
v0x56064837bcf0_0 .net *"_ivl_2", 0 0, L_0x5606484dfbc0;  1 drivers
v0x56064837b940_0 .net *"_ivl_4", 0 0, L_0x5606484dfc80;  1 drivers
v0x56064837ba00_0 .net "i1", 0 0, L_0x5606484dfea0;  1 drivers
v0x56064837a240_0 .net "i2", 0 0, L_0x5606484dff40;  1 drivers
v0x560648379eb0_0 .net "o", 0 0, L_0x5606484dfd90;  1 drivers
S_0x560648446a00 .scope generate, "genblk1[14]" "genblk1[14]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648446b90 .param/l "i" 0 3 29, +C4<01110>;
S_0x560648402750 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648446a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e00d0 .functor AND 1, L_0x5606484e0420, L_0x5606484e04c0, C4<1>, C4<1>;
L_0x5606484e0140 .functor NOT 1, L_0x5606484e00d0, C4<0>, C4<0>, C4<0>;
L_0x5606484e0200 .functor OR 1, L_0x5606484e0420, L_0x5606484e04c0, C4<0>, C4<0>;
L_0x5606484e0310 .functor AND 1, L_0x5606484e0140, L_0x5606484e0200, C4<1>, C4<1>;
v0x560648378420_0 .net *"_ivl_0", 0 0, L_0x5606484e00d0;  1 drivers
v0x560648376d20_0 .net *"_ivl_2", 0 0, L_0x5606484e0140;  1 drivers
v0x560648376990_0 .net *"_ivl_4", 0 0, L_0x5606484e0200;  1 drivers
v0x560648376a50_0 .net "i1", 0 0, L_0x5606484e0420;  1 drivers
v0x560648375290_0 .net "i2", 0 0, L_0x5606484e04c0;  1 drivers
v0x560648374f00_0 .net "o", 0 0, L_0x5606484e0310;  1 drivers
S_0x5606483fe6d0 .scope generate, "genblk1[15]" "genblk1[15]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648375380 .param/l "i" 0 3 29, +C4<01111>;
S_0x5606483fa650 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606483fe6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e0660 .functor AND 1, L_0x5606484e09b0, L_0x5606484e0a50, C4<1>, C4<1>;
L_0x5606484e06d0 .functor NOT 1, L_0x5606484e0660, C4<0>, C4<0>, C4<0>;
L_0x5606484e0790 .functor OR 1, L_0x5606484e09b0, L_0x5606484e0a50, C4<0>, C4<0>;
L_0x5606484e08a0 .functor AND 1, L_0x5606484e06d0, L_0x5606484e0790, C4<1>, C4<1>;
v0x560648373800_0 .net *"_ivl_0", 0 0, L_0x5606484e0660;  1 drivers
v0x560648373470_0 .net *"_ivl_2", 0 0, L_0x5606484e06d0;  1 drivers
v0x560648371d70_0 .net *"_ivl_4", 0 0, L_0x5606484e0790;  1 drivers
v0x560648371e30_0 .net "i1", 0 0, L_0x5606484e09b0;  1 drivers
v0x5606483719e0_0 .net "i2", 0 0, L_0x5606484e0a50;  1 drivers
v0x5606483702e0_0 .net "o", 0 0, L_0x5606484e08a0;  1 drivers
S_0x5606483f65d0 .scope generate, "genblk1[16]" "genblk1[16]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648370060 .param/l "i" 0 3 29, +C4<010000>;
S_0x5606483f2550 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606483f65d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e0c00 .functor AND 1, L_0x5606484e0f50, L_0x5606484e0ff0, C4<1>, C4<1>;
L_0x5606484e0c70 .functor NOT 1, L_0x5606484e0c00, C4<0>, C4<0>, C4<0>;
L_0x5606484e0d30 .functor OR 1, L_0x5606484e0f50, L_0x5606484e0ff0, C4<0>, C4<0>;
L_0x5606484e0e40 .functor AND 1, L_0x5606484e0c70, L_0x5606484e0d30, C4<1>, C4<1>;
v0x56064836e850_0 .net *"_ivl_0", 0 0, L_0x5606484e0c00;  1 drivers
v0x56064836e4c0_0 .net *"_ivl_2", 0 0, L_0x5606484e0c70;  1 drivers
v0x56064836cdc0_0 .net *"_ivl_4", 0 0, L_0x5606484e0d30;  1 drivers
v0x56064836ce80_0 .net "i1", 0 0, L_0x5606484e0f50;  1 drivers
v0x56064836ca30_0 .net "i2", 0 0, L_0x5606484e0ff0;  1 drivers
v0x56064836b330_0 .net "o", 0 0, L_0x5606484e0e40;  1 drivers
S_0x5606483ee4d0 .scope generate, "genblk1[17]" "genblk1[17]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064836e950 .param/l "i" 0 3 29, +C4<010001>;
S_0x5606483ea450 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606483ee4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e11b0 .functor AND 1, L_0x5606484e1500, L_0x5606484e15a0, C4<1>, C4<1>;
L_0x5606484e1220 .functor NOT 1, L_0x5606484e11b0, C4<0>, C4<0>, C4<0>;
L_0x5606484e12e0 .functor OR 1, L_0x5606484e1500, L_0x5606484e15a0, C4<0>, C4<0>;
L_0x5606484e13f0 .functor AND 1, L_0x5606484e1220, L_0x5606484e12e0, C4<1>, C4<1>;
v0x56064836afa0_0 .net *"_ivl_0", 0 0, L_0x5606484e11b0;  1 drivers
v0x5606483698a0_0 .net *"_ivl_2", 0 0, L_0x5606484e1220;  1 drivers
v0x560648369510_0 .net *"_ivl_4", 0 0, L_0x5606484e12e0;  1 drivers
v0x5606483695d0_0 .net "i1", 0 0, L_0x5606484e1500;  1 drivers
v0x560648367e10_0 .net "i2", 0 0, L_0x5606484e15a0;  1 drivers
v0x560648367a80_0 .net "o", 0 0, L_0x5606484e13f0;  1 drivers
S_0x5606483e63d0 .scope generate, "genblk1[18]" "genblk1[18]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064836b0a0 .param/l "i" 0 3 29, +C4<010010>;
S_0x5606484067d0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606483e63d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e1090 .functor AND 1, L_0x5606484e19e0, L_0x5606484e1a80, C4<1>, C4<1>;
L_0x5606484e1100 .functor NOT 1, L_0x5606484e1090, C4<0>, C4<0>, C4<0>;
L_0x5606484e17c0 .functor OR 1, L_0x5606484e19e0, L_0x5606484e1a80, C4<0>, C4<0>;
L_0x5606484e18d0 .functor AND 1, L_0x5606484e1100, L_0x5606484e17c0, C4<1>, C4<1>;
v0x560648366380_0 .net *"_ivl_0", 0 0, L_0x5606484e1090;  1 drivers
v0x560648365ff0_0 .net *"_ivl_2", 0 0, L_0x5606484e1100;  1 drivers
v0x5606483648c0_0 .net *"_ivl_4", 0 0, L_0x5606484e17c0;  1 drivers
v0x560648364980_0 .net "i1", 0 0, L_0x5606484e19e0;  1 drivers
v0x560648364500_0 .net "i2", 0 0, L_0x5606484e1a80;  1 drivers
v0x560648349550_0 .net "o", 0 0, L_0x5606484e18d0;  1 drivers
S_0x5606483d1dd0 .scope generate, "genblk1[19]" "genblk1[19]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x5606483d1f60 .param/l "i" 0 3 29, +C4<010011>;
S_0x56064834a5e0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606483d1dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e1c60 .functor AND 1, L_0x5606484e1fb0, L_0x5606484e2050, C4<1>, C4<1>;
L_0x5606484e1cd0 .functor NOT 1, L_0x5606484e1c60, C4<0>, C4<0>, C4<0>;
L_0x5606484e1d90 .functor OR 1, L_0x5606484e1fb0, L_0x5606484e2050, C4<0>, C4<0>;
L_0x5606484e1ea0 .functor AND 1, L_0x5606484e1cd0, L_0x5606484e1d90, C4<1>, C4<1>;
v0x560648348620_0 .net *"_ivl_0", 0 0, L_0x5606484e1c60;  1 drivers
v0x5606483476f0_0 .net *"_ivl_2", 0 0, L_0x5606484e1cd0;  1 drivers
v0x5606483467c0_0 .net *"_ivl_4", 0 0, L_0x5606484e1d90;  1 drivers
v0x560648346880_0 .net "i1", 0 0, L_0x5606484e1fb0;  1 drivers
v0x560648345890_0 .net "i2", 0 0, L_0x5606484e2050;  1 drivers
v0x560648344960_0 .net "o", 0 0, L_0x5606484e1ea0;  1 drivers
S_0x560648397e30 .scope generate, "genblk1[20]" "genblk1[20]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648397fc0 .param/l "i" 0 3 29, +C4<010100>;
S_0x5606483cb7d0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648397e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e2240 .functor AND 1, L_0x5606484e2590, L_0x5606484e2630, C4<1>, C4<1>;
L_0x5606484e22b0 .functor NOT 1, L_0x5606484e2240, C4<0>, C4<0>, C4<0>;
L_0x5606484e2370 .functor OR 1, L_0x5606484e2590, L_0x5606484e2630, C4<0>, C4<0>;
L_0x5606484e2480 .functor AND 1, L_0x5606484e22b0, L_0x5606484e2370, C4<1>, C4<1>;
v0x560648343a30_0 .net *"_ivl_0", 0 0, L_0x5606484e2240;  1 drivers
v0x560648342b00_0 .net *"_ivl_2", 0 0, L_0x5606484e22b0;  1 drivers
v0x560648341bd0_0 .net *"_ivl_4", 0 0, L_0x5606484e2370;  1 drivers
v0x560648341c90_0 .net "i1", 0 0, L_0x5606484e2590;  1 drivers
v0x560648340ca0_0 .net "i2", 0 0, L_0x5606484e2630;  1 drivers
v0x56064833fd70_0 .net "o", 0 0, L_0x5606484e2480;  1 drivers
S_0x56064843ef00 .scope generate, "genblk1[21]" "genblk1[21]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064843f090 .param/l "i" 0 3 29, +C4<010101>;
S_0x56064843ae80 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064843ef00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e2830 .functor AND 1, L_0x5606484e2b80, L_0x5606484e2c20, C4<1>, C4<1>;
L_0x5606484e28a0 .functor NOT 1, L_0x5606484e2830, C4<0>, C4<0>, C4<0>;
L_0x5606484e2960 .functor OR 1, L_0x5606484e2b80, L_0x5606484e2c20, C4<0>, C4<0>;
L_0x5606484e2a70 .functor AND 1, L_0x5606484e28a0, L_0x5606484e2960, C4<1>, C4<1>;
v0x56064833ee40_0 .net *"_ivl_0", 0 0, L_0x5606484e2830;  1 drivers
v0x56064833df10_0 .net *"_ivl_2", 0 0, L_0x5606484e28a0;  1 drivers
v0x56064833cfe0_0 .net *"_ivl_4", 0 0, L_0x5606484e2960;  1 drivers
v0x56064833d0a0_0 .net "i1", 0 0, L_0x5606484e2b80;  1 drivers
v0x56064833c0b0_0 .net "i2", 0 0, L_0x5606484e2c20;  1 drivers
v0x56064833b180_0 .net "o", 0 0, L_0x5606484e2a70;  1 drivers
S_0x560648436e00 .scope generate, "genblk1[22]" "genblk1[22]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648436f90 .param/l "i" 0 3 29, +C4<010110>;
S_0x560648432d80 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648436e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e2e30 .functor AND 1, L_0x5606484e3180, L_0x5606484e3220, C4<1>, C4<1>;
L_0x5606484e2ea0 .functor NOT 1, L_0x5606484e2e30, C4<0>, C4<0>, C4<0>;
L_0x5606484e2f60 .functor OR 1, L_0x5606484e3180, L_0x5606484e3220, C4<0>, C4<0>;
L_0x5606484e3070 .functor AND 1, L_0x5606484e2ea0, L_0x5606484e2f60, C4<1>, C4<1>;
v0x56064833a250_0 .net *"_ivl_0", 0 0, L_0x5606484e2e30;  1 drivers
v0x560648339320_0 .net *"_ivl_2", 0 0, L_0x5606484e2ea0;  1 drivers
v0x5606483383f0_0 .net *"_ivl_4", 0 0, L_0x5606484e2f60;  1 drivers
v0x5606483384b0_0 .net "i1", 0 0, L_0x5606484e3180;  1 drivers
v0x5606483374c0_0 .net "i2", 0 0, L_0x5606484e3220;  1 drivers
v0x560648336590_0 .net "o", 0 0, L_0x5606484e3070;  1 drivers
S_0x56064842ed00 .scope generate, "genblk1[23]" "genblk1[23]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064842ee90 .param/l "i" 0 3 29, +C4<010111>;
S_0x56064842ac80 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064842ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e3440 .functor AND 1, L_0x5606484e3790, L_0x5606484e3830, C4<1>, C4<1>;
L_0x5606484e34b0 .functor NOT 1, L_0x5606484e3440, C4<0>, C4<0>, C4<0>;
L_0x5606484e3570 .functor OR 1, L_0x5606484e3790, L_0x5606484e3830, C4<0>, C4<0>;
L_0x5606484e3680 .functor AND 1, L_0x5606484e34b0, L_0x5606484e3570, C4<1>, C4<1>;
v0x560648335660_0 .net *"_ivl_0", 0 0, L_0x5606484e3440;  1 drivers
v0x560648334730_0 .net *"_ivl_2", 0 0, L_0x5606484e34b0;  1 drivers
v0x560648333800_0 .net *"_ivl_4", 0 0, L_0x5606484e3570;  1 drivers
v0x5606483338c0_0 .net "i1", 0 0, L_0x5606484e3790;  1 drivers
v0x5606483328d0_0 .net "i2", 0 0, L_0x5606484e3830;  1 drivers
v0x5606483319a0_0 .net "o", 0 0, L_0x5606484e3680;  1 drivers
S_0x560648426c00 .scope generate, "genblk1[24]" "genblk1[24]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648426d90 .param/l "i" 0 3 29, +C4<011000>;
S_0x560648422b80 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648426c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e3a60 .functor AND 1, L_0x5606484e3de0, L_0x5606484e3e80, C4<1>, C4<1>;
L_0x5606484e3ad0 .functor NOT 1, L_0x5606484e3a60, C4<0>, C4<0>, C4<0>;
L_0x5606484e3b90 .functor OR 1, L_0x5606484e3de0, L_0x5606484e3e80, C4<0>, C4<0>;
L_0x5606484e3ca0 .functor AND 1, L_0x5606484e3ad0, L_0x5606484e3b90, C4<1>, C4<1>;
v0x560648330a70_0 .net *"_ivl_0", 0 0, L_0x5606484e3a60;  1 drivers
v0x56064832fb40_0 .net *"_ivl_2", 0 0, L_0x5606484e3ad0;  1 drivers
v0x56064832ed00_0 .net *"_ivl_4", 0 0, L_0x5606484e3b90;  1 drivers
v0x56064832edc0_0 .net "i1", 0 0, L_0x5606484e3de0;  1 drivers
v0x56064832e2d0_0 .net "i2", 0 0, L_0x5606484e3e80;  1 drivers
v0x56064832c470_0 .net "o", 0 0, L_0x5606484e3ca0;  1 drivers
S_0x56064841eb00 .scope generate, "genblk1[25]" "genblk1[25]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064841ec90 .param/l "i" 0 3 29, +C4<011001>;
S_0x56064841aa80 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064841eb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e40c0 .functor AND 1, L_0x5606484e4410, L_0x5606484e44b0, C4<1>, C4<1>;
L_0x5606484e4130 .functor NOT 1, L_0x5606484e40c0, C4<0>, C4<0>, C4<0>;
L_0x5606484e41f0 .functor OR 1, L_0x5606484e4410, L_0x5606484e44b0, C4<0>, C4<0>;
L_0x5606484e4300 .functor AND 1, L_0x5606484e4130, L_0x5606484e41f0, C4<1>, C4<1>;
v0x56064832b540_0 .net *"_ivl_0", 0 0, L_0x5606484e40c0;  1 drivers
v0x56064832a610_0 .net *"_ivl_2", 0 0, L_0x5606484e4130;  1 drivers
v0x5606483296e0_0 .net *"_ivl_4", 0 0, L_0x5606484e41f0;  1 drivers
v0x5606483297a0_0 .net "i1", 0 0, L_0x5606484e4410;  1 drivers
v0x5606483287b0_0 .net "i2", 0 0, L_0x5606484e44b0;  1 drivers
v0x560648327880_0 .net "o", 0 0, L_0x5606484e4300;  1 drivers
S_0x560648416a00 .scope generate, "genblk1[26]" "genblk1[26]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648416b90 .param/l "i" 0 3 29, +C4<011010>;
S_0x560648412980 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648416a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e4700 .functor AND 1, L_0x5606484e4a80, L_0x5606484e4b20, C4<1>, C4<1>;
L_0x5606484e4770 .functor NOT 1, L_0x5606484e4700, C4<0>, C4<0>, C4<0>;
L_0x5606484e4830 .functor OR 1, L_0x5606484e4a80, L_0x5606484e4b20, C4<0>, C4<0>;
L_0x5606484e4940 .functor AND 1, L_0x5606484e4770, L_0x5606484e4830, C4<1>, C4<1>;
v0x560648326950_0 .net *"_ivl_0", 0 0, L_0x5606484e4700;  1 drivers
v0x560648325a20_0 .net *"_ivl_2", 0 0, L_0x5606484e4770;  1 drivers
v0x560648324af0_0 .net *"_ivl_4", 0 0, L_0x5606484e4830;  1 drivers
v0x560648324bb0_0 .net "i1", 0 0, L_0x5606484e4a80;  1 drivers
v0x560648323bc0_0 .net "i2", 0 0, L_0x5606484e4b20;  1 drivers
v0x560648322c90_0 .net "o", 0 0, L_0x5606484e4940;  1 drivers
S_0x56064840e900 .scope generate, "genblk1[27]" "genblk1[27]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x56064840ea90 .param/l "i" 0 3 29, +C4<011011>;
S_0x56064840a880 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x56064840e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e4d80 .functor AND 1, L_0x5606484e5160, L_0x5606484e5200, C4<1>, C4<1>;
L_0x5606484e4e20 .functor NOT 1, L_0x5606484e4d80, C4<0>, C4<0>, C4<0>;
L_0x5606484e4f10 .functor OR 1, L_0x5606484e5160, L_0x5606484e5200, C4<0>, C4<0>;
L_0x5606484e5020 .functor AND 1, L_0x5606484e4e20, L_0x5606484e4f10, C4<1>, C4<1>;
v0x560648321d60_0 .net *"_ivl_0", 0 0, L_0x5606484e4d80;  1 drivers
v0x560648320e30_0 .net *"_ivl_2", 0 0, L_0x5606484e4e20;  1 drivers
v0x56064831ff00_0 .net *"_ivl_4", 0 0, L_0x5606484e4f10;  1 drivers
v0x56064831ffc0_0 .net "i1", 0 0, L_0x5606484e5160;  1 drivers
v0x56064831efd0_0 .net "i2", 0 0, L_0x5606484e5200;  1 drivers
v0x56064831e0a0_0 .net "o", 0 0, L_0x5606484e5020;  1 drivers
S_0x560648442f80 .scope generate, "genblk1[28]" "genblk1[28]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648443110 .param/l "i" 0 3 29, +C4<011100>;
S_0x5606483498e0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648442f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e5470 .functor AND 1, L_0x5606484e57f0, L_0x5606484e5890, C4<1>, C4<1>;
L_0x5606484e54e0 .functor NOT 1, L_0x5606484e5470, C4<0>, C4<0>, C4<0>;
L_0x5606484e55a0 .functor OR 1, L_0x5606484e57f0, L_0x5606484e5890, C4<0>, C4<0>;
L_0x5606484e56b0 .functor AND 1, L_0x5606484e54e0, L_0x5606484e55a0, C4<1>, C4<1>;
v0x56064831d170_0 .net *"_ivl_0", 0 0, L_0x5606484e5470;  1 drivers
v0x56064831c240_0 .net *"_ivl_2", 0 0, L_0x5606484e54e0;  1 drivers
v0x56064831b310_0 .net *"_ivl_4", 0 0, L_0x5606484e55a0;  1 drivers
v0x56064831b3d0_0 .net "i1", 0 0, L_0x5606484e57f0;  1 drivers
v0x56064831a3e0_0 .net "i2", 0 0, L_0x5606484e5890;  1 drivers
v0x5606483194b0_0 .net "o", 0 0, L_0x5606484e56b0;  1 drivers
S_0x5606483489b0 .scope generate, "genblk1[29]" "genblk1[29]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648348b40 .param/l "i" 0 3 29, +C4<011101>;
S_0x560648347a80 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606483489b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e5b10 .functor AND 1, L_0x5606484e5e90, L_0x5606484e6340, C4<1>, C4<1>;
L_0x5606484e5b80 .functor NOT 1, L_0x5606484e5b10, C4<0>, C4<0>, C4<0>;
L_0x5606484e5c40 .functor OR 1, L_0x5606484e5e90, L_0x5606484e6340, C4<0>, C4<0>;
L_0x5606484e5d50 .functor AND 1, L_0x5606484e5b80, L_0x5606484e5c40, C4<1>, C4<1>;
v0x560648318580_0 .net *"_ivl_0", 0 0, L_0x5606484e5b10;  1 drivers
v0x560648317650_0 .net *"_ivl_2", 0 0, L_0x5606484e5b80;  1 drivers
v0x560648316720_0 .net *"_ivl_4", 0 0, L_0x5606484e5c40;  1 drivers
v0x5606483167e0_0 .net "i1", 0 0, L_0x5606484e5e90;  1 drivers
v0x5606483157f0_0 .net "i2", 0 0, L_0x5606484e6340;  1 drivers
v0x5606483148c0_0 .net "o", 0 0, L_0x5606484e5d50;  1 drivers
S_0x560648346b50 .scope generate, "genblk1[30]" "genblk1[30]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648346ce0 .param/l "i" 0 3 29, +C4<011110>;
S_0x560648345c20 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648346b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e69e0 .functor AND 1, L_0x5606484e6d60, L_0x5606484e6e00, C4<1>, C4<1>;
L_0x5606484e6a50 .functor NOT 1, L_0x5606484e69e0, C4<0>, C4<0>, C4<0>;
L_0x5606484e6b10 .functor OR 1, L_0x5606484e6d60, L_0x5606484e6e00, C4<0>, C4<0>;
L_0x5606484e6c20 .functor AND 1, L_0x5606484e6a50, L_0x5606484e6b10, C4<1>, C4<1>;
v0x560648313990_0 .net *"_ivl_0", 0 0, L_0x5606484e69e0;  1 drivers
v0x560648312a60_0 .net *"_ivl_2", 0 0, L_0x5606484e6a50;  1 drivers
v0x560648311b30_0 .net *"_ivl_4", 0 0, L_0x5606484e6b10;  1 drivers
v0x560648311bf0_0 .net "i1", 0 0, L_0x5606484e6d60;  1 drivers
v0x560648290d30_0 .net "i2", 0 0, L_0x5606484e6e00;  1 drivers
v0x5606483ce0d0_0 .net "o", 0 0, L_0x5606484e6c20;  1 drivers
S_0x560648344cf0 .scope generate, "genblk1[31]" "genblk1[31]" 3 29, 3 29 0, S_0x56064838d2f0;
 .timescale 0 0;
P_0x560648344e80 .param/l "i" 0 3 29, +C4<011111>;
S_0x560648343dc0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x560648344cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e70a0 .functor AND 1, L_0x5606484e7f10, L_0x5606484e81c0, C4<1>, C4<1>;
L_0x5606484e7110 .functor NOT 1, L_0x5606484e70a0, C4<0>, C4<0>, C4<0>;
L_0x5606484e71d0 .functor OR 1, L_0x5606484e7f10, L_0x5606484e81c0, C4<0>, C4<0>;
L_0x5606484e72e0 .functor AND 1, L_0x5606484e7110, L_0x5606484e71d0, C4<1>, C4<1>;
v0x5606483e2350_0 .net *"_ivl_0", 0 0, L_0x5606484e70a0;  1 drivers
v0x5606483de2d0_0 .net *"_ivl_2", 0 0, L_0x5606484e7110;  1 drivers
v0x5606483da250_0 .net *"_ivl_4", 0 0, L_0x5606484e71d0;  1 drivers
v0x5606483da310_0 .net "i1", 0 0, L_0x5606484e7f10;  1 drivers
v0x5606483d61d0_0 .net "i2", 0 0, L_0x5606484e81c0;  1 drivers
v0x5606483d2150_0 .net "o", 0 0, L_0x5606484e72e0;  1 drivers
S_0x560648342e90 .scope module, "adder" "rpadder32" 6 27, 7 5 0, S_0x56064838ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "cout";
o0x7fb1c1bdde38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5606484aadd0_0 name=_ivl_229
v0x5606484aaed0_0 .net "a", 31 0, v0x5606484c1e80_0;  1 drivers
v0x5606484aafb0_0 .net "b", 31 0, v0x5606484c1f50_0;  1 drivers
v0x5606484ab070_0 .net "carries", 31 0, L_0x56064850fd70;  1 drivers
v0x5606484ab150_0 .net "cin", 0 0, v0x5606484c47d0_0;  alias, 1 drivers
v0x5606484ab240_0 .net "cout", 0 0, L_0x56064850f310;  alias, 1 drivers
v0x5606484ab330_0 .net "result", 31 0, L_0x56064850f9c0;  alias, 1 drivers
L_0x5606484f57c0 .part v0x5606484c1e80_0, 1, 1;
L_0x5606484f5860 .part v0x5606484c1f50_0, 1, 1;
L_0x5606484f5900 .part L_0x56064850fd70, 1, 1;
L_0x5606484f6280 .part v0x5606484c1e80_0, 2, 1;
L_0x5606484f6320 .part v0x5606484c1f50_0, 2, 1;
L_0x5606484f63c0 .part L_0x56064850fd70, 2, 1;
L_0x5606484f6dc0 .part v0x5606484c1e80_0, 3, 1;
L_0x5606484f6ef0 .part v0x5606484c1f50_0, 3, 1;
L_0x5606484f7070 .part L_0x56064850fd70, 3, 1;
L_0x5606484f7990 .part v0x5606484c1e80_0, 4, 1;
L_0x5606484f7a90 .part v0x5606484c1f50_0, 4, 1;
L_0x5606484f7b30 .part L_0x56064850fd70, 4, 1;
L_0x5606484f8500 .part v0x5606484c1e80_0, 5, 1;
L_0x5606484f85a0 .part v0x5606484c1f50_0, 5, 1;
L_0x5606484f86c0 .part L_0x56064850fd70, 5, 1;
L_0x5606484f8fc0 .part v0x5606484c1e80_0, 6, 1;
L_0x5606484f90f0 .part v0x5606484c1f50_0, 6, 1;
L_0x5606484f9190 .part L_0x56064850fd70, 6, 1;
L_0x5606484f9b10 .part v0x5606484c1e80_0, 7, 1;
L_0x5606484f9bb0 .part v0x5606484c1f50_0, 7, 1;
L_0x5606484f9230 .part L_0x56064850fd70, 7, 1;
L_0x5606484fa4b0 .part v0x5606484c1e80_0, 8, 1;
L_0x5606484fa610 .part v0x5606484c1f50_0, 8, 1;
L_0x5606484fa6b0 .part L_0x56064850fd70, 8, 1;
L_0x5606484fb170 .part v0x5606484c1e80_0, 9, 1;
L_0x5606484fb210 .part v0x5606484c1f50_0, 9, 1;
L_0x5606484fb390 .part L_0x56064850fd70, 9, 1;
L_0x5606484fbd00 .part v0x5606484c1e80_0, 10, 1;
L_0x5606484fbe90 .part v0x5606484c1f50_0, 10, 1;
L_0x5606484fbf30 .part L_0x56064850fd70, 10, 1;
L_0x5606484fc9a0 .part v0x5606484c1e80_0, 11, 1;
L_0x5606484fca40 .part v0x5606484c1f50_0, 11, 1;
L_0x5606484fcbf0 .part L_0x56064850fd70, 11, 1;
L_0x5606484fd560 .part v0x5606484c1e80_0, 12, 1;
L_0x5606484fd720 .part v0x5606484c1f50_0, 12, 1;
L_0x5606484fd7c0 .part L_0x56064850fd70, 12, 1;
L_0x5606484fe180 .part v0x5606484c1e80_0, 13, 1;
L_0x5606484fe220 .part v0x5606484c1f50_0, 13, 1;
L_0x5606484fe400 .part L_0x56064850fd70, 13, 1;
L_0x5606484fed70 .part v0x5606484c1e80_0, 14, 1;
L_0x5606484fef60 .part v0x5606484c1f50_0, 14, 1;
L_0x5606484ff000 .part L_0x56064850fd70, 14, 1;
L_0x5606484ffad0 .part v0x5606484c1e80_0, 15, 1;
L_0x5606484ffb70 .part v0x5606484c1f50_0, 15, 1;
L_0x5606484ffd80 .part L_0x56064850fd70, 15, 1;
L_0x5606485006f0 .part v0x5606484c1e80_0, 16, 1;
L_0x560648500910 .part v0x5606484c1f50_0, 16, 1;
L_0x5606485009b0 .part L_0x56064850fd70, 16, 1;
L_0x5606485016c0 .part v0x5606484c1e80_0, 17, 1;
L_0x560648501760 .part v0x5606484c1f50_0, 17, 1;
L_0x5606485019a0 .part L_0x56064850fd70, 17, 1;
L_0x560648502310 .part v0x5606484c1e80_0, 18, 1;
L_0x560648502560 .part v0x5606484c1f50_0, 18, 1;
L_0x560648502600 .part L_0x56064850fd70, 18, 1;
L_0x560648503150 .part v0x5606484c1e80_0, 19, 1;
L_0x5606485031f0 .part v0x5606484c1f50_0, 19, 1;
L_0x560648503460 .part L_0x56064850fd70, 19, 1;
L_0x560648503ed0 .part v0x5606484c1e80_0, 20, 1;
L_0x560648504150 .part v0x5606484c1f50_0, 20, 1;
L_0x5606485041f0 .part L_0x56064850fd70, 20, 1;
L_0x560648504e50 .part v0x5606484c1e80_0, 21, 1;
L_0x560648504ef0 .part v0x5606484c1f50_0, 21, 1;
L_0x560648505190 .part L_0x56064850fd70, 21, 1;
L_0x560648505b00 .part v0x5606484c1e80_0, 22, 1;
L_0x560648505db0 .part v0x5606484c1f50_0, 22, 1;
L_0x560648505e50 .part L_0x56064850fd70, 22, 1;
L_0x5606485069e0 .part v0x5606484c1e80_0, 23, 1;
L_0x560648506a80 .part v0x5606484c1f50_0, 23, 1;
L_0x560648506d50 .part L_0x56064850fd70, 23, 1;
L_0x5606485076c0 .part v0x5606484c1e80_0, 24, 1;
L_0x5606485079a0 .part v0x5606484c1f50_0, 24, 1;
L_0x560648507a40 .part L_0x56064850fd70, 24, 1;
L_0x560648508620 .part v0x5606484c1e80_0, 25, 1;
L_0x5606485086c0 .part v0x5606484c1f50_0, 25, 1;
L_0x5606485089c0 .part L_0x56064850fd70, 25, 1;
L_0x560648509430 .part v0x5606484c1e80_0, 26, 1;
L_0x560648509740 .part v0x5606484c1f50_0, 26, 1;
L_0x5606485097e0 .part L_0x56064850fd70, 26, 1;
L_0x56064850a4d0 .part v0x5606484c1e80_0, 27, 1;
L_0x56064850a570 .part v0x5606484c1f50_0, 27, 1;
L_0x56064850a8a0 .part L_0x56064850fd70, 27, 1;
L_0x56064850b310 .part v0x5606484c1e80_0, 28, 1;
L_0x56064850b650 .part v0x5606484c1f50_0, 28, 1;
L_0x56064850b6f0 .part L_0x56064850fd70, 28, 1;
L_0x56064850c410 .part v0x5606484c1e80_0, 29, 1;
L_0x56064850c4b0 .part v0x5606484c1f50_0, 29, 1;
L_0x56064850c810 .part L_0x56064850fd70, 29, 1;
L_0x56064850d280 .part v0x5606484c1e80_0, 30, 1;
L_0x56064850d5f0 .part v0x5606484c1f50_0, 30, 1;
L_0x56064850d690 .part L_0x56064850fd70, 30, 1;
L_0x56064850e310 .part v0x5606484c1e80_0, 0, 1;
L_0x56064850e3b0 .part v0x5606484c1f50_0, 0, 1;
L_0x56064850f4e0 .part v0x5606484c1e80_0, 31, 1;
L_0x56064850f580 .part v0x5606484c1f50_0, 31, 1;
L_0x56064850f920 .part L_0x56064850fd70, 31, 1;
LS_0x56064850f9c0_0_0 .concat8 [ 1 1 1 1], L_0x56064850df30, L_0x5606484f5510, L_0x5606484f5eb0, L_0x5606484f69f0;
LS_0x56064850f9c0_0_4 .concat8 [ 1 1 1 1], L_0x5606484f7660, L_0x5606484f8220, L_0x5606484f8c40, L_0x5606484f9790;
LS_0x56064850f9c0_0_8 .concat8 [ 1 1 1 1], L_0x5606484fa130, L_0x5606484fadf0, L_0x5606484fb980, L_0x5606484fc620;
LS_0x56064850f9c0_0_12 .concat8 [ 1 1 1 1], L_0x5606484fd1e0, L_0x5606484fde00, L_0x5606484fe9f0, L_0x5606484ff750;
LS_0x56064850f9c0_0_16 .concat8 [ 1 1 1 1], L_0x560648500370, L_0x560648501340, L_0x560648501f90, L_0x560648502db0;
LS_0x56064850f9c0_0_20 .concat8 [ 1 1 1 1], L_0x560648503ab0, L_0x560648504a30, L_0x560648505780, L_0x560648506660;
LS_0x56064850f9c0_0_24 .concat8 [ 1 1 1 1], L_0x560648507340, L_0x560648508280, L_0x560648509010, L_0x56064850a0b0;
LS_0x56064850f9c0_0_28 .concat8 [ 1 1 1 1], L_0x56064850aef0, L_0x56064850bff0, L_0x56064850ce60, L_0x56064850f110;
LS_0x56064850f9c0_1_0 .concat8 [ 4 4 4 4], LS_0x56064850f9c0_0_0, LS_0x56064850f9c0_0_4, LS_0x56064850f9c0_0_8, LS_0x56064850f9c0_0_12;
LS_0x56064850f9c0_1_4 .concat8 [ 4 4 4 4], LS_0x56064850f9c0_0_16, LS_0x56064850f9c0_0_20, LS_0x56064850f9c0_0_24, LS_0x56064850f9c0_0_28;
L_0x56064850f9c0 .concat8 [ 16 16 0 0], LS_0x56064850f9c0_1_0, LS_0x56064850f9c0_1_4;
LS_0x56064850fd70_0_0 .concat [ 1 1 1 1], o0x7fb1c1bdde38, L_0x56064850e180, L_0x5606484f5700, L_0x5606484f60a0;
LS_0x56064850fd70_0_4 .concat [ 1 1 1 1], L_0x5606484f6be0, L_0x5606484f77b0, L_0x5606484f8370, L_0x5606484f8de0;
LS_0x56064850fd70_0_8 .concat [ 1 1 1 1], L_0x5606484f9930, L_0x5606484fa2d0, L_0x5606484faf90, L_0x5606484fbb20;
LS_0x56064850fd70_0_12 .concat [ 1 1 1 1], L_0x5606484fc7c0, L_0x5606484fd380, L_0x5606484fdfa0, L_0x5606484feb90;
LS_0x56064850fd70_0_16 .concat [ 1 1 1 1], L_0x5606484ff8f0, L_0x560648500510, L_0x5606485014e0, L_0x560648502130;
LS_0x56064850fd70_0_20 .concat [ 1 1 1 1], L_0x560648502f50, L_0x560648503cb0, L_0x560648504c30, L_0x560648505920;
LS_0x56064850fd70_0_24 .concat [ 1 1 1 1], L_0x560648506800, L_0x5606485074e0, L_0x560648508420, L_0x560648509210;
LS_0x56064850fd70_0_28 .concat [ 1 1 1 1], L_0x56064850a2b0, L_0x56064850b0f0, L_0x56064850c1f0, L_0x56064850d060;
LS_0x56064850fd70_1_0 .concat [ 4 4 4 4], LS_0x56064850fd70_0_0, LS_0x56064850fd70_0_4, LS_0x56064850fd70_0_8, LS_0x56064850fd70_0_12;
LS_0x56064850fd70_1_4 .concat [ 4 4 4 4], LS_0x56064850fd70_0_16, LS_0x56064850fd70_0_20, LS_0x56064850fd70_0_24, LS_0x56064850fd70_0_28;
L_0x56064850fd70 .concat [ 16 16 0 0], LS_0x56064850fd70_1_0, LS_0x56064850fd70_1_4;
S_0x560648341f60 .scope module, "fa0" "fulladder" 7 8, 8 5 0, S_0x560648342e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x5606483a4ea0_0 .net "a", 0 0, L_0x56064850e310;  1 drivers
v0x5606483ccb30_0 .net "and1out", 0 0, L_0x56064850e040;  1 drivers
v0x560648371500_0 .net "and2out", 0 0, L_0x56064850e0d0;  1 drivers
v0x560648334250_0 .net "b", 0 0, L_0x56064850e3b0;  1 drivers
v0x560648317170_0 .net "c", 0 0, v0x5606484c47d0_0;  alias, 1 drivers
v0x56064833c440_0 .net "cout", 0 0, L_0x56064850e180;  1 drivers
v0x56064833c4e0_0 .net "result", 0 0, L_0x56064850df30;  1 drivers
v0x56064833c580_0 .net "xorout", 0 0, L_0x56064850dcc0;  1 drivers
S_0x560648341030 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x560648341f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850e040 .functor AND 1, L_0x56064850e310, L_0x56064850e3b0, C4<1>, C4<1>;
v0x560648342140_0 .net "i1", 0 0, L_0x56064850e310;  alias, 1 drivers
v0x560648343020_0 .net "i2", 0 0, L_0x56064850e3b0;  alias, 1 drivers
v0x560648390db0_0 .net "o", 0 0, L_0x56064850e040;  alias, 1 drivers
S_0x560648340100 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x560648341f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850e0d0 .functor AND 1, v0x5606484c47d0_0, L_0x56064850dcc0, C4<1>, C4<1>;
v0x5606483402e0_0 .net "i1", 0 0, v0x5606484c47d0_0;  alias, 1 drivers
v0x560648374a20_0 .net "i2", 0 0, L_0x56064850dcc0;  alias, 1 drivers
v0x560648374ae0_0 .net "o", 0 0, L_0x56064850e0d0;  alias, 1 drivers
S_0x56064833f1d0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x560648341f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850e180 .functor OR 1, L_0x56064850e040, L_0x56064850e0d0, C4<0>, C4<0>;
v0x5606483360b0_0 .net "i1", 0 0, L_0x56064850e040;  alias, 1 drivers
v0x560648336150_0 .net "i2", 0 0, L_0x56064850e0d0;  alias, 1 drivers
v0x56064830f800_0 .net "o", 0 0, L_0x56064850e180;  alias, 1 drivers
S_0x56064833e2a0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x560648341f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850da10 .functor AND 1, L_0x56064850e310, L_0x56064850e3b0, C4<1>, C4<1>;
L_0x56064850daa0 .functor NOT 1, L_0x56064850da10, C4<0>, C4<0>, C4<0>;
L_0x56064850db30 .functor OR 1, L_0x56064850e310, L_0x56064850e3b0, C4<0>, C4<0>;
L_0x56064850dcc0 .functor AND 1, L_0x56064850daa0, L_0x56064850db30, C4<1>, C4<1>;
v0x56064833e480_0 .net *"_ivl_0", 0 0, L_0x56064850da10;  1 drivers
v0x560648318fd0_0 .net *"_ivl_2", 0 0, L_0x56064850daa0;  1 drivers
v0x5606483a9e50_0 .net *"_ivl_4", 0 0, L_0x56064850db30;  1 drivers
v0x5606483a6930_0 .net "i1", 0 0, L_0x56064850e310;  alias, 1 drivers
v0x5606483a6a00_0 .net "i2", 0 0, L_0x56064850e3b0;  alias, 1 drivers
v0x5606483764b0_0 .net "o", 0 0, L_0x56064850dcc0;  alias, 1 drivers
S_0x56064833d370 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x560648341f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850ddc0 .functor AND 1, L_0x56064850dcc0, v0x5606484c47d0_0, C4<1>, C4<1>;
L_0x56064850de30 .functor NOT 1, L_0x56064850ddc0, C4<0>, C4<0>, C4<0>;
L_0x56064850dec0 .functor OR 1, L_0x56064850dcc0, v0x5606484c47d0_0, C4<0>, C4<0>;
L_0x56064850df30 .functor AND 1, L_0x56064850de30, L_0x56064850dec0, C4<1>, C4<1>;
v0x560648372f90_0 .net *"_ivl_0", 0 0, L_0x56064850ddc0;  1 drivers
v0x560648336fe0_0 .net *"_ivl_2", 0 0, L_0x56064850de30;  1 drivers
v0x5606483370c0_0 .net *"_ivl_4", 0 0, L_0x56064850dec0;  1 drivers
v0x560648335180_0 .net "i1", 0 0, L_0x56064850dcc0;  alias, 1 drivers
v0x5606483180a0_0 .net "i2", 0 0, v0x5606484c47d0_0;  alias, 1 drivers
v0x5606482957d0_0 .net "o", 0 0, L_0x56064850df30;  alias, 1 drivers
S_0x56064833b510 .scope module, "fa31" "fulladder" 7 17, 8 5 0, S_0x560648342e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064832eff0_0 .net "a", 0 0, L_0x56064850f4e0;  1 drivers
v0x56064832f0e0_0 .net "and1out", 0 0, L_0x56064850f1d0;  1 drivers
v0x56064832e520_0 .net "and2out", 0 0, L_0x56064850f260;  1 drivers
v0x56064832e610_0 .net "b", 0 0, L_0x56064850f580;  1 drivers
v0x56064832e700_0 .net "c", 0 0, L_0x56064850f920;  1 drivers
v0x56064832c800_0 .net "cout", 0 0, L_0x56064850f310;  alias, 1 drivers
v0x56064832c8a0_0 .net "result", 0 0, L_0x56064850f110;  1 drivers
v0x56064832c940_0 .net "xorout", 0 0, L_0x56064850ede0;  1 drivers
S_0x56064833a5e0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064833b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850f1d0 .functor AND 1, L_0x56064850f4e0, L_0x56064850f580, C4<1>, C4<1>;
v0x5606483396b0_0 .net "i1", 0 0, L_0x56064850f4e0;  alias, 1 drivers
v0x560648339790_0 .net "i2", 0 0, L_0x56064850f580;  alias, 1 drivers
v0x560648339850_0 .net "o", 0 0, L_0x56064850f1d0;  alias, 1 drivers
S_0x560648338780 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064833b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850f260 .functor AND 1, L_0x56064850f920, L_0x56064850ede0, C4<1>, C4<1>;
v0x560648337850_0 .net "i1", 0 0, L_0x56064850f920;  alias, 1 drivers
v0x560648337910_0 .net "i2", 0 0, L_0x56064850ede0;  alias, 1 drivers
v0x5606483379d0_0 .net "o", 0 0, L_0x56064850f260;  alias, 1 drivers
S_0x560648336920 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064833b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850f310 .functor OR 1, L_0x56064850f1d0, L_0x56064850f260, C4<0>, C4<0>;
v0x560648336b00_0 .net "i1", 0 0, L_0x56064850f1d0;  alias, 1 drivers
v0x5606483359f0_0 .net "i2", 0 0, L_0x56064850f260;  alias, 1 drivers
v0x560648335a90_0 .net "o", 0 0, L_0x56064850f310;  alias, 1 drivers
S_0x560648334ac0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064833b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850eb50 .functor AND 1, L_0x56064850f4e0, L_0x56064850f580, C4<1>, C4<1>;
L_0x56064850ebc0 .functor NOT 1, L_0x56064850eb50, C4<0>, C4<0>, C4<0>;
L_0x56064850ec50 .functor OR 1, L_0x56064850f4e0, L_0x56064850f580, C4<0>, C4<0>;
L_0x56064850ede0 .functor AND 1, L_0x56064850ebc0, L_0x56064850ec50, C4<1>, C4<1>;
v0x560648335b80_0 .net *"_ivl_0", 0 0, L_0x56064850eb50;  1 drivers
v0x560648333b90_0 .net *"_ivl_2", 0 0, L_0x56064850ebc0;  1 drivers
v0x560648333c70_0 .net *"_ivl_4", 0 0, L_0x56064850ec50;  1 drivers
v0x560648333d30_0 .net "i1", 0 0, L_0x56064850f4e0;  alias, 1 drivers
v0x560648332c60_0 .net "i2", 0 0, L_0x56064850f580;  alias, 1 drivers
v0x560648332d50_0 .net "o", 0 0, L_0x56064850ede0;  alias, 1 drivers
S_0x560648331d30 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064833b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850ef10 .functor AND 1, L_0x56064850ede0, L_0x56064850f920, C4<1>, C4<1>;
L_0x56064850ef80 .functor NOT 1, L_0x56064850ef10, C4<0>, C4<0>, C4<0>;
L_0x56064850f010 .functor OR 1, L_0x56064850ede0, L_0x56064850f920, C4<0>, C4<0>;
L_0x56064850f110 .functor AND 1, L_0x56064850ef80, L_0x56064850f010, C4<1>, C4<1>;
v0x560648332e40_0 .net *"_ivl_0", 0 0, L_0x56064850ef10;  1 drivers
v0x560648330e00_0 .net *"_ivl_2", 0 0, L_0x56064850ef80;  1 drivers
v0x560648330ee0_0 .net *"_ivl_4", 0 0, L_0x56064850f010;  1 drivers
v0x560648330fa0_0 .net "i1", 0 0, L_0x56064850ede0;  alias, 1 drivers
v0x56064832fed0_0 .net "i2", 0 0, L_0x56064850f920;  alias, 1 drivers
v0x56064832ffc0_0 .net "o", 0 0, L_0x56064850f110;  alias, 1 drivers
S_0x56064832b8d0 .scope generate, "genblk1[1]" "genblk1[1]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064832bad0 .param/l "i" 0 7 12, +C4<01>;
S_0x56064832a9a0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064832b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064831e430_0 .net "a", 0 0, L_0x5606484f57c0;  1 drivers
v0x56064831e520_0 .net "and1out", 0 0, L_0x5606484f5620;  1 drivers
v0x56064831d500_0 .net "and2out", 0 0, L_0x5606484f5690;  1 drivers
v0x56064831d5f0_0 .net "b", 0 0, L_0x5606484f5860;  1 drivers
v0x56064831d6e0_0 .net "c", 0 0, L_0x5606484f5900;  1 drivers
v0x56064831c5d0_0 .net "cout", 0 0, L_0x5606484f5700;  1 drivers
v0x56064831c670_0 .net "result", 0 0, L_0x5606484f5510;  1 drivers
v0x56064831c710_0 .net "xorout", 0 0, L_0x5606484f5300;  1 drivers
S_0x560648329a70 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064832a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f5620 .functor AND 1, L_0x5606484f57c0, L_0x5606484f5860, C4<1>, C4<1>;
v0x56064832ab80_0 .net "i1", 0 0, L_0x5606484f57c0;  alias, 1 drivers
v0x560648328b40_0 .net "i2", 0 0, L_0x5606484f5860;  alias, 1 drivers
v0x560648328c20_0 .net "o", 0 0, L_0x5606484f5620;  alias, 1 drivers
S_0x560648327c10 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064832a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f5690 .functor AND 1, L_0x5606484f5900, L_0x5606484f5300, C4<1>, C4<1>;
v0x560648326ce0_0 .net "i1", 0 0, L_0x5606484f5900;  alias, 1 drivers
v0x560648326dc0_0 .net "i2", 0 0, L_0x5606484f5300;  alias, 1 drivers
v0x560648326e80_0 .net "o", 0 0, L_0x5606484f5690;  alias, 1 drivers
S_0x560648325db0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064832a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f5700 .functor OR 1, L_0x5606484f5620, L_0x5606484f5690, C4<0>, C4<0>;
v0x560648324e80_0 .net "i1", 0 0, L_0x5606484f5620;  alias, 1 drivers
v0x560648324f50_0 .net "i2", 0 0, L_0x5606484f5690;  alias, 1 drivers
v0x560648325020_0 .net "o", 0 0, L_0x5606484f5700;  alias, 1 drivers
S_0x560648323f50 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064832a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f5160 .functor AND 1, L_0x5606484f57c0, L_0x5606484f5860, C4<1>, C4<1>;
L_0x5606484f51d0 .functor NOT 1, L_0x5606484f5160, C4<0>, C4<0>, C4<0>;
L_0x5606484f5290 .functor OR 1, L_0x5606484f57c0, L_0x5606484f5860, C4<0>, C4<0>;
L_0x5606484f5300 .functor AND 1, L_0x5606484f51d0, L_0x5606484f5290, C4<1>, C4<1>;
v0x560648324130_0 .net *"_ivl_0", 0 0, L_0x5606484f5160;  1 drivers
v0x560648323020_0 .net *"_ivl_2", 0 0, L_0x5606484f51d0;  1 drivers
v0x5606483230e0_0 .net *"_ivl_4", 0 0, L_0x5606484f5290;  1 drivers
v0x5606483231d0_0 .net "i1", 0 0, L_0x5606484f57c0;  alias, 1 drivers
v0x5606483220f0_0 .net "i2", 0 0, L_0x5606484f5860;  alias, 1 drivers
v0x5606483221e0_0 .net "o", 0 0, L_0x5606484f5300;  alias, 1 drivers
S_0x5606483211c0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064832a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f5370 .functor AND 1, L_0x5606484f5300, L_0x5606484f5900, C4<1>, C4<1>;
L_0x5606484f53e0 .functor NOT 1, L_0x5606484f5370, C4<0>, C4<0>, C4<0>;
L_0x5606484f54a0 .functor OR 1, L_0x5606484f5300, L_0x5606484f5900, C4<0>, C4<0>;
L_0x5606484f5510 .functor AND 1, L_0x5606484f53e0, L_0x5606484f54a0, C4<1>, C4<1>;
v0x5606483222c0_0 .net *"_ivl_0", 0 0, L_0x5606484f5370;  1 drivers
v0x560648320290_0 .net *"_ivl_2", 0 0, L_0x5606484f53e0;  1 drivers
v0x560648320350_0 .net *"_ivl_4", 0 0, L_0x5606484f54a0;  1 drivers
v0x560648320410_0 .net "i1", 0 0, L_0x5606484f5300;  alias, 1 drivers
v0x56064831f360_0 .net "i2", 0 0, L_0x5606484f5900;  alias, 1 drivers
v0x56064831f450_0 .net "o", 0 0, L_0x5606484f5510;  alias, 1 drivers
S_0x56064831b6a0 .scope generate, "genblk1[2]" "genblk1[2]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064831b8a0 .param/l "i" 0 7 12, +C4<010>;
S_0x56064831a770 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064831b6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064832daf0_0 .net "a", 0 0, L_0x5606484f6280;  1 drivers
v0x56064832dbe0_0 .net "and1out", 0 0, L_0x5606484f5fc0;  1 drivers
v0x56064832dcf0_0 .net "and2out", 0 0, L_0x5606484f6030;  1 drivers
v0x5606481a5280_0 .net "b", 0 0, L_0x5606484f6320;  1 drivers
v0x5606481a5320_0 .net "c", 0 0, L_0x5606484f63c0;  1 drivers
v0x5606481a5460_0 .net "cout", 0 0, L_0x5606484f60a0;  1 drivers
v0x5606481a5500_0 .net "result", 0 0, L_0x5606484f5eb0;  1 drivers
v0x5606481a55a0_0 .net "xorout", 0 0, L_0x5606484f5bd0;  1 drivers
S_0x560648319840 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064831a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f5fc0 .functor AND 1, L_0x5606484f6280, L_0x5606484f6320, C4<1>, C4<1>;
v0x56064831c7b0_0 .net "i1", 0 0, L_0x5606484f6280;  alias, 1 drivers
v0x560648318910_0 .net "i2", 0 0, L_0x5606484f6320;  alias, 1 drivers
v0x5606483189f0_0 .net "o", 0 0, L_0x5606484f5fc0;  alias, 1 drivers
S_0x5606483179e0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064831a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f6030 .functor AND 1, L_0x5606484f63c0, L_0x5606484f5bd0, C4<1>, C4<1>;
v0x560648316ab0_0 .net "i1", 0 0, L_0x5606484f63c0;  alias, 1 drivers
v0x560648316b90_0 .net "i2", 0 0, L_0x5606484f5bd0;  alias, 1 drivers
v0x560648316c50_0 .net "o", 0 0, L_0x5606484f6030;  alias, 1 drivers
S_0x560648315b80 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064831a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f60a0 .functor OR 1, L_0x5606484f5fc0, L_0x5606484f6030, C4<0>, C4<0>;
v0x560648314c50_0 .net "i1", 0 0, L_0x5606484f5fc0;  alias, 1 drivers
v0x560648314cf0_0 .net "i2", 0 0, L_0x5606484f6030;  alias, 1 drivers
v0x560648314d90_0 .net "o", 0 0, L_0x5606484f60a0;  alias, 1 drivers
S_0x560648313d20 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064831a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f59a0 .functor AND 1, L_0x5606484f6280, L_0x5606484f6320, C4<1>, C4<1>;
L_0x5606484f5a10 .functor NOT 1, L_0x5606484f59a0, C4<0>, C4<0>, C4<0>;
L_0x5606484f5ad0 .functor OR 1, L_0x5606484f6280, L_0x5606484f6320, C4<0>, C4<0>;
L_0x5606484f5bd0 .functor AND 1, L_0x5606484f5a10, L_0x5606484f5ad0, C4<1>, C4<1>;
v0x560648313f00_0 .net *"_ivl_0", 0 0, L_0x5606484f59a0;  1 drivers
v0x560648312df0_0 .net *"_ivl_2", 0 0, L_0x5606484f5a10;  1 drivers
v0x560648312ed0_0 .net *"_ivl_4", 0 0, L_0x5606484f5ad0;  1 drivers
v0x560648312f90_0 .net "i1", 0 0, L_0x5606484f6280;  alias, 1 drivers
v0x560648311ec0_0 .net "i2", 0 0, L_0x5606484f6320;  alias, 1 drivers
v0x560648311fb0_0 .net "o", 0 0, L_0x5606484f5bd0;  alias, 1 drivers
S_0x5606481cafb0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064831a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f5cd0 .functor AND 1, L_0x5606484f5bd0, L_0x5606484f63c0, C4<1>, C4<1>;
L_0x5606484f5d40 .functor NOT 1, L_0x5606484f5cd0, C4<0>, C4<0>, C4<0>;
L_0x5606484f5db0 .functor OR 1, L_0x5606484f5bd0, L_0x5606484f63c0, C4<0>, C4<0>;
L_0x5606484f5eb0 .functor AND 1, L_0x5606484f5d40, L_0x5606484f5db0, C4<1>, C4<1>;
v0x5606483120a0_0 .net *"_ivl_0", 0 0, L_0x5606484f5cd0;  1 drivers
v0x5606483983d0_0 .net *"_ivl_2", 0 0, L_0x5606484f5d40;  1 drivers
v0x5606483984b0_0 .net *"_ivl_4", 0 0, L_0x5606484f5db0;  1 drivers
v0x560648398570_0 .net "i1", 0 0, L_0x5606484f5bd0;  alias, 1 drivers
v0x560648398660_0 .net "i2", 0 0, L_0x5606484f63c0;  alias, 1 drivers
v0x56064832d9d0_0 .net "o", 0 0, L_0x5606484f5eb0;  alias, 1 drivers
S_0x5606481a3360 .scope generate, "genblk1[3]" "genblk1[3]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606481a35b0 .param/l "i" 0 7 12, +C4<011>;
S_0x5606481ccd70 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x5606481a3360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x5606481a5ea0_0 .net "a", 0 0, L_0x5606484f6dc0;  1 drivers
v0x5606481a5f90_0 .net "and1out", 0 0, L_0x5606484f6b00;  1 drivers
v0x5606481a6080_0 .net "and2out", 0 0, L_0x5606484f6b70;  1 drivers
v0x5606481a6170_0 .net "b", 0 0, L_0x5606484f6ef0;  1 drivers
v0x5606481a6260_0 .net "c", 0 0, L_0x5606484f7070;  1 drivers
v0x5606481d0c70_0 .net "cout", 0 0, L_0x5606484f6be0;  1 drivers
v0x5606481d0d10_0 .net "result", 0 0, L_0x5606484f69f0;  1 drivers
v0x5606481d0db0_0 .net "xorout", 0 0, L_0x5606484f6710;  1 drivers
S_0x5606481ccf50 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606481ccd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f6b00 .functor AND 1, L_0x5606484f6dc0, L_0x5606484f6ef0, C4<1>, C4<1>;
v0x5606481a5660_0 .net "i1", 0 0, L_0x5606484f6dc0;  alias, 1 drivers
v0x5606481a3690_0 .net "i2", 0 0, L_0x5606484f6ef0;  alias, 1 drivers
v0x5606481a41f0_0 .net "o", 0 0, L_0x5606484f6b00;  alias, 1 drivers
S_0x5606481a4310 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606481ccd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f6b70 .functor AND 1, L_0x5606484f7070, L_0x5606484f6710, C4<1>, C4<1>;
v0x5606481a4540_0 .net "i1", 0 0, L_0x5606484f7070;  alias, 1 drivers
v0x5606481cecd0_0 .net "i2", 0 0, L_0x5606484f6710;  alias, 1 drivers
v0x5606481ced90_0 .net "o", 0 0, L_0x5606484f6b70;  alias, 1 drivers
S_0x5606481ceeb0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606481ccd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f6be0 .functor OR 1, L_0x5606484f6b00, L_0x5606484f6b70, C4<0>, C4<0>;
v0x5606481cf090_0 .net "i1", 0 0, L_0x5606484f6b00;  alias, 1 drivers
v0x5606481966c0_0 .net "i2", 0 0, L_0x5606484f6b70;  alias, 1 drivers
v0x560648196790_0 .net "o", 0 0, L_0x5606484f6be0;  alias, 1 drivers
S_0x560648196880 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606481ccd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f64a0 .functor AND 1, L_0x5606484f6dc0, L_0x5606484f6ef0, C4<1>, C4<1>;
L_0x5606484f6510 .functor NOT 1, L_0x5606484f64a0, C4<0>, C4<0>, C4<0>;
L_0x5606484f6580 .functor OR 1, L_0x5606484f6dc0, L_0x5606484f6ef0, C4<0>, C4<0>;
L_0x5606484f6710 .functor AND 1, L_0x5606484f6510, L_0x5606484f6580, C4<1>, C4<1>;
v0x560648198f50_0 .net *"_ivl_0", 0 0, L_0x5606484f64a0;  1 drivers
v0x560648199050_0 .net *"_ivl_2", 0 0, L_0x5606484f6510;  1 drivers
v0x560648199130_0 .net *"_ivl_4", 0 0, L_0x5606484f6580;  1 drivers
v0x560648199220_0 .net "i1", 0 0, L_0x5606484f6dc0;  alias, 1 drivers
v0x5606481992f0_0 .net "i2", 0 0, L_0x5606484f6ef0;  alias, 1 drivers
v0x560648153cf0_0 .net "o", 0 0, L_0x5606484f6710;  alias, 1 drivers
S_0x560648153de0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606481ccd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f6810 .functor AND 1, L_0x5606484f6710, L_0x5606484f7070, C4<1>, C4<1>;
L_0x5606484f6880 .functor NOT 1, L_0x5606484f6810, C4<0>, C4<0>, C4<0>;
L_0x5606484f68f0 .functor OR 1, L_0x5606484f6710, L_0x5606484f7070, C4<0>, C4<0>;
L_0x5606484f69f0 .functor AND 1, L_0x5606484f6880, L_0x5606484f68f0, C4<1>, C4<1>;
v0x560648154060_0 .net *"_ivl_0", 0 0, L_0x5606484f6810;  1 drivers
v0x5606481ac1c0_0 .net *"_ivl_2", 0 0, L_0x5606484f6880;  1 drivers
v0x5606481ac2a0_0 .net *"_ivl_4", 0 0, L_0x5606484f68f0;  1 drivers
v0x5606481ac360_0 .net "i1", 0 0, L_0x5606484f6710;  alias, 1 drivers
v0x5606481ac450_0 .net "i2", 0 0, L_0x5606484f7070;  alias, 1 drivers
v0x5606481ac540_0 .net "o", 0 0, L_0x5606484f69f0;  alias, 1 drivers
S_0x5606481d0e50 .scope generate, "genblk1[4]" "genblk1[4]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606481d1030 .param/l "i" 0 7 12, +C4<0100>;
S_0x5606481a0b60 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x5606481d0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648464a40_0 .net "a", 0 0, L_0x5606484f7990;  1 drivers
v0x560648464ae0_0 .net "and1out", 0 0, L_0x5606484f76d0;  1 drivers
v0x560648464b80_0 .net "and2out", 0 0, L_0x5606484f7740;  1 drivers
v0x560648464c20_0 .net "b", 0 0, L_0x5606484f7a90;  1 drivers
v0x560648464cc0_0 .net "c", 0 0, L_0x5606484f7b30;  1 drivers
v0x560648464d60_0 .net "cout", 0 0, L_0x5606484f77b0;  1 drivers
v0x560648464e00_0 .net "result", 0 0, L_0x5606484f7660;  1 drivers
v0x560648464ea0_0 .net "xorout", 0 0, L_0x5606484f7380;  1 drivers
S_0x5606481a0d40 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606481a0b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f76d0 .functor AND 1, L_0x5606484f7990, L_0x5606484f7a90, C4<1>, C4<1>;
v0x56064818e770_0 .net "i1", 0 0, L_0x5606484f7990;  alias, 1 drivers
v0x56064818e850_0 .net "i2", 0 0, L_0x5606484f7a90;  alias, 1 drivers
v0x56064818e910_0 .net "o", 0 0, L_0x5606484f76d0;  alias, 1 drivers
S_0x56064818ea30 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606481a0b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f7740 .functor AND 1, L_0x5606484f7b30, L_0x5606484f7380, C4<1>, C4<1>;
v0x5606481a8770_0 .net "i1", 0 0, L_0x5606484f7b30;  alias, 1 drivers
v0x5606481a8850_0 .net "i2", 0 0, L_0x5606484f7380;  alias, 1 drivers
v0x5606481a8910_0 .net "o", 0 0, L_0x5606484f7740;  alias, 1 drivers
S_0x5606481a8a30 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606481a0b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f77b0 .functor OR 1, L_0x5606484f76d0, L_0x5606484f7740, C4<0>, C4<0>;
v0x5606481deb50_0 .net "i1", 0 0, L_0x5606484f76d0;  alias, 1 drivers
v0x5606481debf0_0 .net "i2", 0 0, L_0x5606484f7740;  alias, 1 drivers
v0x5606481dec90_0 .net "o", 0 0, L_0x5606484f77b0;  alias, 1 drivers
S_0x5606481ded70 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606481a0b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f7110 .functor AND 1, L_0x5606484f7990, L_0x5606484f7a90, C4<1>, C4<1>;
L_0x5606484f7180 .functor NOT 1, L_0x5606484f7110, C4<0>, C4<0>, C4<0>;
L_0x5606484f71f0 .functor OR 1, L_0x5606484f7990, L_0x5606484f7a90, C4<0>, C4<0>;
L_0x5606484f7380 .functor AND 1, L_0x5606484f7180, L_0x5606484f71f0, C4<1>, C4<1>;
v0x5606481d52d0_0 .net *"_ivl_0", 0 0, L_0x5606484f7110;  1 drivers
v0x5606481d53d0_0 .net *"_ivl_2", 0 0, L_0x5606484f7180;  1 drivers
v0x5606481d54b0_0 .net *"_ivl_4", 0 0, L_0x5606484f71f0;  1 drivers
v0x5606481d5570_0 .net "i1", 0 0, L_0x5606484f7990;  alias, 1 drivers
v0x5606481d5610_0 .net "i2", 0 0, L_0x5606484f7a90;  alias, 1 drivers
v0x560648464450_0 .net "o", 0 0, L_0x5606484f7380;  alias, 1 drivers
S_0x5606484644f0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606481a0b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f7480 .functor AND 1, L_0x5606484f7380, L_0x5606484f7b30, C4<1>, C4<1>;
L_0x5606484f74f0 .functor NOT 1, L_0x5606484f7480, C4<0>, C4<0>, C4<0>;
L_0x5606484f7560 .functor OR 1, L_0x5606484f7380, L_0x5606484f7b30, C4<0>, C4<0>;
L_0x5606484f7660 .functor AND 1, L_0x5606484f74f0, L_0x5606484f7560, C4<1>, C4<1>;
v0x560648464680_0 .net *"_ivl_0", 0 0, L_0x5606484f7480;  1 drivers
v0x560648464720_0 .net *"_ivl_2", 0 0, L_0x5606484f74f0;  1 drivers
v0x5606484647c0_0 .net *"_ivl_4", 0 0, L_0x5606484f7560;  1 drivers
v0x560648464860_0 .net "i1", 0 0, L_0x5606484f7380;  alias, 1 drivers
v0x560648464900_0 .net "i2", 0 0, L_0x5606484f7b30;  alias, 1 drivers
v0x5606484649a0_0 .net "o", 0 0, L_0x5606484f7660;  alias, 1 drivers
S_0x560648464f40 .scope generate, "genblk1[5]" "genblk1[5]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648334340 .param/l "i" 0 7 12, +C4<0101>;
S_0x5606484650d0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648464f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648466ec0_0 .net "a", 0 0, L_0x5606484f8500;  1 drivers
v0x560648466fb0_0 .net "and1out", 0 0, L_0x5606484f8290;  1 drivers
v0x5606484670c0_0 .net "and2out", 0 0, L_0x5606484f8300;  1 drivers
v0x5606484671b0_0 .net "b", 0 0, L_0x5606484f85a0;  1 drivers
v0x5606484672a0_0 .net "c", 0 0, L_0x5606484f86c0;  1 drivers
v0x5606484673e0_0 .net "cout", 0 0, L_0x5606484f8370;  1 drivers
v0x560648467480_0 .net "result", 0 0, L_0x5606484f8220;  1 drivers
v0x560648467520_0 .net "xorout", 0 0, L_0x5606484f7f40;  1 drivers
S_0x560648465260 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484650d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f8290 .functor AND 1, L_0x5606484f8500, L_0x5606484f85a0, C4<1>, C4<1>;
v0x560648465490_0 .net "i1", 0 0, L_0x5606484f8500;  alias, 1 drivers
v0x560648465530_0 .net "i2", 0 0, L_0x5606484f85a0;  alias, 1 drivers
v0x5606484655d0_0 .net "o", 0 0, L_0x5606484f8290;  alias, 1 drivers
S_0x560648465670 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484650d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f8300 .functor AND 1, L_0x5606484f86c0, L_0x5606484f7f40, C4<1>, C4<1>;
v0x5606484658a0_0 .net "i1", 0 0, L_0x5606484f86c0;  alias, 1 drivers
v0x560648465940_0 .net "i2", 0 0, L_0x5606484f7f40;  alias, 1 drivers
v0x5606484659e0_0 .net "o", 0 0, L_0x5606484f8300;  alias, 1 drivers
S_0x560648465aa0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484650d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f8370 .functor OR 1, L_0x5606484f8290, L_0x5606484f8300, C4<0>, C4<0>;
v0x560648465cd0_0 .net "i1", 0 0, L_0x5606484f8290;  alias, 1 drivers
v0x560648465d70_0 .net "i2", 0 0, L_0x5606484f8300;  alias, 1 drivers
v0x560648465e10_0 .net "o", 0 0, L_0x5606484f8370;  alias, 1 drivers
S_0x560648465ef0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484650d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f7cd0 .functor AND 1, L_0x5606484f8500, L_0x5606484f85a0, C4<1>, C4<1>;
L_0x5606484f7d40 .functor NOT 1, L_0x5606484f7cd0, C4<0>, C4<0>, C4<0>;
L_0x5606484f7db0 .functor OR 1, L_0x5606484f8500, L_0x5606484f85a0, C4<0>, C4<0>;
L_0x5606484f7f40 .functor AND 1, L_0x5606484f7d40, L_0x5606484f7db0, C4<1>, C4<1>;
v0x560648466120_0 .net *"_ivl_0", 0 0, L_0x5606484f7cd0;  1 drivers
v0x560648466220_0 .net *"_ivl_2", 0 0, L_0x5606484f7d40;  1 drivers
v0x560648466300_0 .net *"_ivl_4", 0 0, L_0x5606484f7db0;  1 drivers
v0x5606484663f0_0 .net "i1", 0 0, L_0x5606484f8500;  alias, 1 drivers
v0x5606484664c0_0 .net "i2", 0 0, L_0x5606484f85a0;  alias, 1 drivers
v0x5606484665b0_0 .net "o", 0 0, L_0x5606484f7f40;  alias, 1 drivers
S_0x5606484666a0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484650d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f8040 .functor AND 1, L_0x5606484f7f40, L_0x5606484f86c0, C4<1>, C4<1>;
L_0x5606484f80b0 .functor NOT 1, L_0x5606484f8040, C4<0>, C4<0>, C4<0>;
L_0x5606484f8120 .functor OR 1, L_0x5606484f7f40, L_0x5606484f86c0, C4<0>, C4<0>;
L_0x5606484f8220 .functor AND 1, L_0x5606484f80b0, L_0x5606484f8120, C4<1>, C4<1>;
v0x560648466920_0 .net *"_ivl_0", 0 0, L_0x5606484f8040;  1 drivers
v0x560648466a20_0 .net *"_ivl_2", 0 0, L_0x5606484f80b0;  1 drivers
v0x560648466b00_0 .net *"_ivl_4", 0 0, L_0x5606484f8120;  1 drivers
v0x560648466bc0_0 .net "i1", 0 0, L_0x5606484f7f40;  alias, 1 drivers
v0x560648466cb0_0 .net "i2", 0 0, L_0x5606484f86c0;  alias, 1 drivers
v0x560648466da0_0 .net "o", 0 0, L_0x5606484f8220;  alias, 1 drivers
S_0x5606484675e0 .scope generate, "genblk1[6]" "genblk1[6]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606484677e0 .param/l "i" 0 7 12, +C4<0110>;
S_0x5606484678c0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x5606484675e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648469970_0 .net "a", 0 0, L_0x5606484f8fc0;  1 drivers
v0x560648469a60_0 .net "and1out", 0 0, L_0x5606484f8d00;  1 drivers
v0x560648469b70_0 .net "and2out", 0 0, L_0x5606484f8d70;  1 drivers
v0x560648469c60_0 .net "b", 0 0, L_0x5606484f90f0;  1 drivers
v0x560648469d50_0 .net "c", 0 0, L_0x5606484f9190;  1 drivers
v0x560648469e90_0 .net "cout", 0 0, L_0x5606484f8de0;  1 drivers
v0x560648469f30_0 .net "result", 0 0, L_0x5606484f8c40;  1 drivers
v0x560648469fd0_0 .net "xorout", 0 0, L_0x5606484f8960;  1 drivers
S_0x560648467aa0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484678c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f8d00 .functor AND 1, L_0x5606484f8fc0, L_0x5606484f90f0, C4<1>, C4<1>;
v0x560648467d10_0 .net "i1", 0 0, L_0x5606484f8fc0;  alias, 1 drivers
v0x560648467df0_0 .net "i2", 0 0, L_0x5606484f90f0;  alias, 1 drivers
v0x560648467eb0_0 .net "o", 0 0, L_0x5606484f8d00;  alias, 1 drivers
S_0x560648467fd0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484678c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f8d70 .functor AND 1, L_0x5606484f9190, L_0x5606484f8960, C4<1>, C4<1>;
v0x560648468200_0 .net "i1", 0 0, L_0x5606484f9190;  alias, 1 drivers
v0x5606484682e0_0 .net "i2", 0 0, L_0x5606484f8960;  alias, 1 drivers
v0x5606484683a0_0 .net "o", 0 0, L_0x5606484f8d70;  alias, 1 drivers
S_0x5606484684c0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484678c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f8de0 .functor OR 1, L_0x5606484f8d00, L_0x5606484f8d70, C4<0>, C4<0>;
v0x5606484686f0_0 .net "i1", 0 0, L_0x5606484f8d00;  alias, 1 drivers
v0x5606484687c0_0 .net "i2", 0 0, L_0x5606484f8d70;  alias, 1 drivers
v0x560648468890_0 .net "o", 0 0, L_0x5606484f8de0;  alias, 1 drivers
S_0x5606484689a0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484678c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f7c60 .functor AND 1, L_0x5606484f8fc0, L_0x5606484f90f0, C4<1>, C4<1>;
L_0x5606484f8760 .functor NOT 1, L_0x5606484f7c60, C4<0>, C4<0>, C4<0>;
L_0x5606484f87d0 .functor OR 1, L_0x5606484f8fc0, L_0x5606484f90f0, C4<0>, C4<0>;
L_0x5606484f8960 .functor AND 1, L_0x5606484f8760, L_0x5606484f87d0, C4<1>, C4<1>;
v0x560648468bd0_0 .net *"_ivl_0", 0 0, L_0x5606484f7c60;  1 drivers
v0x560648468cd0_0 .net *"_ivl_2", 0 0, L_0x5606484f8760;  1 drivers
v0x560648468db0_0 .net *"_ivl_4", 0 0, L_0x5606484f87d0;  1 drivers
v0x560648468ea0_0 .net "i1", 0 0, L_0x5606484f8fc0;  alias, 1 drivers
v0x560648468f70_0 .net "i2", 0 0, L_0x5606484f90f0;  alias, 1 drivers
v0x560648469060_0 .net "o", 0 0, L_0x5606484f8960;  alias, 1 drivers
S_0x560648469150 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484678c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f8a60 .functor AND 1, L_0x5606484f8960, L_0x5606484f9190, C4<1>, C4<1>;
L_0x5606484f8ad0 .functor NOT 1, L_0x5606484f8a60, C4<0>, C4<0>, C4<0>;
L_0x5606484f8b40 .functor OR 1, L_0x5606484f8960, L_0x5606484f9190, C4<0>, C4<0>;
L_0x5606484f8c40 .functor AND 1, L_0x5606484f8ad0, L_0x5606484f8b40, C4<1>, C4<1>;
v0x5606484693d0_0 .net *"_ivl_0", 0 0, L_0x5606484f8a60;  1 drivers
v0x5606484694d0_0 .net *"_ivl_2", 0 0, L_0x5606484f8ad0;  1 drivers
v0x5606484695b0_0 .net *"_ivl_4", 0 0, L_0x5606484f8b40;  1 drivers
v0x560648469670_0 .net "i1", 0 0, L_0x5606484f8960;  alias, 1 drivers
v0x560648469760_0 .net "i2", 0 0, L_0x5606484f9190;  alias, 1 drivers
v0x560648469850_0 .net "o", 0 0, L_0x5606484f8c40;  alias, 1 drivers
S_0x56064846a090 .scope generate, "genblk1[7]" "genblk1[7]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606481a3560 .param/l "i" 0 7 12, +C4<0111>;
S_0x56064846a320 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064846a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064846c450_0 .net "a", 0 0, L_0x5606484f9b10;  1 drivers
v0x56064846c540_0 .net "and1out", 0 0, L_0x5606484f9850;  1 drivers
v0x56064846c650_0 .net "and2out", 0 0, L_0x5606484f98c0;  1 drivers
v0x56064846c740_0 .net "b", 0 0, L_0x5606484f9bb0;  1 drivers
v0x56064846c830_0 .net "c", 0 0, L_0x5606484f9230;  1 drivers
v0x56064846c970_0 .net "cout", 0 0, L_0x5606484f9930;  1 drivers
v0x56064846ca10_0 .net "result", 0 0, L_0x5606484f9790;  1 drivers
v0x56064846cab0_0 .net "xorout", 0 0, L_0x5606484f94b0;  1 drivers
S_0x56064846a580 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064846a320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f9850 .functor AND 1, L_0x5606484f9b10, L_0x5606484f9bb0, C4<1>, C4<1>;
v0x56064846a7f0_0 .net "i1", 0 0, L_0x5606484f9b10;  alias, 1 drivers
v0x56064846a8d0_0 .net "i2", 0 0, L_0x5606484f9bb0;  alias, 1 drivers
v0x56064846a990_0 .net "o", 0 0, L_0x5606484f9850;  alias, 1 drivers
S_0x56064846aab0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064846a320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f98c0 .functor AND 1, L_0x5606484f9230, L_0x5606484f94b0, C4<1>, C4<1>;
v0x56064846ace0_0 .net "i1", 0 0, L_0x5606484f9230;  alias, 1 drivers
v0x56064846adc0_0 .net "i2", 0 0, L_0x5606484f94b0;  alias, 1 drivers
v0x56064846ae80_0 .net "o", 0 0, L_0x5606484f98c0;  alias, 1 drivers
S_0x56064846afa0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064846a320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f9930 .functor OR 1, L_0x5606484f9850, L_0x5606484f98c0, C4<0>, C4<0>;
v0x56064846b1d0_0 .net "i1", 0 0, L_0x5606484f9850;  alias, 1 drivers
v0x56064846b2a0_0 .net "i2", 0 0, L_0x5606484f98c0;  alias, 1 drivers
v0x56064846b370_0 .net "o", 0 0, L_0x5606484f9930;  alias, 1 drivers
S_0x56064846b480 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064846a320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f92d0 .functor AND 1, L_0x5606484f9b10, L_0x5606484f9bb0, C4<1>, C4<1>;
L_0x5606484f9340 .functor NOT 1, L_0x5606484f92d0, C4<0>, C4<0>, C4<0>;
L_0x5606484f93b0 .functor OR 1, L_0x5606484f9b10, L_0x5606484f9bb0, C4<0>, C4<0>;
L_0x5606484f94b0 .functor AND 1, L_0x5606484f9340, L_0x5606484f93b0, C4<1>, C4<1>;
v0x56064846b6b0_0 .net *"_ivl_0", 0 0, L_0x5606484f92d0;  1 drivers
v0x56064846b7b0_0 .net *"_ivl_2", 0 0, L_0x5606484f9340;  1 drivers
v0x56064846b890_0 .net *"_ivl_4", 0 0, L_0x5606484f93b0;  1 drivers
v0x56064846b980_0 .net "i1", 0 0, L_0x5606484f9b10;  alias, 1 drivers
v0x56064846ba50_0 .net "i2", 0 0, L_0x5606484f9bb0;  alias, 1 drivers
v0x56064846bb40_0 .net "o", 0 0, L_0x5606484f94b0;  alias, 1 drivers
S_0x56064846bc30 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064846a320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f95b0 .functor AND 1, L_0x5606484f94b0, L_0x5606484f9230, C4<1>, C4<1>;
L_0x5606484f9620 .functor NOT 1, L_0x5606484f95b0, C4<0>, C4<0>, C4<0>;
L_0x5606484f9690 .functor OR 1, L_0x5606484f94b0, L_0x5606484f9230, C4<0>, C4<0>;
L_0x5606484f9790 .functor AND 1, L_0x5606484f9620, L_0x5606484f9690, C4<1>, C4<1>;
v0x56064846beb0_0 .net *"_ivl_0", 0 0, L_0x5606484f95b0;  1 drivers
v0x56064846bfb0_0 .net *"_ivl_2", 0 0, L_0x5606484f9620;  1 drivers
v0x56064846c090_0 .net *"_ivl_4", 0 0, L_0x5606484f9690;  1 drivers
v0x56064846c150_0 .net "i1", 0 0, L_0x5606484f94b0;  alias, 1 drivers
v0x56064846c240_0 .net "i2", 0 0, L_0x5606484f9230;  alias, 1 drivers
v0x56064846c330_0 .net "o", 0 0, L_0x5606484f9790;  alias, 1 drivers
S_0x56064846cb70 .scope generate, "genblk1[8]" "genblk1[8]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064846cd70 .param/l "i" 0 7 12, +C4<01000>;
S_0x56064846ce50 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064846cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064846ef80_0 .net "a", 0 0, L_0x5606484fa4b0;  1 drivers
v0x56064846f070_0 .net "and1out", 0 0, L_0x5606484fa1f0;  1 drivers
v0x56064846f180_0 .net "and2out", 0 0, L_0x5606484fa260;  1 drivers
v0x56064846f270_0 .net "b", 0 0, L_0x5606484fa610;  1 drivers
v0x56064846f360_0 .net "c", 0 0, L_0x5606484fa6b0;  1 drivers
v0x56064846f4a0_0 .net "cout", 0 0, L_0x5606484fa2d0;  1 drivers
v0x56064846f540_0 .net "result", 0 0, L_0x5606484fa130;  1 drivers
v0x56064846f5e0_0 .net "xorout", 0 0, L_0x5606484f9e50;  1 drivers
S_0x56064846d0b0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064846ce50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fa1f0 .functor AND 1, L_0x5606484fa4b0, L_0x5606484fa610, C4<1>, C4<1>;
v0x56064846d320_0 .net "i1", 0 0, L_0x5606484fa4b0;  alias, 1 drivers
v0x56064846d400_0 .net "i2", 0 0, L_0x5606484fa610;  alias, 1 drivers
v0x56064846d4c0_0 .net "o", 0 0, L_0x5606484fa1f0;  alias, 1 drivers
S_0x56064846d5e0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064846ce50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fa260 .functor AND 1, L_0x5606484fa6b0, L_0x5606484f9e50, C4<1>, C4<1>;
v0x56064846d810_0 .net "i1", 0 0, L_0x5606484fa6b0;  alias, 1 drivers
v0x56064846d8f0_0 .net "i2", 0 0, L_0x5606484f9e50;  alias, 1 drivers
v0x56064846d9b0_0 .net "o", 0 0, L_0x5606484fa260;  alias, 1 drivers
S_0x56064846dad0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064846ce50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fa2d0 .functor OR 1, L_0x5606484fa1f0, L_0x5606484fa260, C4<0>, C4<0>;
v0x56064846dd00_0 .net "i1", 0 0, L_0x5606484fa1f0;  alias, 1 drivers
v0x56064846ddd0_0 .net "i2", 0 0, L_0x5606484fa260;  alias, 1 drivers
v0x56064846dea0_0 .net "o", 0 0, L_0x5606484fa2d0;  alias, 1 drivers
S_0x56064846dfb0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064846ce50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f9d00 .functor AND 1, L_0x5606484fa4b0, L_0x5606484fa610, C4<1>, C4<1>;
L_0x5606484f9d70 .functor NOT 1, L_0x5606484f9d00, C4<0>, C4<0>, C4<0>;
L_0x5606484f9de0 .functor OR 1, L_0x5606484fa4b0, L_0x5606484fa610, C4<0>, C4<0>;
L_0x5606484f9e50 .functor AND 1, L_0x5606484f9d70, L_0x5606484f9de0, C4<1>, C4<1>;
v0x56064846e1e0_0 .net *"_ivl_0", 0 0, L_0x5606484f9d00;  1 drivers
v0x56064846e2e0_0 .net *"_ivl_2", 0 0, L_0x5606484f9d70;  1 drivers
v0x56064846e3c0_0 .net *"_ivl_4", 0 0, L_0x5606484f9de0;  1 drivers
v0x56064846e4b0_0 .net "i1", 0 0, L_0x5606484fa4b0;  alias, 1 drivers
v0x56064846e580_0 .net "i2", 0 0, L_0x5606484fa610;  alias, 1 drivers
v0x56064846e670_0 .net "o", 0 0, L_0x5606484f9e50;  alias, 1 drivers
S_0x56064846e760 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064846ce50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f9f50 .functor AND 1, L_0x5606484f9e50, L_0x5606484fa6b0, C4<1>, C4<1>;
L_0x5606484f9fc0 .functor NOT 1, L_0x5606484f9f50, C4<0>, C4<0>, C4<0>;
L_0x5606484fa030 .functor OR 1, L_0x5606484f9e50, L_0x5606484fa6b0, C4<0>, C4<0>;
L_0x5606484fa130 .functor AND 1, L_0x5606484f9fc0, L_0x5606484fa030, C4<1>, C4<1>;
v0x56064846e9e0_0 .net *"_ivl_0", 0 0, L_0x5606484f9f50;  1 drivers
v0x56064846eae0_0 .net *"_ivl_2", 0 0, L_0x5606484f9fc0;  1 drivers
v0x56064846ebc0_0 .net *"_ivl_4", 0 0, L_0x5606484fa030;  1 drivers
v0x56064846ec80_0 .net "i1", 0 0, L_0x5606484f9e50;  alias, 1 drivers
v0x56064846ed70_0 .net "i2", 0 0, L_0x5606484fa6b0;  alias, 1 drivers
v0x56064846ee60_0 .net "o", 0 0, L_0x5606484fa130;  alias, 1 drivers
S_0x56064846f6a0 .scope generate, "genblk1[9]" "genblk1[9]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064846f8a0 .param/l "i" 0 7 12, +C4<01001>;
S_0x56064846f980 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064846f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648471ab0_0 .net "a", 0 0, L_0x5606484fb170;  1 drivers
v0x560648471ba0_0 .net "and1out", 0 0, L_0x5606484faeb0;  1 drivers
v0x560648471cb0_0 .net "and2out", 0 0, L_0x5606484faf20;  1 drivers
v0x560648471da0_0 .net "b", 0 0, L_0x5606484fb210;  1 drivers
v0x560648471e90_0 .net "c", 0 0, L_0x5606484fb390;  1 drivers
v0x560648471fd0_0 .net "cout", 0 0, L_0x5606484faf90;  1 drivers
v0x560648472070_0 .net "result", 0 0, L_0x5606484fadf0;  1 drivers
v0x560648472110_0 .net "xorout", 0 0, L_0x5606484fab10;  1 drivers
S_0x56064846fbe0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064846f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484faeb0 .functor AND 1, L_0x5606484fb170, L_0x5606484fb210, C4<1>, C4<1>;
v0x56064846fe50_0 .net "i1", 0 0, L_0x5606484fb170;  alias, 1 drivers
v0x56064846ff30_0 .net "i2", 0 0, L_0x5606484fb210;  alias, 1 drivers
v0x56064846fff0_0 .net "o", 0 0, L_0x5606484faeb0;  alias, 1 drivers
S_0x560648470110 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064846f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484faf20 .functor AND 1, L_0x5606484fb390, L_0x5606484fab10, C4<1>, C4<1>;
v0x560648470340_0 .net "i1", 0 0, L_0x5606484fb390;  alias, 1 drivers
v0x560648470420_0 .net "i2", 0 0, L_0x5606484fab10;  alias, 1 drivers
v0x5606484704e0_0 .net "o", 0 0, L_0x5606484faf20;  alias, 1 drivers
S_0x560648470600 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064846f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484faf90 .functor OR 1, L_0x5606484faeb0, L_0x5606484faf20, C4<0>, C4<0>;
v0x560648470830_0 .net "i1", 0 0, L_0x5606484faeb0;  alias, 1 drivers
v0x560648470900_0 .net "i2", 0 0, L_0x5606484faf20;  alias, 1 drivers
v0x5606484709d0_0 .net "o", 0 0, L_0x5606484faf90;  alias, 1 drivers
S_0x560648470ae0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064846f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fa930 .functor AND 1, L_0x5606484fb170, L_0x5606484fb210, C4<1>, C4<1>;
L_0x5606484fa9a0 .functor NOT 1, L_0x5606484fa930, C4<0>, C4<0>, C4<0>;
L_0x5606484faa10 .functor OR 1, L_0x5606484fb170, L_0x5606484fb210, C4<0>, C4<0>;
L_0x5606484fab10 .functor AND 1, L_0x5606484fa9a0, L_0x5606484faa10, C4<1>, C4<1>;
v0x560648470d10_0 .net *"_ivl_0", 0 0, L_0x5606484fa930;  1 drivers
v0x560648470e10_0 .net *"_ivl_2", 0 0, L_0x5606484fa9a0;  1 drivers
v0x560648470ef0_0 .net *"_ivl_4", 0 0, L_0x5606484faa10;  1 drivers
v0x560648470fe0_0 .net "i1", 0 0, L_0x5606484fb170;  alias, 1 drivers
v0x5606484710b0_0 .net "i2", 0 0, L_0x5606484fb210;  alias, 1 drivers
v0x5606484711a0_0 .net "o", 0 0, L_0x5606484fab10;  alias, 1 drivers
S_0x560648471290 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064846f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fac10 .functor AND 1, L_0x5606484fab10, L_0x5606484fb390, C4<1>, C4<1>;
L_0x5606484fac80 .functor NOT 1, L_0x5606484fac10, C4<0>, C4<0>, C4<0>;
L_0x5606484facf0 .functor OR 1, L_0x5606484fab10, L_0x5606484fb390, C4<0>, C4<0>;
L_0x5606484fadf0 .functor AND 1, L_0x5606484fac80, L_0x5606484facf0, C4<1>, C4<1>;
v0x560648471510_0 .net *"_ivl_0", 0 0, L_0x5606484fac10;  1 drivers
v0x560648471610_0 .net *"_ivl_2", 0 0, L_0x5606484fac80;  1 drivers
v0x5606484716f0_0 .net *"_ivl_4", 0 0, L_0x5606484facf0;  1 drivers
v0x5606484717b0_0 .net "i1", 0 0, L_0x5606484fab10;  alias, 1 drivers
v0x5606484718a0_0 .net "i2", 0 0, L_0x5606484fb390;  alias, 1 drivers
v0x560648471990_0 .net "o", 0 0, L_0x5606484fadf0;  alias, 1 drivers
S_0x5606484721d0 .scope generate, "genblk1[10]" "genblk1[10]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606484723d0 .param/l "i" 0 7 12, +C4<01010>;
S_0x5606484724b0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x5606484721d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x5606484745e0_0 .net "a", 0 0, L_0x5606484fbd00;  1 drivers
v0x5606484746d0_0 .net "and1out", 0 0, L_0x5606484fba40;  1 drivers
v0x5606484747e0_0 .net "and2out", 0 0, L_0x5606484fbab0;  1 drivers
v0x5606484748d0_0 .net "b", 0 0, L_0x5606484fbe90;  1 drivers
v0x5606484749c0_0 .net "c", 0 0, L_0x5606484fbf30;  1 drivers
v0x560648474b00_0 .net "cout", 0 0, L_0x5606484fbb20;  1 drivers
v0x560648474ba0_0 .net "result", 0 0, L_0x5606484fb980;  1 drivers
v0x560648474c40_0 .net "xorout", 0 0, L_0x5606484fb6a0;  1 drivers
S_0x560648472710 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484724b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fba40 .functor AND 1, L_0x5606484fbd00, L_0x5606484fbe90, C4<1>, C4<1>;
v0x560648472980_0 .net "i1", 0 0, L_0x5606484fbd00;  alias, 1 drivers
v0x560648472a60_0 .net "i2", 0 0, L_0x5606484fbe90;  alias, 1 drivers
v0x560648472b20_0 .net "o", 0 0, L_0x5606484fba40;  alias, 1 drivers
S_0x560648472c40 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484724b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fbab0 .functor AND 1, L_0x5606484fbf30, L_0x5606484fb6a0, C4<1>, C4<1>;
v0x560648472e70_0 .net "i1", 0 0, L_0x5606484fbf30;  alias, 1 drivers
v0x560648472f50_0 .net "i2", 0 0, L_0x5606484fb6a0;  alias, 1 drivers
v0x560648473010_0 .net "o", 0 0, L_0x5606484fbab0;  alias, 1 drivers
S_0x560648473130 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484724b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fbb20 .functor OR 1, L_0x5606484fba40, L_0x5606484fbab0, C4<0>, C4<0>;
v0x560648473360_0 .net "i1", 0 0, L_0x5606484fba40;  alias, 1 drivers
v0x560648473430_0 .net "i2", 0 0, L_0x5606484fbab0;  alias, 1 drivers
v0x560648473500_0 .net "o", 0 0, L_0x5606484fbb20;  alias, 1 drivers
S_0x560648473610 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484724b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fb430 .functor AND 1, L_0x5606484fbd00, L_0x5606484fbe90, C4<1>, C4<1>;
L_0x5606484fb4a0 .functor NOT 1, L_0x5606484fb430, C4<0>, C4<0>, C4<0>;
L_0x5606484fb510 .functor OR 1, L_0x5606484fbd00, L_0x5606484fbe90, C4<0>, C4<0>;
L_0x5606484fb6a0 .functor AND 1, L_0x5606484fb4a0, L_0x5606484fb510, C4<1>, C4<1>;
v0x560648473840_0 .net *"_ivl_0", 0 0, L_0x5606484fb430;  1 drivers
v0x560648473940_0 .net *"_ivl_2", 0 0, L_0x5606484fb4a0;  1 drivers
v0x560648473a20_0 .net *"_ivl_4", 0 0, L_0x5606484fb510;  1 drivers
v0x560648473b10_0 .net "i1", 0 0, L_0x5606484fbd00;  alias, 1 drivers
v0x560648473be0_0 .net "i2", 0 0, L_0x5606484fbe90;  alias, 1 drivers
v0x560648473cd0_0 .net "o", 0 0, L_0x5606484fb6a0;  alias, 1 drivers
S_0x560648473dc0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484724b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fb7a0 .functor AND 1, L_0x5606484fb6a0, L_0x5606484fbf30, C4<1>, C4<1>;
L_0x5606484fb810 .functor NOT 1, L_0x5606484fb7a0, C4<0>, C4<0>, C4<0>;
L_0x5606484fb880 .functor OR 1, L_0x5606484fb6a0, L_0x5606484fbf30, C4<0>, C4<0>;
L_0x5606484fb980 .functor AND 1, L_0x5606484fb810, L_0x5606484fb880, C4<1>, C4<1>;
v0x560648474040_0 .net *"_ivl_0", 0 0, L_0x5606484fb7a0;  1 drivers
v0x560648474140_0 .net *"_ivl_2", 0 0, L_0x5606484fb810;  1 drivers
v0x560648474220_0 .net *"_ivl_4", 0 0, L_0x5606484fb880;  1 drivers
v0x5606484742e0_0 .net "i1", 0 0, L_0x5606484fb6a0;  alias, 1 drivers
v0x5606484743d0_0 .net "i2", 0 0, L_0x5606484fbf30;  alias, 1 drivers
v0x5606484744c0_0 .net "o", 0 0, L_0x5606484fb980;  alias, 1 drivers
S_0x560648474d00 .scope generate, "genblk1[11]" "genblk1[11]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648474f00 .param/l "i" 0 7 12, +C4<01011>;
S_0x560648474fe0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648474d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648477110_0 .net "a", 0 0, L_0x5606484fc9a0;  1 drivers
v0x560648477200_0 .net "and1out", 0 0, L_0x5606484fc6e0;  1 drivers
v0x560648477310_0 .net "and2out", 0 0, L_0x5606484fc750;  1 drivers
v0x560648477400_0 .net "b", 0 0, L_0x5606484fca40;  1 drivers
v0x5606484774f0_0 .net "c", 0 0, L_0x5606484fcbf0;  1 drivers
v0x560648477630_0 .net "cout", 0 0, L_0x5606484fc7c0;  1 drivers
v0x5606484776d0_0 .net "result", 0 0, L_0x5606484fc620;  1 drivers
v0x560648477770_0 .net "xorout", 0 0, L_0x5606484fc340;  1 drivers
S_0x560648475240 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x560648474fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fc6e0 .functor AND 1, L_0x5606484fc9a0, L_0x5606484fca40, C4<1>, C4<1>;
v0x5606484754b0_0 .net "i1", 0 0, L_0x5606484fc9a0;  alias, 1 drivers
v0x560648475590_0 .net "i2", 0 0, L_0x5606484fca40;  alias, 1 drivers
v0x560648475650_0 .net "o", 0 0, L_0x5606484fc6e0;  alias, 1 drivers
S_0x560648475770 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x560648474fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fc750 .functor AND 1, L_0x5606484fcbf0, L_0x5606484fc340, C4<1>, C4<1>;
v0x5606484759a0_0 .net "i1", 0 0, L_0x5606484fcbf0;  alias, 1 drivers
v0x560648475a80_0 .net "i2", 0 0, L_0x5606484fc340;  alias, 1 drivers
v0x560648475b40_0 .net "o", 0 0, L_0x5606484fc750;  alias, 1 drivers
S_0x560648475c60 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x560648474fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fc7c0 .functor OR 1, L_0x5606484fc6e0, L_0x5606484fc750, C4<0>, C4<0>;
v0x560648475e90_0 .net "i1", 0 0, L_0x5606484fc6e0;  alias, 1 drivers
v0x560648475f60_0 .net "i2", 0 0, L_0x5606484fc750;  alias, 1 drivers
v0x560648476030_0 .net "o", 0 0, L_0x5606484fc7c0;  alias, 1 drivers
S_0x560648476140 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x560648474fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fc0d0 .functor AND 1, L_0x5606484fc9a0, L_0x5606484fca40, C4<1>, C4<1>;
L_0x5606484fc140 .functor NOT 1, L_0x5606484fc0d0, C4<0>, C4<0>, C4<0>;
L_0x5606484fc1b0 .functor OR 1, L_0x5606484fc9a0, L_0x5606484fca40, C4<0>, C4<0>;
L_0x5606484fc340 .functor AND 1, L_0x5606484fc140, L_0x5606484fc1b0, C4<1>, C4<1>;
v0x560648476370_0 .net *"_ivl_0", 0 0, L_0x5606484fc0d0;  1 drivers
v0x560648476470_0 .net *"_ivl_2", 0 0, L_0x5606484fc140;  1 drivers
v0x560648476550_0 .net *"_ivl_4", 0 0, L_0x5606484fc1b0;  1 drivers
v0x560648476640_0 .net "i1", 0 0, L_0x5606484fc9a0;  alias, 1 drivers
v0x560648476710_0 .net "i2", 0 0, L_0x5606484fca40;  alias, 1 drivers
v0x560648476800_0 .net "o", 0 0, L_0x5606484fc340;  alias, 1 drivers
S_0x5606484768f0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x560648474fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fc440 .functor AND 1, L_0x5606484fc340, L_0x5606484fcbf0, C4<1>, C4<1>;
L_0x5606484fc4b0 .functor NOT 1, L_0x5606484fc440, C4<0>, C4<0>, C4<0>;
L_0x5606484fc520 .functor OR 1, L_0x5606484fc340, L_0x5606484fcbf0, C4<0>, C4<0>;
L_0x5606484fc620 .functor AND 1, L_0x5606484fc4b0, L_0x5606484fc520, C4<1>, C4<1>;
v0x560648476b70_0 .net *"_ivl_0", 0 0, L_0x5606484fc440;  1 drivers
v0x560648476c70_0 .net *"_ivl_2", 0 0, L_0x5606484fc4b0;  1 drivers
v0x560648476d50_0 .net *"_ivl_4", 0 0, L_0x5606484fc520;  1 drivers
v0x560648476e10_0 .net "i1", 0 0, L_0x5606484fc340;  alias, 1 drivers
v0x560648476f00_0 .net "i2", 0 0, L_0x5606484fcbf0;  alias, 1 drivers
v0x560648476ff0_0 .net "o", 0 0, L_0x5606484fc620;  alias, 1 drivers
S_0x560648477830 .scope generate, "genblk1[12]" "genblk1[12]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648477a30 .param/l "i" 0 7 12, +C4<01100>;
S_0x560648477b10 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648477830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648479c40_0 .net "a", 0 0, L_0x5606484fd560;  1 drivers
v0x560648479d30_0 .net "and1out", 0 0, L_0x5606484fd2a0;  1 drivers
v0x560648479e40_0 .net "and2out", 0 0, L_0x5606484fd310;  1 drivers
v0x560648479f30_0 .net "b", 0 0, L_0x5606484fd720;  1 drivers
v0x56064847a020_0 .net "c", 0 0, L_0x5606484fd7c0;  1 drivers
v0x56064847a160_0 .net "cout", 0 0, L_0x5606484fd380;  1 drivers
v0x56064847a200_0 .net "result", 0 0, L_0x5606484fd1e0;  1 drivers
v0x56064847a2a0_0 .net "xorout", 0 0, L_0x5606484fcf00;  1 drivers
S_0x560648477d70 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x560648477b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fd2a0 .functor AND 1, L_0x5606484fd560, L_0x5606484fd720, C4<1>, C4<1>;
v0x560648477fe0_0 .net "i1", 0 0, L_0x5606484fd560;  alias, 1 drivers
v0x5606484780c0_0 .net "i2", 0 0, L_0x5606484fd720;  alias, 1 drivers
v0x560648478180_0 .net "o", 0 0, L_0x5606484fd2a0;  alias, 1 drivers
S_0x5606484782a0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x560648477b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fd310 .functor AND 1, L_0x5606484fd7c0, L_0x5606484fcf00, C4<1>, C4<1>;
v0x5606484784d0_0 .net "i1", 0 0, L_0x5606484fd7c0;  alias, 1 drivers
v0x5606484785b0_0 .net "i2", 0 0, L_0x5606484fcf00;  alias, 1 drivers
v0x560648478670_0 .net "o", 0 0, L_0x5606484fd310;  alias, 1 drivers
S_0x560648478790 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x560648477b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fd380 .functor OR 1, L_0x5606484fd2a0, L_0x5606484fd310, C4<0>, C4<0>;
v0x5606484789c0_0 .net "i1", 0 0, L_0x5606484fd2a0;  alias, 1 drivers
v0x560648478a90_0 .net "i2", 0 0, L_0x5606484fd310;  alias, 1 drivers
v0x560648478b60_0 .net "o", 0 0, L_0x5606484fd380;  alias, 1 drivers
S_0x560648478c70 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x560648477b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fcc90 .functor AND 1, L_0x5606484fd560, L_0x5606484fd720, C4<1>, C4<1>;
L_0x5606484fcd00 .functor NOT 1, L_0x5606484fcc90, C4<0>, C4<0>, C4<0>;
L_0x5606484fcd70 .functor OR 1, L_0x5606484fd560, L_0x5606484fd720, C4<0>, C4<0>;
L_0x5606484fcf00 .functor AND 1, L_0x5606484fcd00, L_0x5606484fcd70, C4<1>, C4<1>;
v0x560648478ea0_0 .net *"_ivl_0", 0 0, L_0x5606484fcc90;  1 drivers
v0x560648478fa0_0 .net *"_ivl_2", 0 0, L_0x5606484fcd00;  1 drivers
v0x560648479080_0 .net *"_ivl_4", 0 0, L_0x5606484fcd70;  1 drivers
v0x560648479170_0 .net "i1", 0 0, L_0x5606484fd560;  alias, 1 drivers
v0x560648479240_0 .net "i2", 0 0, L_0x5606484fd720;  alias, 1 drivers
v0x560648479330_0 .net "o", 0 0, L_0x5606484fcf00;  alias, 1 drivers
S_0x560648479420 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x560648477b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fd000 .functor AND 1, L_0x5606484fcf00, L_0x5606484fd7c0, C4<1>, C4<1>;
L_0x5606484fd070 .functor NOT 1, L_0x5606484fd000, C4<0>, C4<0>, C4<0>;
L_0x5606484fd0e0 .functor OR 1, L_0x5606484fcf00, L_0x5606484fd7c0, C4<0>, C4<0>;
L_0x5606484fd1e0 .functor AND 1, L_0x5606484fd070, L_0x5606484fd0e0, C4<1>, C4<1>;
v0x5606484796a0_0 .net *"_ivl_0", 0 0, L_0x5606484fd000;  1 drivers
v0x5606484797a0_0 .net *"_ivl_2", 0 0, L_0x5606484fd070;  1 drivers
v0x560648479880_0 .net *"_ivl_4", 0 0, L_0x5606484fd0e0;  1 drivers
v0x560648479940_0 .net "i1", 0 0, L_0x5606484fcf00;  alias, 1 drivers
v0x560648479a30_0 .net "i2", 0 0, L_0x5606484fd7c0;  alias, 1 drivers
v0x560648479b20_0 .net "o", 0 0, L_0x5606484fd1e0;  alias, 1 drivers
S_0x56064847a360 .scope generate, "genblk1[13]" "genblk1[13]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064847a560 .param/l "i" 0 7 12, +C4<01101>;
S_0x56064847a640 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064847a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064847c770_0 .net "a", 0 0, L_0x5606484fe180;  1 drivers
v0x56064847c860_0 .net "and1out", 0 0, L_0x5606484fdec0;  1 drivers
v0x56064847c970_0 .net "and2out", 0 0, L_0x5606484fdf30;  1 drivers
v0x56064847ca60_0 .net "b", 0 0, L_0x5606484fe220;  1 drivers
v0x56064847cb50_0 .net "c", 0 0, L_0x5606484fe400;  1 drivers
v0x56064847cc90_0 .net "cout", 0 0, L_0x5606484fdfa0;  1 drivers
v0x56064847cd30_0 .net "result", 0 0, L_0x5606484fde00;  1 drivers
v0x56064847cdd0_0 .net "xorout", 0 0, L_0x5606484fdb20;  1 drivers
S_0x56064847a8a0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064847a640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fdec0 .functor AND 1, L_0x5606484fe180, L_0x5606484fe220, C4<1>, C4<1>;
v0x56064847ab10_0 .net "i1", 0 0, L_0x5606484fe180;  alias, 1 drivers
v0x56064847abf0_0 .net "i2", 0 0, L_0x5606484fe220;  alias, 1 drivers
v0x56064847acb0_0 .net "o", 0 0, L_0x5606484fdec0;  alias, 1 drivers
S_0x56064847add0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064847a640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fdf30 .functor AND 1, L_0x5606484fe400, L_0x5606484fdb20, C4<1>, C4<1>;
v0x56064847b000_0 .net "i1", 0 0, L_0x5606484fe400;  alias, 1 drivers
v0x56064847b0e0_0 .net "i2", 0 0, L_0x5606484fdb20;  alias, 1 drivers
v0x56064847b1a0_0 .net "o", 0 0, L_0x5606484fdf30;  alias, 1 drivers
S_0x56064847b2c0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064847a640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fdfa0 .functor OR 1, L_0x5606484fdec0, L_0x5606484fdf30, C4<0>, C4<0>;
v0x56064847b4f0_0 .net "i1", 0 0, L_0x5606484fdec0;  alias, 1 drivers
v0x56064847b5c0_0 .net "i2", 0 0, L_0x5606484fdf30;  alias, 1 drivers
v0x56064847b690_0 .net "o", 0 0, L_0x5606484fdfa0;  alias, 1 drivers
S_0x56064847b7a0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064847a640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fd600 .functor AND 1, L_0x5606484fe180, L_0x5606484fe220, C4<1>, C4<1>;
L_0x5606484fd670 .functor NOT 1, L_0x5606484fd600, C4<0>, C4<0>, C4<0>;
L_0x5606484fd990 .functor OR 1, L_0x5606484fe180, L_0x5606484fe220, C4<0>, C4<0>;
L_0x5606484fdb20 .functor AND 1, L_0x5606484fd670, L_0x5606484fd990, C4<1>, C4<1>;
v0x56064847b9d0_0 .net *"_ivl_0", 0 0, L_0x5606484fd600;  1 drivers
v0x56064847bad0_0 .net *"_ivl_2", 0 0, L_0x5606484fd670;  1 drivers
v0x56064847bbb0_0 .net *"_ivl_4", 0 0, L_0x5606484fd990;  1 drivers
v0x56064847bca0_0 .net "i1", 0 0, L_0x5606484fe180;  alias, 1 drivers
v0x56064847bd70_0 .net "i2", 0 0, L_0x5606484fe220;  alias, 1 drivers
v0x56064847be60_0 .net "o", 0 0, L_0x5606484fdb20;  alias, 1 drivers
S_0x56064847bf50 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064847a640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fdc20 .functor AND 1, L_0x5606484fdb20, L_0x5606484fe400, C4<1>, C4<1>;
L_0x5606484fdc90 .functor NOT 1, L_0x5606484fdc20, C4<0>, C4<0>, C4<0>;
L_0x5606484fdd00 .functor OR 1, L_0x5606484fdb20, L_0x5606484fe400, C4<0>, C4<0>;
L_0x5606484fde00 .functor AND 1, L_0x5606484fdc90, L_0x5606484fdd00, C4<1>, C4<1>;
v0x56064847c1d0_0 .net *"_ivl_0", 0 0, L_0x5606484fdc20;  1 drivers
v0x56064847c2d0_0 .net *"_ivl_2", 0 0, L_0x5606484fdc90;  1 drivers
v0x56064847c3b0_0 .net *"_ivl_4", 0 0, L_0x5606484fdd00;  1 drivers
v0x56064847c470_0 .net "i1", 0 0, L_0x5606484fdb20;  alias, 1 drivers
v0x56064847c560_0 .net "i2", 0 0, L_0x5606484fe400;  alias, 1 drivers
v0x56064847c650_0 .net "o", 0 0, L_0x5606484fde00;  alias, 1 drivers
S_0x56064847ce90 .scope generate, "genblk1[14]" "genblk1[14]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064847d090 .param/l "i" 0 7 12, +C4<01110>;
S_0x56064847d170 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064847ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064847f2a0_0 .net "a", 0 0, L_0x5606484fed70;  1 drivers
v0x56064847f390_0 .net "and1out", 0 0, L_0x5606484feab0;  1 drivers
v0x56064847f4a0_0 .net "and2out", 0 0, L_0x5606484feb20;  1 drivers
v0x56064847f590_0 .net "b", 0 0, L_0x5606484fef60;  1 drivers
v0x56064847f680_0 .net "c", 0 0, L_0x5606484ff000;  1 drivers
v0x56064847f7c0_0 .net "cout", 0 0, L_0x5606484feb90;  1 drivers
v0x56064847f860_0 .net "result", 0 0, L_0x5606484fe9f0;  1 drivers
v0x56064847f900_0 .net "xorout", 0 0, L_0x5606484fe710;  1 drivers
S_0x56064847d3d0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064847d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484feab0 .functor AND 1, L_0x5606484fed70, L_0x5606484fef60, C4<1>, C4<1>;
v0x56064847d640_0 .net "i1", 0 0, L_0x5606484fed70;  alias, 1 drivers
v0x56064847d720_0 .net "i2", 0 0, L_0x5606484fef60;  alias, 1 drivers
v0x56064847d7e0_0 .net "o", 0 0, L_0x5606484feab0;  alias, 1 drivers
S_0x56064847d900 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064847d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484feb20 .functor AND 1, L_0x5606484ff000, L_0x5606484fe710, C4<1>, C4<1>;
v0x56064847db30_0 .net "i1", 0 0, L_0x5606484ff000;  alias, 1 drivers
v0x56064847dc10_0 .net "i2", 0 0, L_0x5606484fe710;  alias, 1 drivers
v0x56064847dcd0_0 .net "o", 0 0, L_0x5606484feb20;  alias, 1 drivers
S_0x56064847ddf0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064847d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484feb90 .functor OR 1, L_0x5606484feab0, L_0x5606484feb20, C4<0>, C4<0>;
v0x56064847e020_0 .net "i1", 0 0, L_0x5606484feab0;  alias, 1 drivers
v0x56064847e0f0_0 .net "i2", 0 0, L_0x5606484feb20;  alias, 1 drivers
v0x56064847e1c0_0 .net "o", 0 0, L_0x5606484feb90;  alias, 1 drivers
S_0x56064847e2d0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064847d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fe4a0 .functor AND 1, L_0x5606484fed70, L_0x5606484fef60, C4<1>, C4<1>;
L_0x5606484fe510 .functor NOT 1, L_0x5606484fe4a0, C4<0>, C4<0>, C4<0>;
L_0x5606484fe580 .functor OR 1, L_0x5606484fed70, L_0x5606484fef60, C4<0>, C4<0>;
L_0x5606484fe710 .functor AND 1, L_0x5606484fe510, L_0x5606484fe580, C4<1>, C4<1>;
v0x56064847e500_0 .net *"_ivl_0", 0 0, L_0x5606484fe4a0;  1 drivers
v0x56064847e600_0 .net *"_ivl_2", 0 0, L_0x5606484fe510;  1 drivers
v0x56064847e6e0_0 .net *"_ivl_4", 0 0, L_0x5606484fe580;  1 drivers
v0x56064847e7d0_0 .net "i1", 0 0, L_0x5606484fed70;  alias, 1 drivers
v0x56064847e8a0_0 .net "i2", 0 0, L_0x5606484fef60;  alias, 1 drivers
v0x56064847e990_0 .net "o", 0 0, L_0x5606484fe710;  alias, 1 drivers
S_0x56064847ea80 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064847d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484fe810 .functor AND 1, L_0x5606484fe710, L_0x5606484ff000, C4<1>, C4<1>;
L_0x5606484fe880 .functor NOT 1, L_0x5606484fe810, C4<0>, C4<0>, C4<0>;
L_0x5606484fe8f0 .functor OR 1, L_0x5606484fe710, L_0x5606484ff000, C4<0>, C4<0>;
L_0x5606484fe9f0 .functor AND 1, L_0x5606484fe880, L_0x5606484fe8f0, C4<1>, C4<1>;
v0x56064847ed00_0 .net *"_ivl_0", 0 0, L_0x5606484fe810;  1 drivers
v0x56064847ee00_0 .net *"_ivl_2", 0 0, L_0x5606484fe880;  1 drivers
v0x56064847eee0_0 .net *"_ivl_4", 0 0, L_0x5606484fe8f0;  1 drivers
v0x56064847efa0_0 .net "i1", 0 0, L_0x5606484fe710;  alias, 1 drivers
v0x56064847f090_0 .net "i2", 0 0, L_0x5606484ff000;  alias, 1 drivers
v0x56064847f180_0 .net "o", 0 0, L_0x5606484fe9f0;  alias, 1 drivers
S_0x56064847f9c0 .scope generate, "genblk1[15]" "genblk1[15]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064847fcd0 .param/l "i" 0 7 12, +C4<01111>;
S_0x56064847fdb0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064847f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648481ee0_0 .net "a", 0 0, L_0x5606484ffad0;  1 drivers
v0x560648481fd0_0 .net "and1out", 0 0, L_0x5606484ff810;  1 drivers
v0x5606484820e0_0 .net "and2out", 0 0, L_0x5606484ff880;  1 drivers
v0x5606484821d0_0 .net "b", 0 0, L_0x5606484ffb70;  1 drivers
v0x5606484822c0_0 .net "c", 0 0, L_0x5606484ffd80;  1 drivers
v0x560648482400_0 .net "cout", 0 0, L_0x5606484ff8f0;  1 drivers
v0x5606484824a0_0 .net "result", 0 0, L_0x5606484ff750;  1 drivers
v0x560648482540_0 .net "xorout", 0 0, L_0x5606484ff470;  1 drivers
S_0x560648480010 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064847fdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ff810 .functor AND 1, L_0x5606484ffad0, L_0x5606484ffb70, C4<1>, C4<1>;
v0x560648480280_0 .net "i1", 0 0, L_0x5606484ffad0;  alias, 1 drivers
v0x560648480360_0 .net "i2", 0 0, L_0x5606484ffb70;  alias, 1 drivers
v0x560648480420_0 .net "o", 0 0, L_0x5606484ff810;  alias, 1 drivers
S_0x560648480540 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064847fdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ff880 .functor AND 1, L_0x5606484ffd80, L_0x5606484ff470, C4<1>, C4<1>;
v0x560648480770_0 .net "i1", 0 0, L_0x5606484ffd80;  alias, 1 drivers
v0x560648480850_0 .net "i2", 0 0, L_0x5606484ff470;  alias, 1 drivers
v0x560648480910_0 .net "o", 0 0, L_0x5606484ff880;  alias, 1 drivers
S_0x560648480a30 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064847fdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ff8f0 .functor OR 1, L_0x5606484ff810, L_0x5606484ff880, C4<0>, C4<0>;
v0x560648480c60_0 .net "i1", 0 0, L_0x5606484ff810;  alias, 1 drivers
v0x560648480d30_0 .net "i2", 0 0, L_0x5606484ff880;  alias, 1 drivers
v0x560648480e00_0 .net "o", 0 0, L_0x5606484ff8f0;  alias, 1 drivers
S_0x560648480f10 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064847fdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ff200 .functor AND 1, L_0x5606484ffad0, L_0x5606484ffb70, C4<1>, C4<1>;
L_0x5606484ff270 .functor NOT 1, L_0x5606484ff200, C4<0>, C4<0>, C4<0>;
L_0x5606484ff2e0 .functor OR 1, L_0x5606484ffad0, L_0x5606484ffb70, C4<0>, C4<0>;
L_0x5606484ff470 .functor AND 1, L_0x5606484ff270, L_0x5606484ff2e0, C4<1>, C4<1>;
v0x560648481140_0 .net *"_ivl_0", 0 0, L_0x5606484ff200;  1 drivers
v0x560648481240_0 .net *"_ivl_2", 0 0, L_0x5606484ff270;  1 drivers
v0x560648481320_0 .net *"_ivl_4", 0 0, L_0x5606484ff2e0;  1 drivers
v0x560648481410_0 .net "i1", 0 0, L_0x5606484ffad0;  alias, 1 drivers
v0x5606484814e0_0 .net "i2", 0 0, L_0x5606484ffb70;  alias, 1 drivers
v0x5606484815d0_0 .net "o", 0 0, L_0x5606484ff470;  alias, 1 drivers
S_0x5606484816c0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064847fdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ff570 .functor AND 1, L_0x5606484ff470, L_0x5606484ffd80, C4<1>, C4<1>;
L_0x5606484ff5e0 .functor NOT 1, L_0x5606484ff570, C4<0>, C4<0>, C4<0>;
L_0x5606484ff650 .functor OR 1, L_0x5606484ff470, L_0x5606484ffd80, C4<0>, C4<0>;
L_0x5606484ff750 .functor AND 1, L_0x5606484ff5e0, L_0x5606484ff650, C4<1>, C4<1>;
v0x560648481940_0 .net *"_ivl_0", 0 0, L_0x5606484ff570;  1 drivers
v0x560648481a40_0 .net *"_ivl_2", 0 0, L_0x5606484ff5e0;  1 drivers
v0x560648481b20_0 .net *"_ivl_4", 0 0, L_0x5606484ff650;  1 drivers
v0x560648481be0_0 .net "i1", 0 0, L_0x5606484ff470;  alias, 1 drivers
v0x560648481cd0_0 .net "i2", 0 0, L_0x5606484ffd80;  alias, 1 drivers
v0x560648481dc0_0 .net "o", 0 0, L_0x5606484ff750;  alias, 1 drivers
S_0x560648482600 .scope generate, "genblk1[16]" "genblk1[16]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648482800 .param/l "i" 0 7 12, +C4<010000>;
S_0x5606484828e0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648482600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648484a10_0 .net "a", 0 0, L_0x5606485006f0;  1 drivers
v0x560648484b00_0 .net "and1out", 0 0, L_0x560648500430;  1 drivers
v0x560648484c10_0 .net "and2out", 0 0, L_0x5606485004a0;  1 drivers
v0x560648484d00_0 .net "b", 0 0, L_0x560648500910;  1 drivers
v0x560648484df0_0 .net "c", 0 0, L_0x5606485009b0;  1 drivers
v0x560648484f30_0 .net "cout", 0 0, L_0x560648500510;  1 drivers
v0x560648484fd0_0 .net "result", 0 0, L_0x560648500370;  1 drivers
v0x560648485070_0 .net "xorout", 0 0, L_0x560648500090;  1 drivers
S_0x560648482b40 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484828e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648500430 .functor AND 1, L_0x5606485006f0, L_0x560648500910, C4<1>, C4<1>;
v0x560648482db0_0 .net "i1", 0 0, L_0x5606485006f0;  alias, 1 drivers
v0x560648482e90_0 .net "i2", 0 0, L_0x560648500910;  alias, 1 drivers
v0x560648482f50_0 .net "o", 0 0, L_0x560648500430;  alias, 1 drivers
S_0x560648483070 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484828e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485004a0 .functor AND 1, L_0x5606485009b0, L_0x560648500090, C4<1>, C4<1>;
v0x5606484832a0_0 .net "i1", 0 0, L_0x5606485009b0;  alias, 1 drivers
v0x560648483380_0 .net "i2", 0 0, L_0x560648500090;  alias, 1 drivers
v0x560648483440_0 .net "o", 0 0, L_0x5606485004a0;  alias, 1 drivers
S_0x560648483560 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484828e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648500510 .functor OR 1, L_0x560648500430, L_0x5606485004a0, C4<0>, C4<0>;
v0x560648483790_0 .net "i1", 0 0, L_0x560648500430;  alias, 1 drivers
v0x560648483860_0 .net "i2", 0 0, L_0x5606485004a0;  alias, 1 drivers
v0x560648483930_0 .net "o", 0 0, L_0x560648500510;  alias, 1 drivers
S_0x560648483a40 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484828e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ffe20 .functor AND 1, L_0x5606485006f0, L_0x560648500910, C4<1>, C4<1>;
L_0x5606484ffe90 .functor NOT 1, L_0x5606484ffe20, C4<0>, C4<0>, C4<0>;
L_0x5606484fff00 .functor OR 1, L_0x5606485006f0, L_0x560648500910, C4<0>, C4<0>;
L_0x560648500090 .functor AND 1, L_0x5606484ffe90, L_0x5606484fff00, C4<1>, C4<1>;
v0x560648483c70_0 .net *"_ivl_0", 0 0, L_0x5606484ffe20;  1 drivers
v0x560648483d70_0 .net *"_ivl_2", 0 0, L_0x5606484ffe90;  1 drivers
v0x560648483e50_0 .net *"_ivl_4", 0 0, L_0x5606484fff00;  1 drivers
v0x560648483f40_0 .net "i1", 0 0, L_0x5606485006f0;  alias, 1 drivers
v0x560648484010_0 .net "i2", 0 0, L_0x560648500910;  alias, 1 drivers
v0x560648484100_0 .net "o", 0 0, L_0x560648500090;  alias, 1 drivers
S_0x5606484841f0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484828e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648500190 .functor AND 1, L_0x560648500090, L_0x5606485009b0, C4<1>, C4<1>;
L_0x560648500200 .functor NOT 1, L_0x560648500190, C4<0>, C4<0>, C4<0>;
L_0x560648500270 .functor OR 1, L_0x560648500090, L_0x5606485009b0, C4<0>, C4<0>;
L_0x560648500370 .functor AND 1, L_0x560648500200, L_0x560648500270, C4<1>, C4<1>;
v0x560648484470_0 .net *"_ivl_0", 0 0, L_0x560648500190;  1 drivers
v0x560648484570_0 .net *"_ivl_2", 0 0, L_0x560648500200;  1 drivers
v0x560648484650_0 .net *"_ivl_4", 0 0, L_0x560648500270;  1 drivers
v0x560648484710_0 .net "i1", 0 0, L_0x560648500090;  alias, 1 drivers
v0x560648484800_0 .net "i2", 0 0, L_0x5606485009b0;  alias, 1 drivers
v0x5606484848f0_0 .net "o", 0 0, L_0x560648500370;  alias, 1 drivers
S_0x560648485130 .scope generate, "genblk1[17]" "genblk1[17]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648485330 .param/l "i" 0 7 12, +C4<010001>;
S_0x560648485410 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648485130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648487540_0 .net "a", 0 0, L_0x5606485016c0;  1 drivers
v0x560648487630_0 .net "and1out", 0 0, L_0x560648501400;  1 drivers
v0x560648487740_0 .net "and2out", 0 0, L_0x560648501470;  1 drivers
v0x560648487830_0 .net "b", 0 0, L_0x560648501760;  1 drivers
v0x560648487920_0 .net "c", 0 0, L_0x5606485019a0;  1 drivers
v0x560648487a60_0 .net "cout", 0 0, L_0x5606485014e0;  1 drivers
v0x560648487b00_0 .net "result", 0 0, L_0x560648501340;  1 drivers
v0x560648487ba0_0 .net "xorout", 0 0, L_0x560648501060;  1 drivers
S_0x560648485670 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x560648485410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648501400 .functor AND 1, L_0x5606485016c0, L_0x560648501760, C4<1>, C4<1>;
v0x5606484858e0_0 .net "i1", 0 0, L_0x5606485016c0;  alias, 1 drivers
v0x5606484859c0_0 .net "i2", 0 0, L_0x560648501760;  alias, 1 drivers
v0x560648485a80_0 .net "o", 0 0, L_0x560648501400;  alias, 1 drivers
S_0x560648485ba0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x560648485410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648501470 .functor AND 1, L_0x5606485019a0, L_0x560648501060, C4<1>, C4<1>;
v0x560648485dd0_0 .net "i1", 0 0, L_0x5606485019a0;  alias, 1 drivers
v0x560648485eb0_0 .net "i2", 0 0, L_0x560648501060;  alias, 1 drivers
v0x560648485f70_0 .net "o", 0 0, L_0x560648501470;  alias, 1 drivers
S_0x560648486090 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x560648485410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485014e0 .functor OR 1, L_0x560648501400, L_0x560648501470, C4<0>, C4<0>;
v0x5606484862c0_0 .net "i1", 0 0, L_0x560648501400;  alias, 1 drivers
v0x560648486390_0 .net "i2", 0 0, L_0x560648501470;  alias, 1 drivers
v0x560648486460_0 .net "o", 0 0, L_0x5606485014e0;  alias, 1 drivers
S_0x560648486570 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x560648485410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648500df0 .functor AND 1, L_0x5606485016c0, L_0x560648501760, C4<1>, C4<1>;
L_0x560648500e60 .functor NOT 1, L_0x560648500df0, C4<0>, C4<0>, C4<0>;
L_0x560648500ed0 .functor OR 1, L_0x5606485016c0, L_0x560648501760, C4<0>, C4<0>;
L_0x560648501060 .functor AND 1, L_0x560648500e60, L_0x560648500ed0, C4<1>, C4<1>;
v0x5606484867a0_0 .net *"_ivl_0", 0 0, L_0x560648500df0;  1 drivers
v0x5606484868a0_0 .net *"_ivl_2", 0 0, L_0x560648500e60;  1 drivers
v0x560648486980_0 .net *"_ivl_4", 0 0, L_0x560648500ed0;  1 drivers
v0x560648486a70_0 .net "i1", 0 0, L_0x5606485016c0;  alias, 1 drivers
v0x560648486b40_0 .net "i2", 0 0, L_0x560648501760;  alias, 1 drivers
v0x560648486c30_0 .net "o", 0 0, L_0x560648501060;  alias, 1 drivers
S_0x560648486d20 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x560648485410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648501160 .functor AND 1, L_0x560648501060, L_0x5606485019a0, C4<1>, C4<1>;
L_0x5606485011d0 .functor NOT 1, L_0x560648501160, C4<0>, C4<0>, C4<0>;
L_0x560648501240 .functor OR 1, L_0x560648501060, L_0x5606485019a0, C4<0>, C4<0>;
L_0x560648501340 .functor AND 1, L_0x5606485011d0, L_0x560648501240, C4<1>, C4<1>;
v0x560648486fa0_0 .net *"_ivl_0", 0 0, L_0x560648501160;  1 drivers
v0x5606484870a0_0 .net *"_ivl_2", 0 0, L_0x5606485011d0;  1 drivers
v0x560648487180_0 .net *"_ivl_4", 0 0, L_0x560648501240;  1 drivers
v0x560648487240_0 .net "i1", 0 0, L_0x560648501060;  alias, 1 drivers
v0x560648487330_0 .net "i2", 0 0, L_0x5606485019a0;  alias, 1 drivers
v0x560648487420_0 .net "o", 0 0, L_0x560648501340;  alias, 1 drivers
S_0x560648487c60 .scope generate, "genblk1[18]" "genblk1[18]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648487e60 .param/l "i" 0 7 12, +C4<010010>;
S_0x560648487f40 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648487c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064848a070_0 .net "a", 0 0, L_0x560648502310;  1 drivers
v0x56064848a160_0 .net "and1out", 0 0, L_0x560648502050;  1 drivers
v0x56064848a270_0 .net "and2out", 0 0, L_0x5606485020c0;  1 drivers
v0x56064848a360_0 .net "b", 0 0, L_0x560648502560;  1 drivers
v0x56064848a450_0 .net "c", 0 0, L_0x560648502600;  1 drivers
v0x56064848a590_0 .net "cout", 0 0, L_0x560648502130;  1 drivers
v0x56064848a630_0 .net "result", 0 0, L_0x560648501f90;  1 drivers
v0x56064848a6d0_0 .net "xorout", 0 0, L_0x560648501cb0;  1 drivers
S_0x5606484881a0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x560648487f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648502050 .functor AND 1, L_0x560648502310, L_0x560648502560, C4<1>, C4<1>;
v0x560648488410_0 .net "i1", 0 0, L_0x560648502310;  alias, 1 drivers
v0x5606484884f0_0 .net "i2", 0 0, L_0x560648502560;  alias, 1 drivers
v0x5606484885b0_0 .net "o", 0 0, L_0x560648502050;  alias, 1 drivers
S_0x5606484886d0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x560648487f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485020c0 .functor AND 1, L_0x560648502600, L_0x560648501cb0, C4<1>, C4<1>;
v0x560648488900_0 .net "i1", 0 0, L_0x560648502600;  alias, 1 drivers
v0x5606484889e0_0 .net "i2", 0 0, L_0x560648501cb0;  alias, 1 drivers
v0x560648488aa0_0 .net "o", 0 0, L_0x5606485020c0;  alias, 1 drivers
S_0x560648488bc0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x560648487f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648502130 .functor OR 1, L_0x560648502050, L_0x5606485020c0, C4<0>, C4<0>;
v0x560648488df0_0 .net "i1", 0 0, L_0x560648502050;  alias, 1 drivers
v0x560648488ec0_0 .net "i2", 0 0, L_0x5606485020c0;  alias, 1 drivers
v0x560648488f90_0 .net "o", 0 0, L_0x560648502130;  alias, 1 drivers
S_0x5606484890a0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x560648487f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648501a40 .functor AND 1, L_0x560648502310, L_0x560648502560, C4<1>, C4<1>;
L_0x560648501ab0 .functor NOT 1, L_0x560648501a40, C4<0>, C4<0>, C4<0>;
L_0x560648501b20 .functor OR 1, L_0x560648502310, L_0x560648502560, C4<0>, C4<0>;
L_0x560648501cb0 .functor AND 1, L_0x560648501ab0, L_0x560648501b20, C4<1>, C4<1>;
v0x5606484892d0_0 .net *"_ivl_0", 0 0, L_0x560648501a40;  1 drivers
v0x5606484893d0_0 .net *"_ivl_2", 0 0, L_0x560648501ab0;  1 drivers
v0x5606484894b0_0 .net *"_ivl_4", 0 0, L_0x560648501b20;  1 drivers
v0x5606484895a0_0 .net "i1", 0 0, L_0x560648502310;  alias, 1 drivers
v0x560648489670_0 .net "i2", 0 0, L_0x560648502560;  alias, 1 drivers
v0x560648489760_0 .net "o", 0 0, L_0x560648501cb0;  alias, 1 drivers
S_0x560648489850 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x560648487f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648501db0 .functor AND 1, L_0x560648501cb0, L_0x560648502600, C4<1>, C4<1>;
L_0x560648501e20 .functor NOT 1, L_0x560648501db0, C4<0>, C4<0>, C4<0>;
L_0x560648501e90 .functor OR 1, L_0x560648501cb0, L_0x560648502600, C4<0>, C4<0>;
L_0x560648501f90 .functor AND 1, L_0x560648501e20, L_0x560648501e90, C4<1>, C4<1>;
v0x560648489ad0_0 .net *"_ivl_0", 0 0, L_0x560648501db0;  1 drivers
v0x560648489bd0_0 .net *"_ivl_2", 0 0, L_0x560648501e20;  1 drivers
v0x560648489cb0_0 .net *"_ivl_4", 0 0, L_0x560648501e90;  1 drivers
v0x560648489d70_0 .net "i1", 0 0, L_0x560648501cb0;  alias, 1 drivers
v0x560648489e60_0 .net "i2", 0 0, L_0x560648502600;  alias, 1 drivers
v0x560648489f50_0 .net "o", 0 0, L_0x560648501f90;  alias, 1 drivers
S_0x56064848a790 .scope generate, "genblk1[19]" "genblk1[19]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064848a990 .param/l "i" 0 7 12, +C4<010011>;
S_0x56064848aa70 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064848a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064848cba0_0 .net "a", 0 0, L_0x560648503150;  1 drivers
v0x56064848cc90_0 .net "and1out", 0 0, L_0x560648502e70;  1 drivers
v0x56064848cda0_0 .net "and2out", 0 0, L_0x560648502ee0;  1 drivers
v0x56064848ce90_0 .net "b", 0 0, L_0x5606485031f0;  1 drivers
v0x56064848cf80_0 .net "c", 0 0, L_0x560648503460;  1 drivers
v0x56064848d0c0_0 .net "cout", 0 0, L_0x560648502f50;  1 drivers
v0x56064848d160_0 .net "result", 0 0, L_0x560648502db0;  1 drivers
v0x56064848d200_0 .net "xorout", 0 0, L_0x560648502ad0;  1 drivers
S_0x56064848acd0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064848aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648502e70 .functor AND 1, L_0x560648503150, L_0x5606485031f0, C4<1>, C4<1>;
v0x56064848af40_0 .net "i1", 0 0, L_0x560648503150;  alias, 1 drivers
v0x56064848b020_0 .net "i2", 0 0, L_0x5606485031f0;  alias, 1 drivers
v0x56064848b0e0_0 .net "o", 0 0, L_0x560648502e70;  alias, 1 drivers
S_0x56064848b200 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064848aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648502ee0 .functor AND 1, L_0x560648503460, L_0x560648502ad0, C4<1>, C4<1>;
v0x56064848b430_0 .net "i1", 0 0, L_0x560648503460;  alias, 1 drivers
v0x56064848b510_0 .net "i2", 0 0, L_0x560648502ad0;  alias, 1 drivers
v0x56064848b5d0_0 .net "o", 0 0, L_0x560648502ee0;  alias, 1 drivers
S_0x56064848b6f0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064848aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648502f50 .functor OR 1, L_0x560648502e70, L_0x560648502ee0, C4<0>, C4<0>;
v0x56064848b920_0 .net "i1", 0 0, L_0x560648502e70;  alias, 1 drivers
v0x56064848b9f0_0 .net "i2", 0 0, L_0x560648502ee0;  alias, 1 drivers
v0x56064848bac0_0 .net "o", 0 0, L_0x560648502f50;  alias, 1 drivers
S_0x56064848bbd0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064848aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648502860 .functor AND 1, L_0x560648503150, L_0x5606485031f0, C4<1>, C4<1>;
L_0x5606485028d0 .functor NOT 1, L_0x560648502860, C4<0>, C4<0>, C4<0>;
L_0x560648502940 .functor OR 1, L_0x560648503150, L_0x5606485031f0, C4<0>, C4<0>;
L_0x560648502ad0 .functor AND 1, L_0x5606485028d0, L_0x560648502940, C4<1>, C4<1>;
v0x56064848be00_0 .net *"_ivl_0", 0 0, L_0x560648502860;  1 drivers
v0x56064848bf00_0 .net *"_ivl_2", 0 0, L_0x5606485028d0;  1 drivers
v0x56064848bfe0_0 .net *"_ivl_4", 0 0, L_0x560648502940;  1 drivers
v0x56064848c0d0_0 .net "i1", 0 0, L_0x560648503150;  alias, 1 drivers
v0x56064848c1a0_0 .net "i2", 0 0, L_0x5606485031f0;  alias, 1 drivers
v0x56064848c290_0 .net "o", 0 0, L_0x560648502ad0;  alias, 1 drivers
S_0x56064848c380 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064848aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648502bd0 .functor AND 1, L_0x560648502ad0, L_0x560648503460, C4<1>, C4<1>;
L_0x560648502c40 .functor NOT 1, L_0x560648502bd0, C4<0>, C4<0>, C4<0>;
L_0x560648502cb0 .functor OR 1, L_0x560648502ad0, L_0x560648503460, C4<0>, C4<0>;
L_0x560648502db0 .functor AND 1, L_0x560648502c40, L_0x560648502cb0, C4<1>, C4<1>;
v0x56064848c600_0 .net *"_ivl_0", 0 0, L_0x560648502bd0;  1 drivers
v0x56064848c700_0 .net *"_ivl_2", 0 0, L_0x560648502c40;  1 drivers
v0x56064848c7e0_0 .net *"_ivl_4", 0 0, L_0x560648502cb0;  1 drivers
v0x56064848c8a0_0 .net "i1", 0 0, L_0x560648502ad0;  alias, 1 drivers
v0x56064848c990_0 .net "i2", 0 0, L_0x560648503460;  alias, 1 drivers
v0x56064848ca80_0 .net "o", 0 0, L_0x560648502db0;  alias, 1 drivers
S_0x56064848d2c0 .scope generate, "genblk1[20]" "genblk1[20]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064848d4c0 .param/l "i" 0 7 12, +C4<010100>;
S_0x56064848d5a0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064848d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064848f6d0_0 .net "a", 0 0, L_0x560648503ed0;  1 drivers
v0x56064848f7c0_0 .net "and1out", 0 0, L_0x560648503b70;  1 drivers
v0x56064848f8d0_0 .net "and2out", 0 0, L_0x560648503c00;  1 drivers
v0x56064848f9c0_0 .net "b", 0 0, L_0x560648504150;  1 drivers
v0x56064848fab0_0 .net "c", 0 0, L_0x5606485041f0;  1 drivers
v0x56064848fbf0_0 .net "cout", 0 0, L_0x560648503cb0;  1 drivers
v0x56064848fc90_0 .net "result", 0 0, L_0x560648503ab0;  1 drivers
v0x56064848fd30_0 .net "xorout", 0 0, L_0x5606485037b0;  1 drivers
S_0x56064848d800 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064848d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648503b70 .functor AND 1, L_0x560648503ed0, L_0x560648504150, C4<1>, C4<1>;
v0x56064848da70_0 .net "i1", 0 0, L_0x560648503ed0;  alias, 1 drivers
v0x56064848db50_0 .net "i2", 0 0, L_0x560648504150;  alias, 1 drivers
v0x56064848dc10_0 .net "o", 0 0, L_0x560648503b70;  alias, 1 drivers
S_0x56064848dd30 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064848d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648503c00 .functor AND 1, L_0x5606485041f0, L_0x5606485037b0, C4<1>, C4<1>;
v0x56064848df60_0 .net "i1", 0 0, L_0x5606485041f0;  alias, 1 drivers
v0x56064848e040_0 .net "i2", 0 0, L_0x5606485037b0;  alias, 1 drivers
v0x56064848e100_0 .net "o", 0 0, L_0x560648503c00;  alias, 1 drivers
S_0x56064848e220 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064848d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648503cb0 .functor OR 1, L_0x560648503b70, L_0x560648503c00, C4<0>, C4<0>;
v0x56064848e450_0 .net "i1", 0 0, L_0x560648503b70;  alias, 1 drivers
v0x56064848e520_0 .net "i2", 0 0, L_0x560648503c00;  alias, 1 drivers
v0x56064848e5f0_0 .net "o", 0 0, L_0x560648503cb0;  alias, 1 drivers
S_0x56064848e700 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064848d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648503500 .functor AND 1, L_0x560648503ed0, L_0x560648504150, C4<1>, C4<1>;
L_0x560648503590 .functor NOT 1, L_0x560648503500, C4<0>, C4<0>, C4<0>;
L_0x560648503620 .functor OR 1, L_0x560648503ed0, L_0x560648504150, C4<0>, C4<0>;
L_0x5606485037b0 .functor AND 1, L_0x560648503590, L_0x560648503620, C4<1>, C4<1>;
v0x56064848e930_0 .net *"_ivl_0", 0 0, L_0x560648503500;  1 drivers
v0x56064848ea30_0 .net *"_ivl_2", 0 0, L_0x560648503590;  1 drivers
v0x56064848eb10_0 .net *"_ivl_4", 0 0, L_0x560648503620;  1 drivers
v0x56064848ec00_0 .net "i1", 0 0, L_0x560648503ed0;  alias, 1 drivers
v0x56064848ecd0_0 .net "i2", 0 0, L_0x560648504150;  alias, 1 drivers
v0x56064848edc0_0 .net "o", 0 0, L_0x5606485037b0;  alias, 1 drivers
S_0x56064848eeb0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064848d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485038b0 .functor AND 1, L_0x5606485037b0, L_0x5606485041f0, C4<1>, C4<1>;
L_0x560648503920 .functor NOT 1, L_0x5606485038b0, C4<0>, C4<0>, C4<0>;
L_0x5606485039b0 .functor OR 1, L_0x5606485037b0, L_0x5606485041f0, C4<0>, C4<0>;
L_0x560648503ab0 .functor AND 1, L_0x560648503920, L_0x5606485039b0, C4<1>, C4<1>;
v0x56064848f130_0 .net *"_ivl_0", 0 0, L_0x5606485038b0;  1 drivers
v0x56064848f230_0 .net *"_ivl_2", 0 0, L_0x560648503920;  1 drivers
v0x56064848f310_0 .net *"_ivl_4", 0 0, L_0x5606485039b0;  1 drivers
v0x56064848f3d0_0 .net "i1", 0 0, L_0x5606485037b0;  alias, 1 drivers
v0x56064848f4c0_0 .net "i2", 0 0, L_0x5606485041f0;  alias, 1 drivers
v0x56064848f5b0_0 .net "o", 0 0, L_0x560648503ab0;  alias, 1 drivers
S_0x56064848fdf0 .scope generate, "genblk1[21]" "genblk1[21]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064848fff0 .param/l "i" 0 7 12, +C4<010101>;
S_0x5606484900d0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064848fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648492200_0 .net "a", 0 0, L_0x560648504e50;  1 drivers
v0x5606484922f0_0 .net "and1out", 0 0, L_0x560648504af0;  1 drivers
v0x560648492400_0 .net "and2out", 0 0, L_0x560648504b80;  1 drivers
v0x5606484924f0_0 .net "b", 0 0, L_0x560648504ef0;  1 drivers
v0x5606484925e0_0 .net "c", 0 0, L_0x560648505190;  1 drivers
v0x560648492720_0 .net "cout", 0 0, L_0x560648504c30;  1 drivers
v0x5606484927c0_0 .net "result", 0 0, L_0x560648504a30;  1 drivers
v0x560648492860_0 .net "xorout", 0 0, L_0x560648504730;  1 drivers
S_0x560648490330 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484900d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648504af0 .functor AND 1, L_0x560648504e50, L_0x560648504ef0, C4<1>, C4<1>;
v0x5606484905a0_0 .net "i1", 0 0, L_0x560648504e50;  alias, 1 drivers
v0x560648490680_0 .net "i2", 0 0, L_0x560648504ef0;  alias, 1 drivers
v0x560648490740_0 .net "o", 0 0, L_0x560648504af0;  alias, 1 drivers
S_0x560648490860 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484900d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648504b80 .functor AND 1, L_0x560648505190, L_0x560648504730, C4<1>, C4<1>;
v0x560648490a90_0 .net "i1", 0 0, L_0x560648505190;  alias, 1 drivers
v0x560648490b70_0 .net "i2", 0 0, L_0x560648504730;  alias, 1 drivers
v0x560648490c30_0 .net "o", 0 0, L_0x560648504b80;  alias, 1 drivers
S_0x560648490d50 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484900d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648504c30 .functor OR 1, L_0x560648504af0, L_0x560648504b80, C4<0>, C4<0>;
v0x560648490f80_0 .net "i1", 0 0, L_0x560648504af0;  alias, 1 drivers
v0x560648491050_0 .net "i2", 0 0, L_0x560648504b80;  alias, 1 drivers
v0x560648491120_0 .net "o", 0 0, L_0x560648504c30;  alias, 1 drivers
S_0x560648491230 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484900d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648504480 .functor AND 1, L_0x560648504e50, L_0x560648504ef0, C4<1>, C4<1>;
L_0x560648504510 .functor NOT 1, L_0x560648504480, C4<0>, C4<0>, C4<0>;
L_0x5606485045a0 .functor OR 1, L_0x560648504e50, L_0x560648504ef0, C4<0>, C4<0>;
L_0x560648504730 .functor AND 1, L_0x560648504510, L_0x5606485045a0, C4<1>, C4<1>;
v0x560648491460_0 .net *"_ivl_0", 0 0, L_0x560648504480;  1 drivers
v0x560648491560_0 .net *"_ivl_2", 0 0, L_0x560648504510;  1 drivers
v0x560648491640_0 .net *"_ivl_4", 0 0, L_0x5606485045a0;  1 drivers
v0x560648491730_0 .net "i1", 0 0, L_0x560648504e50;  alias, 1 drivers
v0x560648491800_0 .net "i2", 0 0, L_0x560648504ef0;  alias, 1 drivers
v0x5606484918f0_0 .net "o", 0 0, L_0x560648504730;  alias, 1 drivers
S_0x5606484919e0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484900d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648504830 .functor AND 1, L_0x560648504730, L_0x560648505190, C4<1>, C4<1>;
L_0x5606485048a0 .functor NOT 1, L_0x560648504830, C4<0>, C4<0>, C4<0>;
L_0x560648504930 .functor OR 1, L_0x560648504730, L_0x560648505190, C4<0>, C4<0>;
L_0x560648504a30 .functor AND 1, L_0x5606485048a0, L_0x560648504930, C4<1>, C4<1>;
v0x560648491c60_0 .net *"_ivl_0", 0 0, L_0x560648504830;  1 drivers
v0x560648491d60_0 .net *"_ivl_2", 0 0, L_0x5606485048a0;  1 drivers
v0x560648491e40_0 .net *"_ivl_4", 0 0, L_0x560648504930;  1 drivers
v0x560648491f00_0 .net "i1", 0 0, L_0x560648504730;  alias, 1 drivers
v0x560648491ff0_0 .net "i2", 0 0, L_0x560648505190;  alias, 1 drivers
v0x5606484920e0_0 .net "o", 0 0, L_0x560648504a30;  alias, 1 drivers
S_0x560648492920 .scope generate, "genblk1[22]" "genblk1[22]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648492b20 .param/l "i" 0 7 12, +C4<010110>;
S_0x560648492c00 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648492920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648494d30_0 .net "a", 0 0, L_0x560648505b00;  1 drivers
v0x560648494e20_0 .net "and1out", 0 0, L_0x560648505840;  1 drivers
v0x560648494f30_0 .net "and2out", 0 0, L_0x5606485058b0;  1 drivers
v0x560648495020_0 .net "b", 0 0, L_0x560648505db0;  1 drivers
v0x560648495110_0 .net "c", 0 0, L_0x560648505e50;  1 drivers
v0x560648495250_0 .net "cout", 0 0, L_0x560648505920;  1 drivers
v0x5606484952f0_0 .net "result", 0 0, L_0x560648505780;  1 drivers
v0x560648495390_0 .net "xorout", 0 0, L_0x5606485054a0;  1 drivers
S_0x560648492e60 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x560648492c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648505840 .functor AND 1, L_0x560648505b00, L_0x560648505db0, C4<1>, C4<1>;
v0x5606484930d0_0 .net "i1", 0 0, L_0x560648505b00;  alias, 1 drivers
v0x5606484931b0_0 .net "i2", 0 0, L_0x560648505db0;  alias, 1 drivers
v0x560648493270_0 .net "o", 0 0, L_0x560648505840;  alias, 1 drivers
S_0x560648493390 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x560648492c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485058b0 .functor AND 1, L_0x560648505e50, L_0x5606485054a0, C4<1>, C4<1>;
v0x5606484935c0_0 .net "i1", 0 0, L_0x560648505e50;  alias, 1 drivers
v0x5606484936a0_0 .net "i2", 0 0, L_0x5606485054a0;  alias, 1 drivers
v0x560648493760_0 .net "o", 0 0, L_0x5606485058b0;  alias, 1 drivers
S_0x560648493880 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x560648492c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648505920 .functor OR 1, L_0x560648505840, L_0x5606485058b0, C4<0>, C4<0>;
v0x560648493ab0_0 .net "i1", 0 0, L_0x560648505840;  alias, 1 drivers
v0x560648493b80_0 .net "i2", 0 0, L_0x5606485058b0;  alias, 1 drivers
v0x560648493c50_0 .net "o", 0 0, L_0x560648505920;  alias, 1 drivers
S_0x560648493d60 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x560648492c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648505230 .functor AND 1, L_0x560648505b00, L_0x560648505db0, C4<1>, C4<1>;
L_0x5606485052a0 .functor NOT 1, L_0x560648505230, C4<0>, C4<0>, C4<0>;
L_0x560648505310 .functor OR 1, L_0x560648505b00, L_0x560648505db0, C4<0>, C4<0>;
L_0x5606485054a0 .functor AND 1, L_0x5606485052a0, L_0x560648505310, C4<1>, C4<1>;
v0x560648493f90_0 .net *"_ivl_0", 0 0, L_0x560648505230;  1 drivers
v0x560648494090_0 .net *"_ivl_2", 0 0, L_0x5606485052a0;  1 drivers
v0x560648494170_0 .net *"_ivl_4", 0 0, L_0x560648505310;  1 drivers
v0x560648494260_0 .net "i1", 0 0, L_0x560648505b00;  alias, 1 drivers
v0x560648494330_0 .net "i2", 0 0, L_0x560648505db0;  alias, 1 drivers
v0x560648494420_0 .net "o", 0 0, L_0x5606485054a0;  alias, 1 drivers
S_0x560648494510 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x560648492c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485055a0 .functor AND 1, L_0x5606485054a0, L_0x560648505e50, C4<1>, C4<1>;
L_0x560648505610 .functor NOT 1, L_0x5606485055a0, C4<0>, C4<0>, C4<0>;
L_0x560648505680 .functor OR 1, L_0x5606485054a0, L_0x560648505e50, C4<0>, C4<0>;
L_0x560648505780 .functor AND 1, L_0x560648505610, L_0x560648505680, C4<1>, C4<1>;
v0x560648494790_0 .net *"_ivl_0", 0 0, L_0x5606485055a0;  1 drivers
v0x560648494890_0 .net *"_ivl_2", 0 0, L_0x560648505610;  1 drivers
v0x560648494970_0 .net *"_ivl_4", 0 0, L_0x560648505680;  1 drivers
v0x560648494a30_0 .net "i1", 0 0, L_0x5606485054a0;  alias, 1 drivers
v0x560648494b20_0 .net "i2", 0 0, L_0x560648505e50;  alias, 1 drivers
v0x560648494c10_0 .net "o", 0 0, L_0x560648505780;  alias, 1 drivers
S_0x560648495450 .scope generate, "genblk1[23]" "genblk1[23]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648495650 .param/l "i" 0 7 12, +C4<010111>;
S_0x560648495730 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648495450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x560648497860_0 .net "a", 0 0, L_0x5606485069e0;  1 drivers
v0x560648497950_0 .net "and1out", 0 0, L_0x560648506720;  1 drivers
v0x560648497a60_0 .net "and2out", 0 0, L_0x560648506790;  1 drivers
v0x560648497b50_0 .net "b", 0 0, L_0x560648506a80;  1 drivers
v0x560648497c40_0 .net "c", 0 0, L_0x560648506d50;  1 drivers
v0x560648497d80_0 .net "cout", 0 0, L_0x560648506800;  1 drivers
v0x560648497e20_0 .net "result", 0 0, L_0x560648506660;  1 drivers
v0x560648497ec0_0 .net "xorout", 0 0, L_0x560648506380;  1 drivers
S_0x560648495990 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x560648495730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648506720 .functor AND 1, L_0x5606485069e0, L_0x560648506a80, C4<1>, C4<1>;
v0x560648495c00_0 .net "i1", 0 0, L_0x5606485069e0;  alias, 1 drivers
v0x560648495ce0_0 .net "i2", 0 0, L_0x560648506a80;  alias, 1 drivers
v0x560648495da0_0 .net "o", 0 0, L_0x560648506720;  alias, 1 drivers
S_0x560648495ec0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x560648495730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648506790 .functor AND 1, L_0x560648506d50, L_0x560648506380, C4<1>, C4<1>;
v0x5606484960f0_0 .net "i1", 0 0, L_0x560648506d50;  alias, 1 drivers
v0x5606484961d0_0 .net "i2", 0 0, L_0x560648506380;  alias, 1 drivers
v0x560648496290_0 .net "o", 0 0, L_0x560648506790;  alias, 1 drivers
S_0x5606484963b0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x560648495730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648506800 .functor OR 1, L_0x560648506720, L_0x560648506790, C4<0>, C4<0>;
v0x5606484965e0_0 .net "i1", 0 0, L_0x560648506720;  alias, 1 drivers
v0x5606484966b0_0 .net "i2", 0 0, L_0x560648506790;  alias, 1 drivers
v0x560648496780_0 .net "o", 0 0, L_0x560648506800;  alias, 1 drivers
S_0x560648496890 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x560648495730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648506110 .functor AND 1, L_0x5606485069e0, L_0x560648506a80, C4<1>, C4<1>;
L_0x560648506180 .functor NOT 1, L_0x560648506110, C4<0>, C4<0>, C4<0>;
L_0x5606485061f0 .functor OR 1, L_0x5606485069e0, L_0x560648506a80, C4<0>, C4<0>;
L_0x560648506380 .functor AND 1, L_0x560648506180, L_0x5606485061f0, C4<1>, C4<1>;
v0x560648496ac0_0 .net *"_ivl_0", 0 0, L_0x560648506110;  1 drivers
v0x560648496bc0_0 .net *"_ivl_2", 0 0, L_0x560648506180;  1 drivers
v0x560648496ca0_0 .net *"_ivl_4", 0 0, L_0x5606485061f0;  1 drivers
v0x560648496d90_0 .net "i1", 0 0, L_0x5606485069e0;  alias, 1 drivers
v0x560648496e60_0 .net "i2", 0 0, L_0x560648506a80;  alias, 1 drivers
v0x560648496f50_0 .net "o", 0 0, L_0x560648506380;  alias, 1 drivers
S_0x560648497040 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x560648495730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648506480 .functor AND 1, L_0x560648506380, L_0x560648506d50, C4<1>, C4<1>;
L_0x5606485064f0 .functor NOT 1, L_0x560648506480, C4<0>, C4<0>, C4<0>;
L_0x560648506560 .functor OR 1, L_0x560648506380, L_0x560648506d50, C4<0>, C4<0>;
L_0x560648506660 .functor AND 1, L_0x5606485064f0, L_0x560648506560, C4<1>, C4<1>;
v0x5606484972c0_0 .net *"_ivl_0", 0 0, L_0x560648506480;  1 drivers
v0x5606484973c0_0 .net *"_ivl_2", 0 0, L_0x5606485064f0;  1 drivers
v0x5606484974a0_0 .net *"_ivl_4", 0 0, L_0x560648506560;  1 drivers
v0x560648497560_0 .net "i1", 0 0, L_0x560648506380;  alias, 1 drivers
v0x560648497650_0 .net "i2", 0 0, L_0x560648506d50;  alias, 1 drivers
v0x560648497740_0 .net "o", 0 0, L_0x560648506660;  alias, 1 drivers
S_0x560648497f80 .scope generate, "genblk1[24]" "genblk1[24]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x560648498180 .param/l "i" 0 7 12, +C4<011000>;
S_0x560648498260 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x560648497f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064849a390_0 .net "a", 0 0, L_0x5606485076c0;  1 drivers
v0x56064849a480_0 .net "and1out", 0 0, L_0x560648507400;  1 drivers
v0x56064849a590_0 .net "and2out", 0 0, L_0x560648507470;  1 drivers
v0x56064849a680_0 .net "b", 0 0, L_0x5606485079a0;  1 drivers
v0x56064849a770_0 .net "c", 0 0, L_0x560648507a40;  1 drivers
v0x56064849a8b0_0 .net "cout", 0 0, L_0x5606485074e0;  1 drivers
v0x56064849a950_0 .net "result", 0 0, L_0x560648507340;  1 drivers
v0x56064849a9f0_0 .net "xorout", 0 0, L_0x560648507060;  1 drivers
S_0x5606484984c0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x560648498260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648507400 .functor AND 1, L_0x5606485076c0, L_0x5606485079a0, C4<1>, C4<1>;
v0x560648498730_0 .net "i1", 0 0, L_0x5606485076c0;  alias, 1 drivers
v0x560648498810_0 .net "i2", 0 0, L_0x5606485079a0;  alias, 1 drivers
v0x5606484988d0_0 .net "o", 0 0, L_0x560648507400;  alias, 1 drivers
S_0x5606484989f0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x560648498260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648507470 .functor AND 1, L_0x560648507a40, L_0x560648507060, C4<1>, C4<1>;
v0x560648498c20_0 .net "i1", 0 0, L_0x560648507a40;  alias, 1 drivers
v0x560648498d00_0 .net "i2", 0 0, L_0x560648507060;  alias, 1 drivers
v0x560648498dc0_0 .net "o", 0 0, L_0x560648507470;  alias, 1 drivers
S_0x560648498ee0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x560648498260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485074e0 .functor OR 1, L_0x560648507400, L_0x560648507470, C4<0>, C4<0>;
v0x560648499110_0 .net "i1", 0 0, L_0x560648507400;  alias, 1 drivers
v0x5606484991e0_0 .net "i2", 0 0, L_0x560648507470;  alias, 1 drivers
v0x5606484992b0_0 .net "o", 0 0, L_0x5606485074e0;  alias, 1 drivers
S_0x5606484993c0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x560648498260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648506df0 .functor AND 1, L_0x5606485076c0, L_0x5606485079a0, C4<1>, C4<1>;
L_0x560648506e60 .functor NOT 1, L_0x560648506df0, C4<0>, C4<0>, C4<0>;
L_0x560648506ed0 .functor OR 1, L_0x5606485076c0, L_0x5606485079a0, C4<0>, C4<0>;
L_0x560648507060 .functor AND 1, L_0x560648506e60, L_0x560648506ed0, C4<1>, C4<1>;
v0x5606484995f0_0 .net *"_ivl_0", 0 0, L_0x560648506df0;  1 drivers
v0x5606484996f0_0 .net *"_ivl_2", 0 0, L_0x560648506e60;  1 drivers
v0x5606484997d0_0 .net *"_ivl_4", 0 0, L_0x560648506ed0;  1 drivers
v0x5606484998c0_0 .net "i1", 0 0, L_0x5606485076c0;  alias, 1 drivers
v0x560648499990_0 .net "i2", 0 0, L_0x5606485079a0;  alias, 1 drivers
v0x560648499a80_0 .net "o", 0 0, L_0x560648507060;  alias, 1 drivers
S_0x560648499b70 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x560648498260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648507160 .functor AND 1, L_0x560648507060, L_0x560648507a40, C4<1>, C4<1>;
L_0x5606485071d0 .functor NOT 1, L_0x560648507160, C4<0>, C4<0>, C4<0>;
L_0x560648507240 .functor OR 1, L_0x560648507060, L_0x560648507a40, C4<0>, C4<0>;
L_0x560648507340 .functor AND 1, L_0x5606485071d0, L_0x560648507240, C4<1>, C4<1>;
v0x560648499df0_0 .net *"_ivl_0", 0 0, L_0x560648507160;  1 drivers
v0x560648499ef0_0 .net *"_ivl_2", 0 0, L_0x5606485071d0;  1 drivers
v0x560648499fd0_0 .net *"_ivl_4", 0 0, L_0x560648507240;  1 drivers
v0x56064849a090_0 .net "i1", 0 0, L_0x560648507060;  alias, 1 drivers
v0x56064849a180_0 .net "i2", 0 0, L_0x560648507a40;  alias, 1 drivers
v0x56064849a270_0 .net "o", 0 0, L_0x560648507340;  alias, 1 drivers
S_0x56064849aab0 .scope generate, "genblk1[25]" "genblk1[25]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064849acb0 .param/l "i" 0 7 12, +C4<011001>;
S_0x56064849ad90 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064849aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064849cec0_0 .net "a", 0 0, L_0x560648508620;  1 drivers
v0x56064849cfb0_0 .net "and1out", 0 0, L_0x560648508340;  1 drivers
v0x56064849d0c0_0 .net "and2out", 0 0, L_0x5606485083b0;  1 drivers
v0x56064849d1b0_0 .net "b", 0 0, L_0x5606485086c0;  1 drivers
v0x56064849d2a0_0 .net "c", 0 0, L_0x5606485089c0;  1 drivers
v0x56064849d3e0_0 .net "cout", 0 0, L_0x560648508420;  1 drivers
v0x56064849d480_0 .net "result", 0 0, L_0x560648508280;  1 drivers
v0x56064849d520_0 .net "xorout", 0 0, L_0x560648507fa0;  1 drivers
S_0x56064849aff0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064849ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648508340 .functor AND 1, L_0x560648508620, L_0x5606485086c0, C4<1>, C4<1>;
v0x56064849b260_0 .net "i1", 0 0, L_0x560648508620;  alias, 1 drivers
v0x56064849b340_0 .net "i2", 0 0, L_0x5606485086c0;  alias, 1 drivers
v0x56064849b400_0 .net "o", 0 0, L_0x560648508340;  alias, 1 drivers
S_0x56064849b520 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064849ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485083b0 .functor AND 1, L_0x5606485089c0, L_0x560648507fa0, C4<1>, C4<1>;
v0x56064849b750_0 .net "i1", 0 0, L_0x5606485089c0;  alias, 1 drivers
v0x56064849b830_0 .net "i2", 0 0, L_0x560648507fa0;  alias, 1 drivers
v0x56064849b8f0_0 .net "o", 0 0, L_0x5606485083b0;  alias, 1 drivers
S_0x56064849ba10 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064849ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648508420 .functor OR 1, L_0x560648508340, L_0x5606485083b0, C4<0>, C4<0>;
v0x56064849bc40_0 .net "i1", 0 0, L_0x560648508340;  alias, 1 drivers
v0x56064849bd10_0 .net "i2", 0 0, L_0x5606485083b0;  alias, 1 drivers
v0x56064849bde0_0 .net "o", 0 0, L_0x560648508420;  alias, 1 drivers
S_0x56064849bef0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064849ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648507d30 .functor AND 1, L_0x560648508620, L_0x5606485086c0, C4<1>, C4<1>;
L_0x560648507da0 .functor NOT 1, L_0x560648507d30, C4<0>, C4<0>, C4<0>;
L_0x560648507e10 .functor OR 1, L_0x560648508620, L_0x5606485086c0, C4<0>, C4<0>;
L_0x560648507fa0 .functor AND 1, L_0x560648507da0, L_0x560648507e10, C4<1>, C4<1>;
v0x56064849c120_0 .net *"_ivl_0", 0 0, L_0x560648507d30;  1 drivers
v0x56064849c220_0 .net *"_ivl_2", 0 0, L_0x560648507da0;  1 drivers
v0x56064849c300_0 .net *"_ivl_4", 0 0, L_0x560648507e10;  1 drivers
v0x56064849c3f0_0 .net "i1", 0 0, L_0x560648508620;  alias, 1 drivers
v0x56064849c4c0_0 .net "i2", 0 0, L_0x5606485086c0;  alias, 1 drivers
v0x56064849c5b0_0 .net "o", 0 0, L_0x560648507fa0;  alias, 1 drivers
S_0x56064849c6a0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064849ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485080a0 .functor AND 1, L_0x560648507fa0, L_0x5606485089c0, C4<1>, C4<1>;
L_0x560648508110 .functor NOT 1, L_0x5606485080a0, C4<0>, C4<0>, C4<0>;
L_0x560648508180 .functor OR 1, L_0x560648507fa0, L_0x5606485089c0, C4<0>, C4<0>;
L_0x560648508280 .functor AND 1, L_0x560648508110, L_0x560648508180, C4<1>, C4<1>;
v0x56064849c920_0 .net *"_ivl_0", 0 0, L_0x5606485080a0;  1 drivers
v0x56064849ca20_0 .net *"_ivl_2", 0 0, L_0x560648508110;  1 drivers
v0x56064849cb00_0 .net *"_ivl_4", 0 0, L_0x560648508180;  1 drivers
v0x56064849cbc0_0 .net "i1", 0 0, L_0x560648507fa0;  alias, 1 drivers
v0x56064849ccb0_0 .net "i2", 0 0, L_0x5606485089c0;  alias, 1 drivers
v0x56064849cda0_0 .net "o", 0 0, L_0x560648508280;  alias, 1 drivers
S_0x56064849d5e0 .scope generate, "genblk1[26]" "genblk1[26]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x56064849d7e0 .param/l "i" 0 7 12, +C4<011010>;
S_0x56064849d8c0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x56064849d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x56064849f9f0_0 .net "a", 0 0, L_0x560648509430;  1 drivers
v0x56064849fae0_0 .net "and1out", 0 0, L_0x5606485090d0;  1 drivers
v0x56064849fbf0_0 .net "and2out", 0 0, L_0x560648509160;  1 drivers
v0x56064849fce0_0 .net "b", 0 0, L_0x560648509740;  1 drivers
v0x56064849fdd0_0 .net "c", 0 0, L_0x5606485097e0;  1 drivers
v0x56064849ff10_0 .net "cout", 0 0, L_0x560648509210;  1 drivers
v0x56064849ffb0_0 .net "result", 0 0, L_0x560648509010;  1 drivers
v0x5606484a0050_0 .net "xorout", 0 0, L_0x560648508d10;  1 drivers
S_0x56064849db20 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x56064849d8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606485090d0 .functor AND 1, L_0x560648509430, L_0x560648509740, C4<1>, C4<1>;
v0x56064849dd90_0 .net "i1", 0 0, L_0x560648509430;  alias, 1 drivers
v0x56064849de70_0 .net "i2", 0 0, L_0x560648509740;  alias, 1 drivers
v0x56064849df30_0 .net "o", 0 0, L_0x5606485090d0;  alias, 1 drivers
S_0x56064849e050 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x56064849d8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648509160 .functor AND 1, L_0x5606485097e0, L_0x560648508d10, C4<1>, C4<1>;
v0x56064849e280_0 .net "i1", 0 0, L_0x5606485097e0;  alias, 1 drivers
v0x56064849e360_0 .net "i2", 0 0, L_0x560648508d10;  alias, 1 drivers
v0x56064849e420_0 .net "o", 0 0, L_0x560648509160;  alias, 1 drivers
S_0x56064849e540 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x56064849d8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648509210 .functor OR 1, L_0x5606485090d0, L_0x560648509160, C4<0>, C4<0>;
v0x56064849e770_0 .net "i1", 0 0, L_0x5606485090d0;  alias, 1 drivers
v0x56064849e840_0 .net "i2", 0 0, L_0x560648509160;  alias, 1 drivers
v0x56064849e910_0 .net "o", 0 0, L_0x560648509210;  alias, 1 drivers
S_0x56064849ea20 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x56064849d8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648508a60 .functor AND 1, L_0x560648509430, L_0x560648509740, C4<1>, C4<1>;
L_0x560648508af0 .functor NOT 1, L_0x560648508a60, C4<0>, C4<0>, C4<0>;
L_0x560648508b80 .functor OR 1, L_0x560648509430, L_0x560648509740, C4<0>, C4<0>;
L_0x560648508d10 .functor AND 1, L_0x560648508af0, L_0x560648508b80, C4<1>, C4<1>;
v0x56064849ec50_0 .net *"_ivl_0", 0 0, L_0x560648508a60;  1 drivers
v0x56064849ed50_0 .net *"_ivl_2", 0 0, L_0x560648508af0;  1 drivers
v0x56064849ee30_0 .net *"_ivl_4", 0 0, L_0x560648508b80;  1 drivers
v0x56064849ef20_0 .net "i1", 0 0, L_0x560648509430;  alias, 1 drivers
v0x56064849eff0_0 .net "i2", 0 0, L_0x560648509740;  alias, 1 drivers
v0x56064849f0e0_0 .net "o", 0 0, L_0x560648508d10;  alias, 1 drivers
S_0x56064849f1d0 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x56064849d8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648508e10 .functor AND 1, L_0x560648508d10, L_0x5606485097e0, C4<1>, C4<1>;
L_0x560648508e80 .functor NOT 1, L_0x560648508e10, C4<0>, C4<0>, C4<0>;
L_0x560648508f10 .functor OR 1, L_0x560648508d10, L_0x5606485097e0, C4<0>, C4<0>;
L_0x560648509010 .functor AND 1, L_0x560648508e80, L_0x560648508f10, C4<1>, C4<1>;
v0x56064849f450_0 .net *"_ivl_0", 0 0, L_0x560648508e10;  1 drivers
v0x56064849f550_0 .net *"_ivl_2", 0 0, L_0x560648508e80;  1 drivers
v0x56064849f630_0 .net *"_ivl_4", 0 0, L_0x560648508f10;  1 drivers
v0x56064849f6f0_0 .net "i1", 0 0, L_0x560648508d10;  alias, 1 drivers
v0x56064849f7e0_0 .net "i2", 0 0, L_0x5606485097e0;  alias, 1 drivers
v0x56064849f8d0_0 .net "o", 0 0, L_0x560648509010;  alias, 1 drivers
S_0x5606484a0110 .scope generate, "genblk1[27]" "genblk1[27]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606484a0310 .param/l "i" 0 7 12, +C4<011011>;
S_0x5606484a03f0 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x5606484a0110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x5606484a2520_0 .net "a", 0 0, L_0x56064850a4d0;  1 drivers
v0x5606484a2610_0 .net "and1out", 0 0, L_0x56064850a170;  1 drivers
v0x5606484a2720_0 .net "and2out", 0 0, L_0x56064850a200;  1 drivers
v0x5606484a2810_0 .net "b", 0 0, L_0x56064850a570;  1 drivers
v0x5606484a2900_0 .net "c", 0 0, L_0x56064850a8a0;  1 drivers
v0x5606484a2a40_0 .net "cout", 0 0, L_0x56064850a2b0;  1 drivers
v0x5606484a2ae0_0 .net "result", 0 0, L_0x56064850a0b0;  1 drivers
v0x5606484a2b80_0 .net "xorout", 0 0, L_0x560648509db0;  1 drivers
S_0x5606484a0650 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484a03f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850a170 .functor AND 1, L_0x56064850a4d0, L_0x56064850a570, C4<1>, C4<1>;
v0x5606484a08c0_0 .net "i1", 0 0, L_0x56064850a4d0;  alias, 1 drivers
v0x5606484a09a0_0 .net "i2", 0 0, L_0x56064850a570;  alias, 1 drivers
v0x5606484a0a60_0 .net "o", 0 0, L_0x56064850a170;  alias, 1 drivers
S_0x5606484a0b80 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484a03f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850a200 .functor AND 1, L_0x56064850a8a0, L_0x560648509db0, C4<1>, C4<1>;
v0x5606484a0db0_0 .net "i1", 0 0, L_0x56064850a8a0;  alias, 1 drivers
v0x5606484a0e90_0 .net "i2", 0 0, L_0x560648509db0;  alias, 1 drivers
v0x5606484a0f50_0 .net "o", 0 0, L_0x56064850a200;  alias, 1 drivers
S_0x5606484a1070 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484a03f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850a2b0 .functor OR 1, L_0x56064850a170, L_0x56064850a200, C4<0>, C4<0>;
v0x5606484a12a0_0 .net "i1", 0 0, L_0x56064850a170;  alias, 1 drivers
v0x5606484a1370_0 .net "i2", 0 0, L_0x56064850a200;  alias, 1 drivers
v0x5606484a1440_0 .net "o", 0 0, L_0x56064850a2b0;  alias, 1 drivers
S_0x5606484a1550 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484a03f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648509b00 .functor AND 1, L_0x56064850a4d0, L_0x56064850a570, C4<1>, C4<1>;
L_0x560648509b90 .functor NOT 1, L_0x560648509b00, C4<0>, C4<0>, C4<0>;
L_0x560648509c20 .functor OR 1, L_0x56064850a4d0, L_0x56064850a570, C4<0>, C4<0>;
L_0x560648509db0 .functor AND 1, L_0x560648509b90, L_0x560648509c20, C4<1>, C4<1>;
v0x5606484a1780_0 .net *"_ivl_0", 0 0, L_0x560648509b00;  1 drivers
v0x5606484a1880_0 .net *"_ivl_2", 0 0, L_0x560648509b90;  1 drivers
v0x5606484a1960_0 .net *"_ivl_4", 0 0, L_0x560648509c20;  1 drivers
v0x5606484a1a50_0 .net "i1", 0 0, L_0x56064850a4d0;  alias, 1 drivers
v0x5606484a1b20_0 .net "i2", 0 0, L_0x56064850a570;  alias, 1 drivers
v0x5606484a1c10_0 .net "o", 0 0, L_0x560648509db0;  alias, 1 drivers
S_0x5606484a1d00 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484a03f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x560648509eb0 .functor AND 1, L_0x560648509db0, L_0x56064850a8a0, C4<1>, C4<1>;
L_0x560648509f20 .functor NOT 1, L_0x560648509eb0, C4<0>, C4<0>, C4<0>;
L_0x560648509fb0 .functor OR 1, L_0x560648509db0, L_0x56064850a8a0, C4<0>, C4<0>;
L_0x56064850a0b0 .functor AND 1, L_0x560648509f20, L_0x560648509fb0, C4<1>, C4<1>;
v0x5606484a1f80_0 .net *"_ivl_0", 0 0, L_0x560648509eb0;  1 drivers
v0x5606484a2080_0 .net *"_ivl_2", 0 0, L_0x560648509f20;  1 drivers
v0x5606484a2160_0 .net *"_ivl_4", 0 0, L_0x560648509fb0;  1 drivers
v0x5606484a2220_0 .net "i1", 0 0, L_0x560648509db0;  alias, 1 drivers
v0x5606484a2310_0 .net "i2", 0 0, L_0x56064850a8a0;  alias, 1 drivers
v0x5606484a2400_0 .net "o", 0 0, L_0x56064850a0b0;  alias, 1 drivers
S_0x5606484a2c40 .scope generate, "genblk1[28]" "genblk1[28]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606484a2e40 .param/l "i" 0 7 12, +C4<011100>;
S_0x5606484a2f20 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x5606484a2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x5606484a5050_0 .net "a", 0 0, L_0x56064850b310;  1 drivers
v0x5606484a5140_0 .net "and1out", 0 0, L_0x56064850afb0;  1 drivers
v0x5606484a5250_0 .net "and2out", 0 0, L_0x56064850b040;  1 drivers
v0x5606484a5340_0 .net "b", 0 0, L_0x56064850b650;  1 drivers
v0x5606484a5430_0 .net "c", 0 0, L_0x56064850b6f0;  1 drivers
v0x5606484a5570_0 .net "cout", 0 0, L_0x56064850b0f0;  1 drivers
v0x5606484a5610_0 .net "result", 0 0, L_0x56064850aef0;  1 drivers
v0x5606484a56b0_0 .net "xorout", 0 0, L_0x56064850abf0;  1 drivers
S_0x5606484a3180 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484a2f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850afb0 .functor AND 1, L_0x56064850b310, L_0x56064850b650, C4<1>, C4<1>;
v0x5606484a33f0_0 .net "i1", 0 0, L_0x56064850b310;  alias, 1 drivers
v0x5606484a34d0_0 .net "i2", 0 0, L_0x56064850b650;  alias, 1 drivers
v0x5606484a3590_0 .net "o", 0 0, L_0x56064850afb0;  alias, 1 drivers
S_0x5606484a36b0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484a2f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850b040 .functor AND 1, L_0x56064850b6f0, L_0x56064850abf0, C4<1>, C4<1>;
v0x5606484a38e0_0 .net "i1", 0 0, L_0x56064850b6f0;  alias, 1 drivers
v0x5606484a39c0_0 .net "i2", 0 0, L_0x56064850abf0;  alias, 1 drivers
v0x5606484a3a80_0 .net "o", 0 0, L_0x56064850b040;  alias, 1 drivers
S_0x5606484a3ba0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484a2f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850b0f0 .functor OR 1, L_0x56064850afb0, L_0x56064850b040, C4<0>, C4<0>;
v0x5606484a3dd0_0 .net "i1", 0 0, L_0x56064850afb0;  alias, 1 drivers
v0x5606484a3ea0_0 .net "i2", 0 0, L_0x56064850b040;  alias, 1 drivers
v0x5606484a3f70_0 .net "o", 0 0, L_0x56064850b0f0;  alias, 1 drivers
S_0x5606484a4080 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484a2f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850a940 .functor AND 1, L_0x56064850b310, L_0x56064850b650, C4<1>, C4<1>;
L_0x56064850a9d0 .functor NOT 1, L_0x56064850a940, C4<0>, C4<0>, C4<0>;
L_0x56064850aa60 .functor OR 1, L_0x56064850b310, L_0x56064850b650, C4<0>, C4<0>;
L_0x56064850abf0 .functor AND 1, L_0x56064850a9d0, L_0x56064850aa60, C4<1>, C4<1>;
v0x5606484a42b0_0 .net *"_ivl_0", 0 0, L_0x56064850a940;  1 drivers
v0x5606484a43b0_0 .net *"_ivl_2", 0 0, L_0x56064850a9d0;  1 drivers
v0x5606484a4490_0 .net *"_ivl_4", 0 0, L_0x56064850aa60;  1 drivers
v0x5606484a4580_0 .net "i1", 0 0, L_0x56064850b310;  alias, 1 drivers
v0x5606484a4650_0 .net "i2", 0 0, L_0x56064850b650;  alias, 1 drivers
v0x5606484a4740_0 .net "o", 0 0, L_0x56064850abf0;  alias, 1 drivers
S_0x5606484a4830 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484a2f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850acf0 .functor AND 1, L_0x56064850abf0, L_0x56064850b6f0, C4<1>, C4<1>;
L_0x56064850ad60 .functor NOT 1, L_0x56064850acf0, C4<0>, C4<0>, C4<0>;
L_0x56064850adf0 .functor OR 1, L_0x56064850abf0, L_0x56064850b6f0, C4<0>, C4<0>;
L_0x56064850aef0 .functor AND 1, L_0x56064850ad60, L_0x56064850adf0, C4<1>, C4<1>;
v0x5606484a4ab0_0 .net *"_ivl_0", 0 0, L_0x56064850acf0;  1 drivers
v0x5606484a4bb0_0 .net *"_ivl_2", 0 0, L_0x56064850ad60;  1 drivers
v0x5606484a4c90_0 .net *"_ivl_4", 0 0, L_0x56064850adf0;  1 drivers
v0x5606484a4d50_0 .net "i1", 0 0, L_0x56064850abf0;  alias, 1 drivers
v0x5606484a4e40_0 .net "i2", 0 0, L_0x56064850b6f0;  alias, 1 drivers
v0x5606484a4f30_0 .net "o", 0 0, L_0x56064850aef0;  alias, 1 drivers
S_0x5606484a5770 .scope generate, "genblk1[29]" "genblk1[29]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606484a5970 .param/l "i" 0 7 12, +C4<011101>;
S_0x5606484a5a50 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x5606484a5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x5606484a7b80_0 .net "a", 0 0, L_0x56064850c410;  1 drivers
v0x5606484a7c70_0 .net "and1out", 0 0, L_0x56064850c0b0;  1 drivers
v0x5606484a7d80_0 .net "and2out", 0 0, L_0x56064850c140;  1 drivers
v0x5606484a7e70_0 .net "b", 0 0, L_0x56064850c4b0;  1 drivers
v0x5606484a7f60_0 .net "c", 0 0, L_0x56064850c810;  1 drivers
v0x5606484a80a0_0 .net "cout", 0 0, L_0x56064850c1f0;  1 drivers
v0x5606484a8140_0 .net "result", 0 0, L_0x56064850bff0;  1 drivers
v0x5606484a81e0_0 .net "xorout", 0 0, L_0x56064850bcf0;  1 drivers
S_0x5606484a5cb0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484a5a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850c0b0 .functor AND 1, L_0x56064850c410, L_0x56064850c4b0, C4<1>, C4<1>;
v0x5606484a5f20_0 .net "i1", 0 0, L_0x56064850c410;  alias, 1 drivers
v0x5606484a6000_0 .net "i2", 0 0, L_0x56064850c4b0;  alias, 1 drivers
v0x5606484a60c0_0 .net "o", 0 0, L_0x56064850c0b0;  alias, 1 drivers
S_0x5606484a61e0 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484a5a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850c140 .functor AND 1, L_0x56064850c810, L_0x56064850bcf0, C4<1>, C4<1>;
v0x5606484a6410_0 .net "i1", 0 0, L_0x56064850c810;  alias, 1 drivers
v0x5606484a64f0_0 .net "i2", 0 0, L_0x56064850bcf0;  alias, 1 drivers
v0x5606484a65b0_0 .net "o", 0 0, L_0x56064850c140;  alias, 1 drivers
S_0x5606484a66d0 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484a5a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850c1f0 .functor OR 1, L_0x56064850c0b0, L_0x56064850c140, C4<0>, C4<0>;
v0x5606484a6900_0 .net "i1", 0 0, L_0x56064850c0b0;  alias, 1 drivers
v0x5606484a69d0_0 .net "i2", 0 0, L_0x56064850c140;  alias, 1 drivers
v0x5606484a6aa0_0 .net "o", 0 0, L_0x56064850c1f0;  alias, 1 drivers
S_0x5606484a6bb0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484a5a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850ba40 .functor AND 1, L_0x56064850c410, L_0x56064850c4b0, C4<1>, C4<1>;
L_0x56064850bad0 .functor NOT 1, L_0x56064850ba40, C4<0>, C4<0>, C4<0>;
L_0x56064850bb60 .functor OR 1, L_0x56064850c410, L_0x56064850c4b0, C4<0>, C4<0>;
L_0x56064850bcf0 .functor AND 1, L_0x56064850bad0, L_0x56064850bb60, C4<1>, C4<1>;
v0x5606484a6de0_0 .net *"_ivl_0", 0 0, L_0x56064850ba40;  1 drivers
v0x5606484a6ee0_0 .net *"_ivl_2", 0 0, L_0x56064850bad0;  1 drivers
v0x5606484a6fc0_0 .net *"_ivl_4", 0 0, L_0x56064850bb60;  1 drivers
v0x5606484a70b0_0 .net "i1", 0 0, L_0x56064850c410;  alias, 1 drivers
v0x5606484a7180_0 .net "i2", 0 0, L_0x56064850c4b0;  alias, 1 drivers
v0x5606484a7270_0 .net "o", 0 0, L_0x56064850bcf0;  alias, 1 drivers
S_0x5606484a7360 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484a5a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850bdf0 .functor AND 1, L_0x56064850bcf0, L_0x56064850c810, C4<1>, C4<1>;
L_0x56064850be60 .functor NOT 1, L_0x56064850bdf0, C4<0>, C4<0>, C4<0>;
L_0x56064850bef0 .functor OR 1, L_0x56064850bcf0, L_0x56064850c810, C4<0>, C4<0>;
L_0x56064850bff0 .functor AND 1, L_0x56064850be60, L_0x56064850bef0, C4<1>, C4<1>;
v0x5606484a75e0_0 .net *"_ivl_0", 0 0, L_0x56064850bdf0;  1 drivers
v0x5606484a76e0_0 .net *"_ivl_2", 0 0, L_0x56064850be60;  1 drivers
v0x5606484a77c0_0 .net *"_ivl_4", 0 0, L_0x56064850bef0;  1 drivers
v0x5606484a7880_0 .net "i1", 0 0, L_0x56064850bcf0;  alias, 1 drivers
v0x5606484a7970_0 .net "i2", 0 0, L_0x56064850c810;  alias, 1 drivers
v0x5606484a7a60_0 .net "o", 0 0, L_0x56064850bff0;  alias, 1 drivers
S_0x5606484a82a0 .scope generate, "genblk1[30]" "genblk1[30]" 7 12, 7 12 0, S_0x560648342e90;
 .timescale 0 0;
P_0x5606484a84a0 .param/l "i" 0 7 12, +C4<011110>;
S_0x5606484a8580 .scope module, "fa" "fulladder" 7 13, 8 5 0, S_0x5606484a82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
v0x5606484aa6b0_0 .net "a", 0 0, L_0x56064850d280;  1 drivers
v0x5606484aa7a0_0 .net "and1out", 0 0, L_0x56064850cf20;  1 drivers
v0x5606484aa8b0_0 .net "and2out", 0 0, L_0x56064850cfb0;  1 drivers
v0x5606484aa9a0_0 .net "b", 0 0, L_0x56064850d5f0;  1 drivers
v0x5606484aaa90_0 .net "c", 0 0, L_0x56064850d690;  1 drivers
v0x5606484aabd0_0 .net "cout", 0 0, L_0x56064850d060;  1 drivers
v0x5606484aac70_0 .net "result", 0 0, L_0x56064850ce60;  1 drivers
v0x5606484aad10_0 .net "xorout", 0 0, L_0x56064850cb60;  1 drivers
S_0x5606484a87e0 .scope module, "w_and1" "W_AND" 8 13, 4 3 0, S_0x5606484a8580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850cf20 .functor AND 1, L_0x56064850d280, L_0x56064850d5f0, C4<1>, C4<1>;
v0x5606484a8a50_0 .net "i1", 0 0, L_0x56064850d280;  alias, 1 drivers
v0x5606484a8b30_0 .net "i2", 0 0, L_0x56064850d5f0;  alias, 1 drivers
v0x5606484a8bf0_0 .net "o", 0 0, L_0x56064850cf20;  alias, 1 drivers
S_0x5606484a8d10 .scope module, "w_and2" "W_AND" 8 14, 4 3 0, S_0x5606484a8580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850cfb0 .functor AND 1, L_0x56064850d690, L_0x56064850cb60, C4<1>, C4<1>;
v0x5606484a8f40_0 .net "i1", 0 0, L_0x56064850d690;  alias, 1 drivers
v0x5606484a9020_0 .net "i2", 0 0, L_0x56064850cb60;  alias, 1 drivers
v0x5606484a90e0_0 .net "o", 0 0, L_0x56064850cfb0;  alias, 1 drivers
S_0x5606484a9200 .scope module, "w_or" "W_OR" 8 16, 4 7 0, S_0x5606484a8580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850d060 .functor OR 1, L_0x56064850cf20, L_0x56064850cfb0, C4<0>, C4<0>;
v0x5606484a9430_0 .net "i1", 0 0, L_0x56064850cf20;  alias, 1 drivers
v0x5606484a9500_0 .net "i2", 0 0, L_0x56064850cfb0;  alias, 1 drivers
v0x5606484a95d0_0 .net "o", 0 0, L_0x56064850d060;  alias, 1 drivers
S_0x5606484a96e0 .scope module, "w_xor" "W_XOR" 8 10, 4 11 0, S_0x5606484a8580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850c8b0 .functor AND 1, L_0x56064850d280, L_0x56064850d5f0, C4<1>, C4<1>;
L_0x56064850c940 .functor NOT 1, L_0x56064850c8b0, C4<0>, C4<0>, C4<0>;
L_0x56064850c9d0 .functor OR 1, L_0x56064850d280, L_0x56064850d5f0, C4<0>, C4<0>;
L_0x56064850cb60 .functor AND 1, L_0x56064850c940, L_0x56064850c9d0, C4<1>, C4<1>;
v0x5606484a9910_0 .net *"_ivl_0", 0 0, L_0x56064850c8b0;  1 drivers
v0x5606484a9a10_0 .net *"_ivl_2", 0 0, L_0x56064850c940;  1 drivers
v0x5606484a9af0_0 .net *"_ivl_4", 0 0, L_0x56064850c9d0;  1 drivers
v0x5606484a9be0_0 .net "i1", 0 0, L_0x56064850d280;  alias, 1 drivers
v0x5606484a9cb0_0 .net "i2", 0 0, L_0x56064850d5f0;  alias, 1 drivers
v0x5606484a9da0_0 .net "o", 0 0, L_0x56064850cb60;  alias, 1 drivers
S_0x5606484a9e90 .scope module, "w_xor2" "W_XOR" 8 11, 4 11 0, S_0x5606484a8580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x56064850cc60 .functor AND 1, L_0x56064850cb60, L_0x56064850d690, C4<1>, C4<1>;
L_0x56064850ccd0 .functor NOT 1, L_0x56064850cc60, C4<0>, C4<0>, C4<0>;
L_0x56064850cd60 .functor OR 1, L_0x56064850cb60, L_0x56064850d690, C4<0>, C4<0>;
L_0x56064850ce60 .functor AND 1, L_0x56064850ccd0, L_0x56064850cd60, C4<1>, C4<1>;
v0x5606484aa110_0 .net *"_ivl_0", 0 0, L_0x56064850cc60;  1 drivers
v0x5606484aa210_0 .net *"_ivl_2", 0 0, L_0x56064850ccd0;  1 drivers
v0x5606484aa2f0_0 .net *"_ivl_4", 0 0, L_0x56064850cd60;  1 drivers
v0x5606484aa3b0_0 .net "i1", 0 0, L_0x56064850cb60;  alias, 1 drivers
v0x5606484aa4a0_0 .net "i2", 0 0, L_0x56064850d690;  alias, 1 drivers
v0x5606484aa590_0 .net "o", 0 0, L_0x56064850ce60;  alias, 1 drivers
S_0x5606484ab4b0 .scope module, "b_inverter" "W_XOR32" 6 25, 3 25 0, S_0x56064838ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0x5606484c1010_0 .net "a", 31 0, v0x5606484c8410_0;  alias, 1 drivers
v0x5606484c10f0_0 .net "b", 31 0, v0x5606484c2580_0;  alias, 1 drivers
v0x5606484c11b0_0 .net "o", 31 0, L_0x5606484f4320;  alias, 1 drivers
L_0x5606484e85b0 .part v0x5606484c8410_0, 0, 1;
L_0x5606484e8650 .part v0x5606484c2580_0, 0, 1;
L_0x5606484e89f0 .part v0x5606484c8410_0, 1, 1;
L_0x5606484e8a90 .part v0x5606484c2580_0, 1, 1;
L_0x5606484e8e80 .part v0x5606484c8410_0, 2, 1;
L_0x5606484e8f20 .part v0x5606484c2580_0, 2, 1;
L_0x5606484e9350 .part v0x5606484c8410_0, 3, 1;
L_0x5606484e93f0 .part v0x5606484c2580_0, 3, 1;
L_0x5606484e9830 .part v0x5606484c8410_0, 4, 1;
L_0x5606484e98d0 .part v0x5606484c2580_0, 4, 1;
L_0x5606484e9cd0 .part v0x5606484c8410_0, 5, 1;
L_0x5606484e9d70 .part v0x5606484c2580_0, 5, 1;
L_0x5606484ea1d0 .part v0x5606484c8410_0, 6, 1;
L_0x5606484ea270 .part v0x5606484c2580_0, 6, 1;
L_0x5606484ea670 .part v0x5606484c8410_0, 7, 1;
L_0x5606484ea710 .part v0x5606484c2580_0, 7, 1;
L_0x5606484eab90 .part v0x5606484c8410_0, 8, 1;
L_0x5606484eac30 .part v0x5606484c2580_0, 8, 1;
L_0x5606484eb0c0 .part v0x5606484c8410_0, 9, 1;
L_0x5606484eb160 .part v0x5606484c2580_0, 9, 1;
L_0x5606484eacd0 .part v0x5606484c8410_0, 10, 1;
L_0x5606484eb600 .part v0x5606484c2580_0, 10, 1;
L_0x5606484ebab0 .part v0x5606484c8410_0, 11, 1;
L_0x5606484ebb50 .part v0x5606484c2580_0, 11, 1;
L_0x5606484ec010 .part v0x5606484c8410_0, 12, 1;
L_0x5606484ec0b0 .part v0x5606484c2580_0, 12, 1;
L_0x5606484ec580 .part v0x5606484c8410_0, 13, 1;
L_0x5606484ec620 .part v0x5606484c2580_0, 13, 1;
L_0x5606484ecb00 .part v0x5606484c8410_0, 14, 1;
L_0x5606484ecba0 .part v0x5606484c2580_0, 14, 1;
L_0x5606484ed0c0 .part v0x5606484c8410_0, 15, 1;
L_0x5606484ed160 .part v0x5606484c2580_0, 15, 1;
L_0x5606484ed690 .part v0x5606484c8410_0, 16, 1;
L_0x5606484ed730 .part v0x5606484c2580_0, 16, 1;
L_0x5606484edc70 .part v0x5606484c8410_0, 17, 1;
L_0x5606484edd10 .part v0x5606484c2580_0, 17, 1;
L_0x5606484ee180 .part v0x5606484c8410_0, 18, 1;
L_0x5606484ee220 .part v0x5606484c2580_0, 18, 1;
L_0x5606484ee7e0 .part v0x5606484c8410_0, 19, 1;
L_0x5606484ee880 .part v0x5606484c2580_0, 19, 1;
L_0x5606484eee20 .part v0x5606484c8410_0, 20, 1;
L_0x5606484eeec0 .part v0x5606484c2580_0, 20, 1;
L_0x5606484ef470 .part v0x5606484c8410_0, 21, 1;
L_0x5606484ef510 .part v0x5606484c2580_0, 21, 1;
L_0x5606484efad0 .part v0x5606484c8410_0, 22, 1;
L_0x5606484efb70 .part v0x5606484c2580_0, 22, 1;
L_0x5606484f0140 .part v0x5606484c8410_0, 23, 1;
L_0x5606484f01e0 .part v0x5606484c2580_0, 23, 1;
L_0x5606484f07c0 .part v0x5606484c8410_0, 24, 1;
L_0x5606484f0860 .part v0x5606484c2580_0, 24, 1;
L_0x5606484f0e50 .part v0x5606484c8410_0, 25, 1;
L_0x5606484f0ef0 .part v0x5606484c2580_0, 25, 1;
L_0x5606484f14f0 .part v0x5606484c8410_0, 26, 1;
L_0x5606484f1590 .part v0x5606484c2580_0, 26, 1;
L_0x5606484f1ba0 .part v0x5606484c8410_0, 27, 1;
L_0x5606484f1c40 .part v0x5606484c2580_0, 27, 1;
L_0x5606484f2260 .part v0x5606484c8410_0, 28, 1;
L_0x5606484f2710 .part v0x5606484c2580_0, 28, 1;
L_0x5606484f2d40 .part v0x5606484c8410_0, 29, 1;
L_0x5606484f2de0 .part v0x5606484c2580_0, 29, 1;
L_0x5606484f3c30 .part v0x5606484c8410_0, 30, 1;
L_0x5606484f3cd0 .part v0x5606484c2580_0, 30, 1;
LS_0x5606484f4320_0_0 .concat8 [ 1 1 1 1], L_0x5606484e84a0, L_0x5606484e88e0, L_0x5606484e8d70, L_0x5606484e9240;
LS_0x5606484f4320_0_4 .concat8 [ 1 1 1 1], L_0x5606484e9720, L_0x5606484e9bc0, L_0x5606484ea0c0, L_0x5606484ea560;
LS_0x5606484f4320_0_8 .concat8 [ 1 1 1 1], L_0x5606484eaa80, L_0x5606484eafb0, L_0x5606484eb4f0, L_0x5606484eb9a0;
LS_0x5606484f4320_0_12 .concat8 [ 1 1 1 1], L_0x5606484ebf00, L_0x5606484ec470, L_0x5606484ec9f0, L_0x5606484ecf80;
LS_0x5606484f4320_0_16 .concat8 [ 1 1 1 1], L_0x5606484ed550, L_0x5606484edb30, L_0x5606484ee040, L_0x5606484ee6a0;
LS_0x5606484f4320_0_20 .concat8 [ 1 1 1 1], L_0x5606484eece0, L_0x5606484ef330, L_0x5606484ef990, L_0x5606484f0000;
LS_0x5606484f4320_0_24 .concat8 [ 1 1 1 1], L_0x5606484f0680, L_0x5606484f0d10, L_0x5606484f13b0, L_0x5606484f1a60;
LS_0x5606484f4320_0_28 .concat8 [ 1 1 1 1], L_0x5606484f2120, L_0x5606484f2c00, L_0x5606484f3af0, L_0x5606484f41e0;
LS_0x5606484f4320_1_0 .concat8 [ 4 4 4 4], LS_0x5606484f4320_0_0, LS_0x5606484f4320_0_4, LS_0x5606484f4320_0_8, LS_0x5606484f4320_0_12;
LS_0x5606484f4320_1_4 .concat8 [ 4 4 4 4], LS_0x5606484f4320_0_16, LS_0x5606484f4320_0_20, LS_0x5606484f4320_0_24, LS_0x5606484f4320_0_28;
L_0x5606484f4320 .concat8 [ 16 16 0 0], LS_0x5606484f4320_1_0, LS_0x5606484f4320_1_4;
L_0x5606484f4e10 .part v0x5606484c8410_0, 31, 1;
L_0x5606484f50c0 .part v0x5606484c2580_0, 31, 1;
S_0x5606484ab6e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484ab900 .param/l "i" 0 3 29, +C4<00>;
S_0x5606484ab9e0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484ab6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e8260 .functor AND 1, L_0x5606484e85b0, L_0x5606484e8650, C4<1>, C4<1>;
L_0x5606484e82d0 .functor NOT 1, L_0x5606484e8260, C4<0>, C4<0>, C4<0>;
L_0x5606484e8390 .functor OR 1, L_0x5606484e85b0, L_0x5606484e8650, C4<0>, C4<0>;
L_0x5606484e84a0 .functor AND 1, L_0x5606484e82d0, L_0x5606484e8390, C4<1>, C4<1>;
v0x5606484abc30_0 .net *"_ivl_0", 0 0, L_0x5606484e8260;  1 drivers
v0x5606484abd30_0 .net *"_ivl_2", 0 0, L_0x5606484e82d0;  1 drivers
v0x5606484abe10_0 .net *"_ivl_4", 0 0, L_0x5606484e8390;  1 drivers
v0x5606484abed0_0 .net "i1", 0 0, L_0x5606484e85b0;  1 drivers
v0x5606484abf90_0 .net "i2", 0 0, L_0x5606484e8650;  1 drivers
v0x5606484ac0a0_0 .net "o", 0 0, L_0x5606484e84a0;  1 drivers
S_0x5606484ac1e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484ac3e0 .param/l "i" 0 3 29, +C4<01>;
S_0x5606484ac4a0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484ac1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e86f0 .functor AND 1, L_0x5606484e89f0, L_0x5606484e8a90, C4<1>, C4<1>;
L_0x5606484e8760 .functor NOT 1, L_0x5606484e86f0, C4<0>, C4<0>, C4<0>;
L_0x5606484e87d0 .functor OR 1, L_0x5606484e89f0, L_0x5606484e8a90, C4<0>, C4<0>;
L_0x5606484e88e0 .functor AND 1, L_0x5606484e8760, L_0x5606484e87d0, C4<1>, C4<1>;
v0x5606484ac6f0_0 .net *"_ivl_0", 0 0, L_0x5606484e86f0;  1 drivers
v0x5606484ac7f0_0 .net *"_ivl_2", 0 0, L_0x5606484e8760;  1 drivers
v0x5606484ac8d0_0 .net *"_ivl_4", 0 0, L_0x5606484e87d0;  1 drivers
v0x5606484ac990_0 .net "i1", 0 0, L_0x5606484e89f0;  1 drivers
v0x5606484aca50_0 .net "i2", 0 0, L_0x5606484e8a90;  1 drivers
v0x5606484acb60_0 .net "o", 0 0, L_0x5606484e88e0;  1 drivers
S_0x5606484acca0 .scope generate, "genblk1[2]" "genblk1[2]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484ace80 .param/l "i" 0 3 29, +C4<010>;
S_0x5606484acf40 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484acca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e8b30 .functor AND 1, L_0x5606484e8e80, L_0x5606484e8f20, C4<1>, C4<1>;
L_0x5606484e8ba0 .functor NOT 1, L_0x5606484e8b30, C4<0>, C4<0>, C4<0>;
L_0x5606484e8c60 .functor OR 1, L_0x5606484e8e80, L_0x5606484e8f20, C4<0>, C4<0>;
L_0x5606484e8d70 .functor AND 1, L_0x5606484e8ba0, L_0x5606484e8c60, C4<1>, C4<1>;
v0x5606484ad190_0 .net *"_ivl_0", 0 0, L_0x5606484e8b30;  1 drivers
v0x5606484ad290_0 .net *"_ivl_2", 0 0, L_0x5606484e8ba0;  1 drivers
v0x5606484ad370_0 .net *"_ivl_4", 0 0, L_0x5606484e8c60;  1 drivers
v0x5606484ad430_0 .net "i1", 0 0, L_0x5606484e8e80;  1 drivers
v0x5606484ad4f0_0 .net "i2", 0 0, L_0x5606484e8f20;  1 drivers
v0x5606484ad600_0 .net "o", 0 0, L_0x5606484e8d70;  1 drivers
S_0x5606484ad740 .scope generate, "genblk1[3]" "genblk1[3]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484ad920 .param/l "i" 0 3 29, +C4<011>;
S_0x5606484ada00 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484ad740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e9000 .functor AND 1, L_0x5606484e9350, L_0x5606484e93f0, C4<1>, C4<1>;
L_0x5606484e9070 .functor NOT 1, L_0x5606484e9000, C4<0>, C4<0>, C4<0>;
L_0x5606484e9130 .functor OR 1, L_0x5606484e9350, L_0x5606484e93f0, C4<0>, C4<0>;
L_0x5606484e9240 .functor AND 1, L_0x5606484e9070, L_0x5606484e9130, C4<1>, C4<1>;
v0x5606484adc50_0 .net *"_ivl_0", 0 0, L_0x5606484e9000;  1 drivers
v0x5606484add50_0 .net *"_ivl_2", 0 0, L_0x5606484e9070;  1 drivers
v0x5606484ade30_0 .net *"_ivl_4", 0 0, L_0x5606484e9130;  1 drivers
v0x5606484adef0_0 .net "i1", 0 0, L_0x5606484e9350;  1 drivers
v0x5606484adfb0_0 .net "i2", 0 0, L_0x5606484e93f0;  1 drivers
v0x5606484ae0c0_0 .net "o", 0 0, L_0x5606484e9240;  1 drivers
S_0x5606484ae200 .scope generate, "genblk1[4]" "genblk1[4]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484ae430 .param/l "i" 0 3 29, +C4<0100>;
S_0x5606484ae510 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484ae200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e94e0 .functor AND 1, L_0x5606484e9830, L_0x5606484e98d0, C4<1>, C4<1>;
L_0x5606484e9550 .functor NOT 1, L_0x5606484e94e0, C4<0>, C4<0>, C4<0>;
L_0x5606484e9610 .functor OR 1, L_0x5606484e9830, L_0x5606484e98d0, C4<0>, C4<0>;
L_0x5606484e9720 .functor AND 1, L_0x5606484e9550, L_0x5606484e9610, C4<1>, C4<1>;
v0x5606484ae760_0 .net *"_ivl_0", 0 0, L_0x5606484e94e0;  1 drivers
v0x5606484ae860_0 .net *"_ivl_2", 0 0, L_0x5606484e9550;  1 drivers
v0x5606484ae940_0 .net *"_ivl_4", 0 0, L_0x5606484e9610;  1 drivers
v0x5606484aea00_0 .net "i1", 0 0, L_0x5606484e9830;  1 drivers
v0x5606484aeac0_0 .net "i2", 0 0, L_0x5606484e98d0;  1 drivers
v0x5606484aebd0_0 .net "o", 0 0, L_0x5606484e9720;  1 drivers
S_0x5606484aed10 .scope generate, "genblk1[5]" "genblk1[5]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484aeef0 .param/l "i" 0 3 29, +C4<0101>;
S_0x5606484aefd0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484aed10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e99d0 .functor AND 1, L_0x5606484e9cd0, L_0x5606484e9d70, C4<1>, C4<1>;
L_0x5606484e9a40 .functor NOT 1, L_0x5606484e99d0, C4<0>, C4<0>, C4<0>;
L_0x5606484e9ab0 .functor OR 1, L_0x5606484e9cd0, L_0x5606484e9d70, C4<0>, C4<0>;
L_0x5606484e9bc0 .functor AND 1, L_0x5606484e9a40, L_0x5606484e9ab0, C4<1>, C4<1>;
v0x5606484af220_0 .net *"_ivl_0", 0 0, L_0x5606484e99d0;  1 drivers
v0x5606484af320_0 .net *"_ivl_2", 0 0, L_0x5606484e9a40;  1 drivers
v0x5606484af400_0 .net *"_ivl_4", 0 0, L_0x5606484e9ab0;  1 drivers
v0x5606484af4c0_0 .net "i1", 0 0, L_0x5606484e9cd0;  1 drivers
v0x5606484af580_0 .net "i2", 0 0, L_0x5606484e9d70;  1 drivers
v0x5606484af690_0 .net "o", 0 0, L_0x5606484e9bc0;  1 drivers
S_0x5606484af7d0 .scope generate, "genblk1[6]" "genblk1[6]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484af9b0 .param/l "i" 0 3 29, +C4<0110>;
S_0x5606484afa90 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484af7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e9e80 .functor AND 1, L_0x5606484ea1d0, L_0x5606484ea270, C4<1>, C4<1>;
L_0x5606484e9ef0 .functor NOT 1, L_0x5606484e9e80, C4<0>, C4<0>, C4<0>;
L_0x5606484e9fb0 .functor OR 1, L_0x5606484ea1d0, L_0x5606484ea270, C4<0>, C4<0>;
L_0x5606484ea0c0 .functor AND 1, L_0x5606484e9ef0, L_0x5606484e9fb0, C4<1>, C4<1>;
v0x5606484afce0_0 .net *"_ivl_0", 0 0, L_0x5606484e9e80;  1 drivers
v0x5606484afde0_0 .net *"_ivl_2", 0 0, L_0x5606484e9ef0;  1 drivers
v0x5606484afec0_0 .net *"_ivl_4", 0 0, L_0x5606484e9fb0;  1 drivers
v0x5606484aff80_0 .net "i1", 0 0, L_0x5606484ea1d0;  1 drivers
v0x5606484b0040_0 .net "i2", 0 0, L_0x5606484ea270;  1 drivers
v0x5606484b0150_0 .net "o", 0 0, L_0x5606484ea0c0;  1 drivers
S_0x5606484b0290 .scope generate, "genblk1[7]" "genblk1[7]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b0470 .param/l "i" 0 3 29, +C4<0111>;
S_0x5606484b0550 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b0290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484e9e10 .functor AND 1, L_0x5606484ea670, L_0x5606484ea710, C4<1>, C4<1>;
L_0x5606484ea390 .functor NOT 1, L_0x5606484e9e10, C4<0>, C4<0>, C4<0>;
L_0x5606484ea450 .functor OR 1, L_0x5606484ea670, L_0x5606484ea710, C4<0>, C4<0>;
L_0x5606484ea560 .functor AND 1, L_0x5606484ea390, L_0x5606484ea450, C4<1>, C4<1>;
v0x5606484b07a0_0 .net *"_ivl_0", 0 0, L_0x5606484e9e10;  1 drivers
v0x5606484b08a0_0 .net *"_ivl_2", 0 0, L_0x5606484ea390;  1 drivers
v0x5606484b0980_0 .net *"_ivl_4", 0 0, L_0x5606484ea450;  1 drivers
v0x5606484b0a40_0 .net "i1", 0 0, L_0x5606484ea670;  1 drivers
v0x5606484b0b00_0 .net "i2", 0 0, L_0x5606484ea710;  1 drivers
v0x5606484b0c10_0 .net "o", 0 0, L_0x5606484ea560;  1 drivers
S_0x5606484b0d50 .scope generate, "genblk1[8]" "genblk1[8]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484ae3e0 .param/l "i" 0 3 29, +C4<01000>;
S_0x5606484b0fc0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b0d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ea840 .functor AND 1, L_0x5606484eab90, L_0x5606484eac30, C4<1>, C4<1>;
L_0x5606484ea8b0 .functor NOT 1, L_0x5606484ea840, C4<0>, C4<0>, C4<0>;
L_0x5606484ea970 .functor OR 1, L_0x5606484eab90, L_0x5606484eac30, C4<0>, C4<0>;
L_0x5606484eaa80 .functor AND 1, L_0x5606484ea8b0, L_0x5606484ea970, C4<1>, C4<1>;
v0x5606484b1210_0 .net *"_ivl_0", 0 0, L_0x5606484ea840;  1 drivers
v0x5606484b1310_0 .net *"_ivl_2", 0 0, L_0x5606484ea8b0;  1 drivers
v0x5606484b13f0_0 .net *"_ivl_4", 0 0, L_0x5606484ea970;  1 drivers
v0x5606484b14b0_0 .net "i1", 0 0, L_0x5606484eab90;  1 drivers
v0x5606484b1570_0 .net "i2", 0 0, L_0x5606484eac30;  1 drivers
v0x5606484b1680_0 .net "o", 0 0, L_0x5606484eaa80;  1 drivers
S_0x5606484b17c0 .scope generate, "genblk1[9]" "genblk1[9]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b19a0 .param/l "i" 0 3 29, +C4<01001>;
S_0x5606484b1a80 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b17c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ead70 .functor AND 1, L_0x5606484eb0c0, L_0x5606484eb160, C4<1>, C4<1>;
L_0x5606484eade0 .functor NOT 1, L_0x5606484ead70, C4<0>, C4<0>, C4<0>;
L_0x5606484eaea0 .functor OR 1, L_0x5606484eb0c0, L_0x5606484eb160, C4<0>, C4<0>;
L_0x5606484eafb0 .functor AND 1, L_0x5606484eade0, L_0x5606484eaea0, C4<1>, C4<1>;
v0x5606484b1cd0_0 .net *"_ivl_0", 0 0, L_0x5606484ead70;  1 drivers
v0x5606484b1dd0_0 .net *"_ivl_2", 0 0, L_0x5606484eade0;  1 drivers
v0x5606484b1eb0_0 .net *"_ivl_4", 0 0, L_0x5606484eaea0;  1 drivers
v0x5606484b1f70_0 .net "i1", 0 0, L_0x5606484eb0c0;  1 drivers
v0x5606484b2030_0 .net "i2", 0 0, L_0x5606484eb160;  1 drivers
v0x5606484b2140_0 .net "o", 0 0, L_0x5606484eafb0;  1 drivers
S_0x5606484b2280 .scope generate, "genblk1[10]" "genblk1[10]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b2460 .param/l "i" 0 3 29, +C4<01010>;
S_0x5606484b2540 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b2280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484eb2b0 .functor AND 1, L_0x5606484eacd0, L_0x5606484eb600, C4<1>, C4<1>;
L_0x5606484eb320 .functor NOT 1, L_0x5606484eb2b0, C4<0>, C4<0>, C4<0>;
L_0x5606484eb3e0 .functor OR 1, L_0x5606484eacd0, L_0x5606484eb600, C4<0>, C4<0>;
L_0x5606484eb4f0 .functor AND 1, L_0x5606484eb320, L_0x5606484eb3e0, C4<1>, C4<1>;
v0x5606484b2790_0 .net *"_ivl_0", 0 0, L_0x5606484eb2b0;  1 drivers
v0x5606484b2890_0 .net *"_ivl_2", 0 0, L_0x5606484eb320;  1 drivers
v0x5606484b2970_0 .net *"_ivl_4", 0 0, L_0x5606484eb3e0;  1 drivers
v0x5606484b2a30_0 .net "i1", 0 0, L_0x5606484eacd0;  1 drivers
v0x5606484b2af0_0 .net "i2", 0 0, L_0x5606484eb600;  1 drivers
v0x5606484b2c00_0 .net "o", 0 0, L_0x5606484eb4f0;  1 drivers
S_0x5606484b2d40 .scope generate, "genblk1[11]" "genblk1[11]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b2f20 .param/l "i" 0 3 29, +C4<01011>;
S_0x5606484b3000 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b2d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484eb760 .functor AND 1, L_0x5606484ebab0, L_0x5606484ebb50, C4<1>, C4<1>;
L_0x5606484eb7d0 .functor NOT 1, L_0x5606484eb760, C4<0>, C4<0>, C4<0>;
L_0x5606484eb890 .functor OR 1, L_0x5606484ebab0, L_0x5606484ebb50, C4<0>, C4<0>;
L_0x5606484eb9a0 .functor AND 1, L_0x5606484eb7d0, L_0x5606484eb890, C4<1>, C4<1>;
v0x5606484b3250_0 .net *"_ivl_0", 0 0, L_0x5606484eb760;  1 drivers
v0x5606484b3350_0 .net *"_ivl_2", 0 0, L_0x5606484eb7d0;  1 drivers
v0x5606484b3430_0 .net *"_ivl_4", 0 0, L_0x5606484eb890;  1 drivers
v0x5606484b34f0_0 .net "i1", 0 0, L_0x5606484ebab0;  1 drivers
v0x5606484b35b0_0 .net "i2", 0 0, L_0x5606484ebb50;  1 drivers
v0x5606484b36c0_0 .net "o", 0 0, L_0x5606484eb9a0;  1 drivers
S_0x5606484b3800 .scope generate, "genblk1[12]" "genblk1[12]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b39e0 .param/l "i" 0 3 29, +C4<01100>;
S_0x5606484b3ac0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b3800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ebcc0 .functor AND 1, L_0x5606484ec010, L_0x5606484ec0b0, C4<1>, C4<1>;
L_0x5606484ebd30 .functor NOT 1, L_0x5606484ebcc0, C4<0>, C4<0>, C4<0>;
L_0x5606484ebdf0 .functor OR 1, L_0x5606484ec010, L_0x5606484ec0b0, C4<0>, C4<0>;
L_0x5606484ebf00 .functor AND 1, L_0x5606484ebd30, L_0x5606484ebdf0, C4<1>, C4<1>;
v0x5606484b3d10_0 .net *"_ivl_0", 0 0, L_0x5606484ebcc0;  1 drivers
v0x5606484b3e10_0 .net *"_ivl_2", 0 0, L_0x5606484ebd30;  1 drivers
v0x5606484b3ef0_0 .net *"_ivl_4", 0 0, L_0x5606484ebdf0;  1 drivers
v0x5606484b3fb0_0 .net "i1", 0 0, L_0x5606484ec010;  1 drivers
v0x5606484b4070_0 .net "i2", 0 0, L_0x5606484ec0b0;  1 drivers
v0x5606484b4180_0 .net "o", 0 0, L_0x5606484ebf00;  1 drivers
S_0x5606484b42c0 .scope generate, "genblk1[13]" "genblk1[13]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b44a0 .param/l "i" 0 3 29, +C4<01101>;
S_0x5606484b4580 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b42c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ec230 .functor AND 1, L_0x5606484ec580, L_0x5606484ec620, C4<1>, C4<1>;
L_0x5606484ec2a0 .functor NOT 1, L_0x5606484ec230, C4<0>, C4<0>, C4<0>;
L_0x5606484ec360 .functor OR 1, L_0x5606484ec580, L_0x5606484ec620, C4<0>, C4<0>;
L_0x5606484ec470 .functor AND 1, L_0x5606484ec2a0, L_0x5606484ec360, C4<1>, C4<1>;
v0x5606484b47d0_0 .net *"_ivl_0", 0 0, L_0x5606484ec230;  1 drivers
v0x5606484b48d0_0 .net *"_ivl_2", 0 0, L_0x5606484ec2a0;  1 drivers
v0x5606484b49b0_0 .net *"_ivl_4", 0 0, L_0x5606484ec360;  1 drivers
v0x5606484b4a70_0 .net "i1", 0 0, L_0x5606484ec580;  1 drivers
v0x5606484b4b30_0 .net "i2", 0 0, L_0x5606484ec620;  1 drivers
v0x5606484b4c40_0 .net "o", 0 0, L_0x5606484ec470;  1 drivers
S_0x5606484b4d80 .scope generate, "genblk1[14]" "genblk1[14]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b4f60 .param/l "i" 0 3 29, +C4<01110>;
S_0x5606484b5040 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b4d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ec7b0 .functor AND 1, L_0x5606484ecb00, L_0x5606484ecba0, C4<1>, C4<1>;
L_0x5606484ec820 .functor NOT 1, L_0x5606484ec7b0, C4<0>, C4<0>, C4<0>;
L_0x5606484ec8e0 .functor OR 1, L_0x5606484ecb00, L_0x5606484ecba0, C4<0>, C4<0>;
L_0x5606484ec9f0 .functor AND 1, L_0x5606484ec820, L_0x5606484ec8e0, C4<1>, C4<1>;
v0x5606484b5290_0 .net *"_ivl_0", 0 0, L_0x5606484ec7b0;  1 drivers
v0x5606484b5390_0 .net *"_ivl_2", 0 0, L_0x5606484ec820;  1 drivers
v0x5606484b5470_0 .net *"_ivl_4", 0 0, L_0x5606484ec8e0;  1 drivers
v0x5606484b5530_0 .net "i1", 0 0, L_0x5606484ecb00;  1 drivers
v0x5606484b55f0_0 .net "i2", 0 0, L_0x5606484ecba0;  1 drivers
v0x5606484b5700_0 .net "o", 0 0, L_0x5606484ec9f0;  1 drivers
S_0x5606484b5840 .scope generate, "genblk1[15]" "genblk1[15]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b5a20 .param/l "i" 0 3 29, +C4<01111>;
S_0x5606484b5b00 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b5840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ecd40 .functor AND 1, L_0x5606484ed0c0, L_0x5606484ed160, C4<1>, C4<1>;
L_0x5606484ecdb0 .functor NOT 1, L_0x5606484ecd40, C4<0>, C4<0>, C4<0>;
L_0x5606484ece70 .functor OR 1, L_0x5606484ed0c0, L_0x5606484ed160, C4<0>, C4<0>;
L_0x5606484ecf80 .functor AND 1, L_0x5606484ecdb0, L_0x5606484ece70, C4<1>, C4<1>;
v0x5606484b5d50_0 .net *"_ivl_0", 0 0, L_0x5606484ecd40;  1 drivers
v0x5606484b5e50_0 .net *"_ivl_2", 0 0, L_0x5606484ecdb0;  1 drivers
v0x5606484b5f30_0 .net *"_ivl_4", 0 0, L_0x5606484ece70;  1 drivers
v0x5606484b5ff0_0 .net "i1", 0 0, L_0x5606484ed0c0;  1 drivers
v0x5606484b60b0_0 .net "i2", 0 0, L_0x5606484ed160;  1 drivers
v0x5606484b61c0_0 .net "o", 0 0, L_0x5606484ecf80;  1 drivers
S_0x5606484b6300 .scope generate, "genblk1[16]" "genblk1[16]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b65f0 .param/l "i" 0 3 29, +C4<010000>;
S_0x5606484b66d0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b6300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ed310 .functor AND 1, L_0x5606484ed690, L_0x5606484ed730, C4<1>, C4<1>;
L_0x5606484ed380 .functor NOT 1, L_0x5606484ed310, C4<0>, C4<0>, C4<0>;
L_0x5606484ed440 .functor OR 1, L_0x5606484ed690, L_0x5606484ed730, C4<0>, C4<0>;
L_0x5606484ed550 .functor AND 1, L_0x5606484ed380, L_0x5606484ed440, C4<1>, C4<1>;
v0x5606484b6920_0 .net *"_ivl_0", 0 0, L_0x5606484ed310;  1 drivers
v0x5606484b6a20_0 .net *"_ivl_2", 0 0, L_0x5606484ed380;  1 drivers
v0x5606484b6b00_0 .net *"_ivl_4", 0 0, L_0x5606484ed440;  1 drivers
v0x5606484b6bc0_0 .net "i1", 0 0, L_0x5606484ed690;  1 drivers
v0x5606484b6c80_0 .net "i2", 0 0, L_0x5606484ed730;  1 drivers
v0x5606484b6d90_0 .net "o", 0 0, L_0x5606484ed550;  1 drivers
S_0x5606484b6ed0 .scope generate, "genblk1[17]" "genblk1[17]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b70b0 .param/l "i" 0 3 29, +C4<010001>;
S_0x5606484b7190 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b6ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ed8f0 .functor AND 1, L_0x5606484edc70, L_0x5606484edd10, C4<1>, C4<1>;
L_0x5606484ed960 .functor NOT 1, L_0x5606484ed8f0, C4<0>, C4<0>, C4<0>;
L_0x5606484eda20 .functor OR 1, L_0x5606484edc70, L_0x5606484edd10, C4<0>, C4<0>;
L_0x5606484edb30 .functor AND 1, L_0x5606484ed960, L_0x5606484eda20, C4<1>, C4<1>;
v0x5606484b73e0_0 .net *"_ivl_0", 0 0, L_0x5606484ed8f0;  1 drivers
v0x5606484b74e0_0 .net *"_ivl_2", 0 0, L_0x5606484ed960;  1 drivers
v0x5606484b75c0_0 .net *"_ivl_4", 0 0, L_0x5606484eda20;  1 drivers
v0x5606484b7680_0 .net "i1", 0 0, L_0x5606484edc70;  1 drivers
v0x5606484b7740_0 .net "i2", 0 0, L_0x5606484edd10;  1 drivers
v0x5606484b7850_0 .net "o", 0 0, L_0x5606484edb30;  1 drivers
S_0x5606484b7990 .scope generate, "genblk1[18]" "genblk1[18]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b7b70 .param/l "i" 0 3 29, +C4<010010>;
S_0x5606484b7c50 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b7990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ed7d0 .functor AND 1, L_0x5606484ee180, L_0x5606484ee220, C4<1>, C4<1>;
L_0x5606484ed840 .functor NOT 1, L_0x5606484ed7d0, C4<0>, C4<0>, C4<0>;
L_0x5606484edf30 .functor OR 1, L_0x5606484ee180, L_0x5606484ee220, C4<0>, C4<0>;
L_0x5606484ee040 .functor AND 1, L_0x5606484ed840, L_0x5606484edf30, C4<1>, C4<1>;
v0x5606484b7ea0_0 .net *"_ivl_0", 0 0, L_0x5606484ed7d0;  1 drivers
v0x5606484b7fa0_0 .net *"_ivl_2", 0 0, L_0x5606484ed840;  1 drivers
v0x5606484b8080_0 .net *"_ivl_4", 0 0, L_0x5606484edf30;  1 drivers
v0x5606484b8140_0 .net "i1", 0 0, L_0x5606484ee180;  1 drivers
v0x5606484b8200_0 .net "i2", 0 0, L_0x5606484ee220;  1 drivers
v0x5606484b8310_0 .net "o", 0 0, L_0x5606484ee040;  1 drivers
S_0x5606484b8450 .scope generate, "genblk1[19]" "genblk1[19]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b8630 .param/l "i" 0 3 29, +C4<010011>;
S_0x5606484b8710 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b8450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ee400 .functor AND 1, L_0x5606484ee7e0, L_0x5606484ee880, C4<1>, C4<1>;
L_0x5606484ee4a0 .functor NOT 1, L_0x5606484ee400, C4<0>, C4<0>, C4<0>;
L_0x5606484ee590 .functor OR 1, L_0x5606484ee7e0, L_0x5606484ee880, C4<0>, C4<0>;
L_0x5606484ee6a0 .functor AND 1, L_0x5606484ee4a0, L_0x5606484ee590, C4<1>, C4<1>;
v0x5606484b8960_0 .net *"_ivl_0", 0 0, L_0x5606484ee400;  1 drivers
v0x5606484b8a60_0 .net *"_ivl_2", 0 0, L_0x5606484ee4a0;  1 drivers
v0x5606484b8b40_0 .net *"_ivl_4", 0 0, L_0x5606484ee590;  1 drivers
v0x5606484b8c00_0 .net "i1", 0 0, L_0x5606484ee7e0;  1 drivers
v0x5606484b8cc0_0 .net "i2", 0 0, L_0x5606484ee880;  1 drivers
v0x5606484b8dd0_0 .net "o", 0 0, L_0x5606484ee6a0;  1 drivers
S_0x5606484b8f10 .scope generate, "genblk1[20]" "genblk1[20]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b90f0 .param/l "i" 0 3 29, +C4<010100>;
S_0x5606484b91d0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b8f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484eea70 .functor AND 1, L_0x5606484eee20, L_0x5606484eeec0, C4<1>, C4<1>;
L_0x5606484eeae0 .functor NOT 1, L_0x5606484eea70, C4<0>, C4<0>, C4<0>;
L_0x5606484eebd0 .functor OR 1, L_0x5606484eee20, L_0x5606484eeec0, C4<0>, C4<0>;
L_0x5606484eece0 .functor AND 1, L_0x5606484eeae0, L_0x5606484eebd0, C4<1>, C4<1>;
v0x5606484b9420_0 .net *"_ivl_0", 0 0, L_0x5606484eea70;  1 drivers
v0x5606484b9520_0 .net *"_ivl_2", 0 0, L_0x5606484eeae0;  1 drivers
v0x5606484b9600_0 .net *"_ivl_4", 0 0, L_0x5606484eebd0;  1 drivers
v0x5606484b96c0_0 .net "i1", 0 0, L_0x5606484eee20;  1 drivers
v0x5606484b9780_0 .net "i2", 0 0, L_0x5606484eeec0;  1 drivers
v0x5606484b9890_0 .net "o", 0 0, L_0x5606484eece0;  1 drivers
S_0x5606484b99d0 .scope generate, "genblk1[21]" "genblk1[21]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484b9bb0 .param/l "i" 0 3 29, +C4<010101>;
S_0x5606484b9c90 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484b99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ef0c0 .functor AND 1, L_0x5606484ef470, L_0x5606484ef510, C4<1>, C4<1>;
L_0x5606484ef130 .functor NOT 1, L_0x5606484ef0c0, C4<0>, C4<0>, C4<0>;
L_0x5606484ef220 .functor OR 1, L_0x5606484ef470, L_0x5606484ef510, C4<0>, C4<0>;
L_0x5606484ef330 .functor AND 1, L_0x5606484ef130, L_0x5606484ef220, C4<1>, C4<1>;
v0x5606484b9ee0_0 .net *"_ivl_0", 0 0, L_0x5606484ef0c0;  1 drivers
v0x5606484b9fe0_0 .net *"_ivl_2", 0 0, L_0x5606484ef130;  1 drivers
v0x5606484ba0c0_0 .net *"_ivl_4", 0 0, L_0x5606484ef220;  1 drivers
v0x5606484ba180_0 .net "i1", 0 0, L_0x5606484ef470;  1 drivers
v0x5606484ba240_0 .net "i2", 0 0, L_0x5606484ef510;  1 drivers
v0x5606484ba350_0 .net "o", 0 0, L_0x5606484ef330;  1 drivers
S_0x5606484ba490 .scope generate, "genblk1[22]" "genblk1[22]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484ba670 .param/l "i" 0 3 29, +C4<010110>;
S_0x5606484ba750 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484ba490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484ef720 .functor AND 1, L_0x5606484efad0, L_0x5606484efb70, C4<1>, C4<1>;
L_0x5606484ef790 .functor NOT 1, L_0x5606484ef720, C4<0>, C4<0>, C4<0>;
L_0x5606484ef880 .functor OR 1, L_0x5606484efad0, L_0x5606484efb70, C4<0>, C4<0>;
L_0x5606484ef990 .functor AND 1, L_0x5606484ef790, L_0x5606484ef880, C4<1>, C4<1>;
v0x5606484ba9a0_0 .net *"_ivl_0", 0 0, L_0x5606484ef720;  1 drivers
v0x5606484baaa0_0 .net *"_ivl_2", 0 0, L_0x5606484ef790;  1 drivers
v0x5606484bab80_0 .net *"_ivl_4", 0 0, L_0x5606484ef880;  1 drivers
v0x5606484bac40_0 .net "i1", 0 0, L_0x5606484efad0;  1 drivers
v0x5606484bad00_0 .net "i2", 0 0, L_0x5606484efb70;  1 drivers
v0x5606484bae10_0 .net "o", 0 0, L_0x5606484ef990;  1 drivers
S_0x5606484baf50 .scope generate, "genblk1[23]" "genblk1[23]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484bb130 .param/l "i" 0 3 29, +C4<010111>;
S_0x5606484bb210 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484baf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484efd90 .functor AND 1, L_0x5606484f0140, L_0x5606484f01e0, C4<1>, C4<1>;
L_0x5606484efe00 .functor NOT 1, L_0x5606484efd90, C4<0>, C4<0>, C4<0>;
L_0x5606484efef0 .functor OR 1, L_0x5606484f0140, L_0x5606484f01e0, C4<0>, C4<0>;
L_0x5606484f0000 .functor AND 1, L_0x5606484efe00, L_0x5606484efef0, C4<1>, C4<1>;
v0x5606484bb460_0 .net *"_ivl_0", 0 0, L_0x5606484efd90;  1 drivers
v0x5606484bb560_0 .net *"_ivl_2", 0 0, L_0x5606484efe00;  1 drivers
v0x5606484bb640_0 .net *"_ivl_4", 0 0, L_0x5606484efef0;  1 drivers
v0x5606484bb700_0 .net "i1", 0 0, L_0x5606484f0140;  1 drivers
v0x5606484bb7c0_0 .net "i2", 0 0, L_0x5606484f01e0;  1 drivers
v0x5606484bb8d0_0 .net "o", 0 0, L_0x5606484f0000;  1 drivers
S_0x5606484bba10 .scope generate, "genblk1[24]" "genblk1[24]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484bbbf0 .param/l "i" 0 3 29, +C4<011000>;
S_0x5606484bbcd0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484bba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f0410 .functor AND 1, L_0x5606484f07c0, L_0x5606484f0860, C4<1>, C4<1>;
L_0x5606484f0480 .functor NOT 1, L_0x5606484f0410, C4<0>, C4<0>, C4<0>;
L_0x5606484f0570 .functor OR 1, L_0x5606484f07c0, L_0x5606484f0860, C4<0>, C4<0>;
L_0x5606484f0680 .functor AND 1, L_0x5606484f0480, L_0x5606484f0570, C4<1>, C4<1>;
v0x5606484bbf20_0 .net *"_ivl_0", 0 0, L_0x5606484f0410;  1 drivers
v0x5606484bc020_0 .net *"_ivl_2", 0 0, L_0x5606484f0480;  1 drivers
v0x5606484bc100_0 .net *"_ivl_4", 0 0, L_0x5606484f0570;  1 drivers
v0x5606484bc1c0_0 .net "i1", 0 0, L_0x5606484f07c0;  1 drivers
v0x5606484bc280_0 .net "i2", 0 0, L_0x5606484f0860;  1 drivers
v0x5606484bc390_0 .net "o", 0 0, L_0x5606484f0680;  1 drivers
S_0x5606484bc4d0 .scope generate, "genblk1[25]" "genblk1[25]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484bc6b0 .param/l "i" 0 3 29, +C4<011001>;
S_0x5606484bc790 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484bc4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f0aa0 .functor AND 1, L_0x5606484f0e50, L_0x5606484f0ef0, C4<1>, C4<1>;
L_0x5606484f0b10 .functor NOT 1, L_0x5606484f0aa0, C4<0>, C4<0>, C4<0>;
L_0x5606484f0c00 .functor OR 1, L_0x5606484f0e50, L_0x5606484f0ef0, C4<0>, C4<0>;
L_0x5606484f0d10 .functor AND 1, L_0x5606484f0b10, L_0x5606484f0c00, C4<1>, C4<1>;
v0x5606484bc9e0_0 .net *"_ivl_0", 0 0, L_0x5606484f0aa0;  1 drivers
v0x5606484bcae0_0 .net *"_ivl_2", 0 0, L_0x5606484f0b10;  1 drivers
v0x5606484bcbc0_0 .net *"_ivl_4", 0 0, L_0x5606484f0c00;  1 drivers
v0x5606484bcc80_0 .net "i1", 0 0, L_0x5606484f0e50;  1 drivers
v0x5606484bcd40_0 .net "i2", 0 0, L_0x5606484f0ef0;  1 drivers
v0x5606484bce50_0 .net "o", 0 0, L_0x5606484f0d10;  1 drivers
S_0x5606484bcf90 .scope generate, "genblk1[26]" "genblk1[26]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484bd170 .param/l "i" 0 3 29, +C4<011010>;
S_0x5606484bd250 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484bcf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f1140 .functor AND 1, L_0x5606484f14f0, L_0x5606484f1590, C4<1>, C4<1>;
L_0x5606484f11b0 .functor NOT 1, L_0x5606484f1140, C4<0>, C4<0>, C4<0>;
L_0x5606484f12a0 .functor OR 1, L_0x5606484f14f0, L_0x5606484f1590, C4<0>, C4<0>;
L_0x5606484f13b0 .functor AND 1, L_0x5606484f11b0, L_0x5606484f12a0, C4<1>, C4<1>;
v0x5606484bd4a0_0 .net *"_ivl_0", 0 0, L_0x5606484f1140;  1 drivers
v0x5606484bd5a0_0 .net *"_ivl_2", 0 0, L_0x5606484f11b0;  1 drivers
v0x5606484bd680_0 .net *"_ivl_4", 0 0, L_0x5606484f12a0;  1 drivers
v0x5606484bd740_0 .net "i1", 0 0, L_0x5606484f14f0;  1 drivers
v0x5606484bd800_0 .net "i2", 0 0, L_0x5606484f1590;  1 drivers
v0x5606484bd910_0 .net "o", 0 0, L_0x5606484f13b0;  1 drivers
S_0x5606484bda50 .scope generate, "genblk1[27]" "genblk1[27]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484bdc30 .param/l "i" 0 3 29, +C4<011011>;
S_0x5606484bdd10 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484bda50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f17f0 .functor AND 1, L_0x5606484f1ba0, L_0x5606484f1c40, C4<1>, C4<1>;
L_0x5606484f1860 .functor NOT 1, L_0x5606484f17f0, C4<0>, C4<0>, C4<0>;
L_0x5606484f1950 .functor OR 1, L_0x5606484f1ba0, L_0x5606484f1c40, C4<0>, C4<0>;
L_0x5606484f1a60 .functor AND 1, L_0x5606484f1860, L_0x5606484f1950, C4<1>, C4<1>;
v0x5606484bdf60_0 .net *"_ivl_0", 0 0, L_0x5606484f17f0;  1 drivers
v0x5606484be060_0 .net *"_ivl_2", 0 0, L_0x5606484f1860;  1 drivers
v0x5606484be140_0 .net *"_ivl_4", 0 0, L_0x5606484f1950;  1 drivers
v0x5606484be200_0 .net "i1", 0 0, L_0x5606484f1ba0;  1 drivers
v0x5606484be2c0_0 .net "i2", 0 0, L_0x5606484f1c40;  1 drivers
v0x5606484be3d0_0 .net "o", 0 0, L_0x5606484f1a60;  1 drivers
S_0x5606484be510 .scope generate, "genblk1[28]" "genblk1[28]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484be6f0 .param/l "i" 0 3 29, +C4<011100>;
S_0x5606484be7d0 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f1eb0 .functor AND 1, L_0x5606484f2260, L_0x5606484f2710, C4<1>, C4<1>;
L_0x5606484f1f20 .functor NOT 1, L_0x5606484f1eb0, C4<0>, C4<0>, C4<0>;
L_0x5606484f2010 .functor OR 1, L_0x5606484f2260, L_0x5606484f2710, C4<0>, C4<0>;
L_0x5606484f2120 .functor AND 1, L_0x5606484f1f20, L_0x5606484f2010, C4<1>, C4<1>;
v0x5606484bea20_0 .net *"_ivl_0", 0 0, L_0x5606484f1eb0;  1 drivers
v0x5606484beb20_0 .net *"_ivl_2", 0 0, L_0x5606484f1f20;  1 drivers
v0x5606484bec00_0 .net *"_ivl_4", 0 0, L_0x5606484f2010;  1 drivers
v0x5606484becc0_0 .net "i1", 0 0, L_0x5606484f2260;  1 drivers
v0x5606484bed80_0 .net "i2", 0 0, L_0x5606484f2710;  1 drivers
v0x5606484bee90_0 .net "o", 0 0, L_0x5606484f2120;  1 drivers
S_0x5606484befd0 .scope generate, "genblk1[29]" "genblk1[29]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484bf1b0 .param/l "i" 0 3 29, +C4<011101>;
S_0x5606484bf290 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484befd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f2990 .functor AND 1, L_0x5606484f2d40, L_0x5606484f2de0, C4<1>, C4<1>;
L_0x5606484f2a00 .functor NOT 1, L_0x5606484f2990, C4<0>, C4<0>, C4<0>;
L_0x5606484f2af0 .functor OR 1, L_0x5606484f2d40, L_0x5606484f2de0, C4<0>, C4<0>;
L_0x5606484f2c00 .functor AND 1, L_0x5606484f2a00, L_0x5606484f2af0, C4<1>, C4<1>;
v0x5606484bf4e0_0 .net *"_ivl_0", 0 0, L_0x5606484f2990;  1 drivers
v0x5606484bf5e0_0 .net *"_ivl_2", 0 0, L_0x5606484f2a00;  1 drivers
v0x5606484bf6c0_0 .net *"_ivl_4", 0 0, L_0x5606484f2af0;  1 drivers
v0x5606484bf780_0 .net "i1", 0 0, L_0x5606484f2d40;  1 drivers
v0x5606484bf840_0 .net "i2", 0 0, L_0x5606484f2de0;  1 drivers
v0x5606484bf950_0 .net "o", 0 0, L_0x5606484f2c00;  1 drivers
S_0x5606484bfa90 .scope generate, "genblk1[30]" "genblk1[30]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484bfc70 .param/l "i" 0 3 29, +C4<011110>;
S_0x5606484bfd50 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484bfa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f3880 .functor AND 1, L_0x5606484f3c30, L_0x5606484f3cd0, C4<1>, C4<1>;
L_0x5606484f38f0 .functor NOT 1, L_0x5606484f3880, C4<0>, C4<0>, C4<0>;
L_0x5606484f39e0 .functor OR 1, L_0x5606484f3c30, L_0x5606484f3cd0, C4<0>, C4<0>;
L_0x5606484f3af0 .functor AND 1, L_0x5606484f38f0, L_0x5606484f39e0, C4<1>, C4<1>;
v0x5606484bffa0_0 .net *"_ivl_0", 0 0, L_0x5606484f3880;  1 drivers
v0x5606484c00a0_0 .net *"_ivl_2", 0 0, L_0x5606484f38f0;  1 drivers
v0x5606484c0180_0 .net *"_ivl_4", 0 0, L_0x5606484f39e0;  1 drivers
v0x5606484c0240_0 .net "i1", 0 0, L_0x5606484f3c30;  1 drivers
v0x5606484c0300_0 .net "i2", 0 0, L_0x5606484f3cd0;  1 drivers
v0x5606484c0410_0 .net "o", 0 0, L_0x5606484f3af0;  1 drivers
S_0x5606484c0550 .scope generate, "genblk1[31]" "genblk1[31]" 3 29, 3 29 0, S_0x5606484ab4b0;
 .timescale 0 0;
P_0x5606484c0730 .param/l "i" 0 3 29, +C4<011111>;
S_0x5606484c0810 .scope module, "w_xor" "W_XOR" 3 30, 4 11 0, S_0x5606484c0550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_0x5606484f3f70 .functor AND 1, L_0x5606484f4e10, L_0x5606484f50c0, C4<1>, C4<1>;
L_0x5606484f3fe0 .functor NOT 1, L_0x5606484f3f70, C4<0>, C4<0>, C4<0>;
L_0x5606484f40d0 .functor OR 1, L_0x5606484f4e10, L_0x5606484f50c0, C4<0>, C4<0>;
L_0x5606484f41e0 .functor AND 1, L_0x5606484f3fe0, L_0x5606484f40d0, C4<1>, C4<1>;
v0x5606484c0a60_0 .net *"_ivl_0", 0 0, L_0x5606484f3f70;  1 drivers
v0x5606484c0b60_0 .net *"_ivl_2", 0 0, L_0x5606484f3fe0;  1 drivers
v0x5606484c0c40_0 .net *"_ivl_4", 0 0, L_0x5606484f40d0;  1 drivers
v0x5606484c0d00_0 .net "i1", 0 0, L_0x5606484f4e10;  1 drivers
v0x5606484c0dc0_0 .net "i2", 0 0, L_0x5606484f50c0;  1 drivers
v0x5606484c0ed0_0 .net "o", 0 0, L_0x5606484f41e0;  1 drivers
S_0x5606484c12d0 .scope module, "lf" "logicfunctions" 6 28, 9 3 0, S_0x56064838ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "logicidx";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /OUTPUT 32 "o";
v0x5606484c1560_0 .net "a", 31 0, v0x5606484c2870_0;  1 drivers
v0x5606484c1660_0 .net "active", 0 0, v0x5606484c5070_0;  alias, 1 drivers
v0x5606484c1720_0 .net "b", 31 0, v0x5606484c2960_0;  1 drivers
v0x5606484c17e0_0 .net "logicidx", 2 0, v0x5606484c5110_0;  alias, 1 drivers
v0x5606484c18c0_0 .var "o", 31 0;
E_0x560648313030 .event anyedge, v0x5606484c1660_0, v0x5606484c17e0_0, v0x5606484c1560_0, v0x5606484c1720_0;
S_0x5606484c2e30 .scope module, "armodule" "addressregister" 5 98, 10 3 0, S_0x5606483edf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ale";
    .port_info 2 /INPUT 1 "abe";
    .port_info 3 /INPUT 32 "alubus";
    .port_info 4 /OUTPUT 32 "incrementerbus";
    .port_info 5 /OUTPUT 32 "addressregister";
v0x5606484c30e0_0 .net "abe", 0 0, v0x5606484c86d0_0;  1 drivers
v0x5606484c31c0_0 .var "addressregister", 31 0;
v0x5606484c32a0_0 .net "ale", 0 0, v0x5606484c8930_0;  1 drivers
v0x5606484c3370_0 .net "alubus", 31 0, v0x5606484c9260_0;  1 drivers
v0x5606484c3450_0 .net "clk", 0 0, v0x5606484cbde0_0;  1 drivers
v0x5606484c3560_0 .var "incrementerbus", 31 0;
E_0x5606484c3080 .event posedge, v0x5606484c3450_0;
S_0x5606484c3740 .scope module, "clkmodule" "clock" 5 76, 11 3 0, S_0x5606483edf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c1";
    .port_info 1 /OUTPUT 1 "c2";
v0x5606484c3920_0 .var "c1", 0 0;
v0x5606484c3a00_0 .var "c2", 0 0;
v0x5606484c3ac0_0 .var/i "phase", 31 0;
S_0x5606484c3c10 .scope module, "decodermodule" "decoder" 5 114, 12 3 0, S_0x5606483edf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "reg_w";
    .port_info 3 /OUTPUT 1 "pc_w";
    .port_info 4 /OUTPUT 1 "ale";
    .port_info 5 /OUTPUT 1 "abe";
    .port_info 6 /OUTPUT 1 "is_immediate";
    .port_info 7 /OUTPUT 1 "S_on";
    .port_info 8 /OUTPUT 1 "alu_hot";
    .port_info 9 /OUTPUT 1 "mult_hot";
    .port_info 10 /OUTPUT 4 "mode";
    .port_info 11 /OUTPUT 2 "special_input";
    .port_info 12 /OUTPUT 3 "shifter_mode";
    .port_info 13 /OUTPUT 3 "logicidx";
    .port_info 14 /OUTPUT 5 "shifter_count";
    .port_info 15 /OUTPUT 4 "Rn";
    .port_info 16 /OUTPUT 4 "Rd";
    .port_info 17 /OUTPUT 4 "Rm";
    .port_info 18 /OUTPUT 4 "Rs";
    .port_info 19 /OUTPUT 1 "invert_a";
    .port_info 20 /OUTPUT 1 "invert_b";
    .port_info 21 /OUTPUT 1 "islogic";
    .port_info 22 /OUTPUT 1 "alu_cin";
    .port_info 23 /OUTPUT 1 "immediate_shift";
v0x5606484c40d0_0 .var "Rd", 3 0;
v0x5606484c41d0_0 .var "Rm", 3 0;
v0x5606484c42b0_0 .var "Rn", 3 0;
v0x5606484c43a0_0 .var "Rs", 3 0;
v0x5606484c4480_0 .var "S", 0 0;
v0x5606484c4590_0 .var "S_on", 0 0;
v0x5606484c4650_0 .var "abe", 0 0;
v0x5606484c4710_0 .var "ale", 0 0;
v0x5606484c47d0_0 .var "alu_cin", 0 0;
v0x5606484c4870_0 .var "alu_hot", 0 0;
v0x5606484c4930_0 .net "clk", 0 0, v0x5606484cb8e0_0;  1 drivers
v0x5606484c49f0_0 .var "cond", 3 0;
v0x5606484c4ad0_0 .var "immediate_shift", 0 0;
v0x5606484c4b90_0 .var "indicator", 1 0;
v0x5606484c4c70_0 .net "instruction", 31 0, v0x5606484ca990_0;  1 drivers
v0x5606484c4d50_0 .var "invert_a", 0 0;
v0x5606484c4df0_0 .var "invert_b", 0 0;
v0x5606484c4fd0_0 .var "is_immediate", 0 0;
v0x5606484c5070_0 .var "islogic", 0 0;
v0x5606484c5110_0 .var "logicidx", 2 0;
v0x5606484c5200_0 .var "mode", 3 0;
v0x5606484c52e0_0 .var "mul", 2 0;
v0x5606484c53c0_0 .var "mult_hot", 0 0;
v0x5606484c5480_0 .var "opcode", 3 0;
v0x5606484c5560_0 .var "operand2", 11 0;
v0x5606484c5640_0 .var "operandmode", 0 0;
v0x5606484c5700_0 .var "pc_w", 0 0;
v0x5606484c57c0_0 .var "reg_w", 0 0;
v0x5606484c5880_0 .var "shifter_count", 4 0;
v0x5606484c5960_0 .var "shifter_mode", 2 0;
v0x5606484c5a40_0 .var "special_input", 1 0;
E_0x5606484c4040/0 .event anyedge, v0x5606484c4930_0, v0x5606484c4c70_0, v0x5606484c52e0_0, v0x5606484c41d0_0;
E_0x5606484c4040/1 .event anyedge, v0x5606484c43a0_0, v0x5606484c5480_0, v0x5606484c5640_0, v0x5606484c5560_0;
E_0x5606484c4040/2 .event anyedge, v0x5606484c4480_0;
E_0x5606484c4040 .event/or E_0x5606484c4040/0, E_0x5606484c4040/1, E_0x5606484c4040/2;
S_0x5606484c5e20 .scope module, "multipliermodule" "multiplier" 5 108, 13 3 0, S_0x5606483edf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "m1";
    .port_info 1 /INPUT 32 "m2";
    .port_info 2 /OUTPUT 64 "o";
v0x5606484c6140_0 .net "m1", 31 0, v0x5606484cac70_0;  1 drivers
v0x5606484c6240_0 .net "m2", 31 0, v0x5606484cad40_0;  1 drivers
v0x5606484c6320_0 .var "o", 63 0;
E_0x5606484c60c0 .event anyedge, v0x5606484c6140_0, v0x5606484c6240_0;
S_0x5606484c6460 .scope module, "rbmodule" "registerbank" 5 79, 14 1 0, S_0x5606483edf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "write";
    .port_info 1 /INPUT 32 "pc_write";
    .port_info 2 /INPUT 32 "cpsr_write";
    .port_info 3 /INPUT 32 "cpsr_mask";
    .port_info 4 /INPUT 5 "address1";
    .port_info 5 /INPUT 5 "address2";
    .port_info 6 /INPUT 1 "is_active";
    .port_info 7 /INPUT 1 "w";
    .port_info 8 /INPUT 1 "pc_w";
    .port_info 9 /INPUT 1 "cpsr_w";
    .port_info 10 /INPUT 1 "clk1";
    .port_info 11 /INPUT 1 "clk2";
    .port_info 12 /OUTPUT 32 "read1";
    .port_info 13 /OUTPUT 32 "read2";
    .port_info 14 /OUTPUT 32 "pc_read";
v0x5606484c6a20_0 .net "address1", 4 0, v0x5606484c8790_0;  1 drivers
v0x5606484c6b20_0 .net "address2", 4 0, v0x5606484c8830_0;  1 drivers
v0x5606484c6c00 .array "bank", 36 0, 31 0;
v0x5606484c7140_0 .net "clk1", 0 0, v0x5606484cb8e0_0;  alias, 1 drivers
v0x5606484c71e0_0 .net "clk2", 0 0, v0x5606484cbde0_0;  alias, 1 drivers
v0x5606484c72d0_0 .net "cpsr_mask", 31 0, v0x5606484c9810_0;  1 drivers
v0x5606484c7370_0 .net "cpsr_w", 0 0, v0x5606484c98e0_0;  1 drivers
v0x5606484c7430_0 .net "cpsr_write", 31 0, v0x5606484c99b0_0;  1 drivers
v0x5606484c7510_0 .net "is_active", 0 0, v0x5606484cb530_0;  1 drivers
v0x5606484c75d0_0 .var "pc_read", 31 0;
v0x5606484c76b0_0 .net "pc_w", 0 0, v0x5606484cb050_0;  1 drivers
v0x5606484c7770_0 .net "pc_write", 31 0, v0x5606484cb120_0;  1 drivers
v0x5606484c7850_0 .var "read1", 31 0;
v0x5606484c7930_0 .var "read2", 31 0;
v0x5606484c7a10_0 .net "w", 0 0, v0x5606484cb390_0;  1 drivers
v0x5606484c7ad0_0 .net "write", 31 0, v0x5606484cb460_0;  1 drivers
E_0x5606484c6830/0 .event anyedge, v0x5606484c4930_0, v0x5606484c7510_0, v0x5606484c7a10_0, v0x5606484c6a20_0;
v0x5606484c6c00_0 .array/port v0x5606484c6c00, 0;
v0x5606484c6c00_1 .array/port v0x5606484c6c00, 1;
v0x5606484c6c00_2 .array/port v0x5606484c6c00, 2;
v0x5606484c6c00_3 .array/port v0x5606484c6c00, 3;
E_0x5606484c6830/1 .event anyedge, v0x5606484c6c00_0, v0x5606484c6c00_1, v0x5606484c6c00_2, v0x5606484c6c00_3;
v0x5606484c6c00_4 .array/port v0x5606484c6c00, 4;
v0x5606484c6c00_5 .array/port v0x5606484c6c00, 5;
v0x5606484c6c00_6 .array/port v0x5606484c6c00, 6;
v0x5606484c6c00_7 .array/port v0x5606484c6c00, 7;
E_0x5606484c6830/2 .event anyedge, v0x5606484c6c00_4, v0x5606484c6c00_5, v0x5606484c6c00_6, v0x5606484c6c00_7;
v0x5606484c6c00_8 .array/port v0x5606484c6c00, 8;
v0x5606484c6c00_9 .array/port v0x5606484c6c00, 9;
v0x5606484c6c00_10 .array/port v0x5606484c6c00, 10;
v0x5606484c6c00_11 .array/port v0x5606484c6c00, 11;
E_0x5606484c6830/3 .event anyedge, v0x5606484c6c00_8, v0x5606484c6c00_9, v0x5606484c6c00_10, v0x5606484c6c00_11;
v0x5606484c6c00_12 .array/port v0x5606484c6c00, 12;
v0x5606484c6c00_13 .array/port v0x5606484c6c00, 13;
v0x5606484c6c00_14 .array/port v0x5606484c6c00, 14;
v0x5606484c6c00_15 .array/port v0x5606484c6c00, 15;
E_0x5606484c6830/4 .event anyedge, v0x5606484c6c00_12, v0x5606484c6c00_13, v0x5606484c6c00_14, v0x5606484c6c00_15;
v0x5606484c6c00_16 .array/port v0x5606484c6c00, 16;
v0x5606484c6c00_17 .array/port v0x5606484c6c00, 17;
v0x5606484c6c00_18 .array/port v0x5606484c6c00, 18;
v0x5606484c6c00_19 .array/port v0x5606484c6c00, 19;
E_0x5606484c6830/5 .event anyedge, v0x5606484c6c00_16, v0x5606484c6c00_17, v0x5606484c6c00_18, v0x5606484c6c00_19;
v0x5606484c6c00_20 .array/port v0x5606484c6c00, 20;
v0x5606484c6c00_21 .array/port v0x5606484c6c00, 21;
v0x5606484c6c00_22 .array/port v0x5606484c6c00, 22;
v0x5606484c6c00_23 .array/port v0x5606484c6c00, 23;
E_0x5606484c6830/6 .event anyedge, v0x5606484c6c00_20, v0x5606484c6c00_21, v0x5606484c6c00_22, v0x5606484c6c00_23;
v0x5606484c6c00_24 .array/port v0x5606484c6c00, 24;
v0x5606484c6c00_25 .array/port v0x5606484c6c00, 25;
v0x5606484c6c00_26 .array/port v0x5606484c6c00, 26;
v0x5606484c6c00_27 .array/port v0x5606484c6c00, 27;
E_0x5606484c6830/7 .event anyedge, v0x5606484c6c00_24, v0x5606484c6c00_25, v0x5606484c6c00_26, v0x5606484c6c00_27;
v0x5606484c6c00_28 .array/port v0x5606484c6c00, 28;
v0x5606484c6c00_29 .array/port v0x5606484c6c00, 29;
v0x5606484c6c00_30 .array/port v0x5606484c6c00, 30;
v0x5606484c6c00_31 .array/port v0x5606484c6c00, 31;
E_0x5606484c6830/8 .event anyedge, v0x5606484c6c00_28, v0x5606484c6c00_29, v0x5606484c6c00_30, v0x5606484c6c00_31;
v0x5606484c6c00_32 .array/port v0x5606484c6c00, 32;
v0x5606484c6c00_33 .array/port v0x5606484c6c00, 33;
v0x5606484c6c00_34 .array/port v0x5606484c6c00, 34;
v0x5606484c6c00_35 .array/port v0x5606484c6c00, 35;
E_0x5606484c6830/9 .event anyedge, v0x5606484c6c00_32, v0x5606484c6c00_33, v0x5606484c6c00_34, v0x5606484c6c00_35;
v0x5606484c6c00_36 .array/port v0x5606484c6c00, 36;
E_0x5606484c6830/10 .event anyedge, v0x5606484c6c00_36, v0x5606484c7850_0, v0x5606484c6b20_0, v0x5606484c7930_0;
E_0x5606484c6830/11 .event anyedge, v0x5606484c76b0_0, v0x5606484c7770_0, v0x5606484c75d0_0, v0x5606484c3450_0;
E_0x5606484c6830/12 .event anyedge, v0x5606484c7ad0_0, v0x5606484c7370_0, v0x5606484c7430_0, v0x5606484c72d0_0;
E_0x5606484c6830 .event/or E_0x5606484c6830/0, E_0x5606484c6830/1, E_0x5606484c6830/2, E_0x5606484c6830/3, E_0x5606484c6830/4, E_0x5606484c6830/5, E_0x5606484c6830/6, E_0x5606484c6830/7, E_0x5606484c6830/8, E_0x5606484c6830/9, E_0x5606484c6830/10, E_0x5606484c6830/11, E_0x5606484c6830/12;
S_0x5606484c7e10 .scope module, "shiftermodule" "barrelshifter" 5 111, 15 3 0, S_0x5606483edf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /INPUT 3 "mode";
    .port_info 2 /INPUT 5 "count";
    .port_info 3 /OUTPUT 32 "o";
v0x5606484c8060_0 .net "count", 4 0, v0x5606484cb6a0_0;  1 drivers
v0x5606484c8160_0 .var/i "counter", 31 0;
v0x5606484c8240_0 .net "i", 31 0, v0x5606484c95d0_0;  1 drivers
v0x5606484c8330_0 .net "mode", 2 0, v0x5606484cb770_0;  1 drivers
v0x5606484c8410_0 .var "o", 31 0;
v0x5606484c8570_0 .var "tmp", 31 0;
E_0x5606484c7fd0 .event anyedge, v0x5606484c8330_0, v0x5606484c8240_0, v0x5606484c8060_0, v0x5606484c8570_0;
    .scope S_0x5606484c3740;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606484c3ac0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x5606484c3740;
T_1 ;
    %delay 40, 0;
    %load/vec4 v0x5606484c3ac0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c3920_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x5606484c3ac0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c3920_0, 0, 1;
T_1.2 ;
    %load/vec4 v0x5606484c3ac0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c3a00_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x5606484c3ac0_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c3a00_0, 0, 1;
T_1.6 ;
    %load/vec4 v0x5606484c3ac0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5606484c3ac0_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x5606484c3ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606484c3ac0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5606484c6460;
T_2 ;
    %wait E_0x5606484c6830;
    %load/vec4 v0x5606484c7140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5606484c7510_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call/w 14 33 "$display", "accessing regbank w: %b", v0x5606484c7a10_0 {0 0 0};
    %load/vec4 v0x5606484c7a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x5606484c6a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5606484c6c00, 4;
    %store/vec4 v0x5606484c7850_0, 0, 32;
    %vpi_call/w 14 36 "$display", "reading %h from %h", v0x5606484c7850_0, v0x5606484c6a20_0 {0 0 0};
    %load/vec4 v0x5606484c6b20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5606484c6c00, 4;
    %store/vec4 v0x5606484c7930_0, 0, 32;
    %vpi_call/w 14 38 "$display", "reading %h from %h", v0x5606484c7930_0, v0x5606484c6b20_0 {0 0 0};
T_2.3 ;
    %load/vec4 v0x5606484c76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %vpi_call/w 14 42 "$display", "writing %h to pc", v0x5606484c7770_0 {0 0 0};
    %load/vec4 v0x5606484c7770_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5606484c6c00, 4, 0;
    %jmp T_2.6;
T_2.5 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5606484c6c00, 4;
    %store/vec4 v0x5606484c75d0_0, 0, 32;
    %vpi_call/w 14 47 "$display", "reading %h from pc", v0x5606484c75d0_0 {0 0 0};
T_2.6 ;
T_2.0 ;
    %load/vec4 v0x5606484c71e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x5606484c7a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %vpi_call/w 14 53 "$display", "writing %h to %h", v0x5606484c7ad0_0, v0x5606484c6a20_0 {0 0 0};
    %load/vec4 v0x5606484c7ad0_0;
    %load/vec4 v0x5606484c6a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5606484c6c00, 4, 0;
T_2.9 ;
    %load/vec4 v0x5606484c7370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 14 58 "$display", "writing CPSR %b", v0x5606484c7430_0 {0 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5606484c6c00, 4;
    %load/vec4 v0x5606484c72d0_0;
    %inv;
    %and;
    %load/vec4 v0x5606484c7430_0;
    %load/vec4 v0x5606484c72d0_0;
    %and;
    %or;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5606484c6c00, 4, 0;
T_2.11 ;
T_2.7 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5606484c2e30;
T_3 ;
    %wait E_0x5606484c3080;
    %load/vec4 v0x5606484c32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5606484c3370_0;
    %store/vec4 v0x5606484c31c0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5606484c30e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5606484c31c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5606484c31c0_0, 0, 32;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5606484c5e20;
T_4 ;
    %wait E_0x5606484c60c0;
    %load/vec4 v0x5606484c6140_0;
    %pad/u 64;
    %load/vec4 v0x5606484c6240_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5606484c6320_0, 0, 64;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5606484c7e10;
T_5 ;
    %wait E_0x5606484c7fd0;
    %load/vec4 v0x5606484c8330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %vpi_call/w 15 10 "$display", "lsl" {0 0 0};
    %load/vec4 v0x5606484c8240_0;
    %ix/getv 4, v0x5606484c8060_0;
    %shiftl 4;
    %store/vec4 v0x5606484c8410_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %vpi_call/w 15 15 "$display", "rsl" {0 0 0};
    %load/vec4 v0x5606484c8240_0;
    %ix/getv 4, v0x5606484c8060_0;
    %shiftr 4;
    %store/vec4 v0x5606484c8410_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %vpi_call/w 15 20 "$display", "lsa" {0 0 0};
    %load/vec4 v0x5606484c8240_0;
    %ix/getv 4, v0x5606484c8060_0;
    %shiftl 4;
    %store/vec4 v0x5606484c8410_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %vpi_call/w 15 25 "$display", "rsa" {0 0 0};
    %load/vec4 v0x5606484c8240_0;
    %store/vec4 v0x5606484c8570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606484c8160_0, 0, 32;
T_5.7 ;
    %load/vec4 v0x5606484c8160_0;
    %load/vec4 v0x5606484c8060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_5.8, 5;
    %load/vec4 v0x5606484c8570_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5606484c8570_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5606484c8570_0, 0, 32;
    %load/vec4 v0x5606484c8160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606484c8160_0, 0, 32;
    %jmp T_5.7;
T_5.8 ;
    %load/vec4 v0x5606484c8570_0;
    %store/vec4 v0x5606484c8410_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %vpi_call/w 15 34 "$display", "lsc" {0 0 0};
    %load/vec4 v0x5606484c8240_0;
    %store/vec4 v0x5606484c8570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606484c8160_0, 0, 32;
T_5.9 ;
    %load/vec4 v0x5606484c8160_0;
    %load/vec4 v0x5606484c8060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_5.10, 5;
    %load/vec4 v0x5606484c8570_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x5606484c8570_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5606484c8570_0, 0, 32;
    %load/vec4 v0x5606484c8160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606484c8160_0, 0, 32;
    %jmp T_5.9;
T_5.10 ;
    %load/vec4 v0x5606484c8570_0;
    %store/vec4 v0x5606484c8410_0, 0, 32;
    %jmp T_5.6;
T_5.5 ;
    %vpi_call/w 15 43 "$display", "rsc" {0 0 0};
    %load/vec4 v0x5606484c8240_0;
    %store/vec4 v0x5606484c8570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606484c8160_0, 0, 32;
T_5.11 ;
    %load/vec4 v0x5606484c8160_0;
    %load/vec4 v0x5606484c8060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_5.12, 5;
    %load/vec4 v0x5606484c8570_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5606484c8570_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5606484c8570_0, 0, 32;
    %load/vec4 v0x5606484c8160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606484c8160_0, 0, 32;
    %jmp T_5.11;
T_5.12 ;
    %load/vec4 v0x5606484c8570_0;
    %store/vec4 v0x5606484c8410_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5606484c3c10;
T_6 ;
    %wait E_0x5606484c4040;
    %load/vec4 v0x5606484c4930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call/w 12 32 "$display", "decoding instruction %b", v0x5606484c4c70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5606484c5a40_0, 0, 2;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5606484c52e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c53c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %load/vec4 v0x5606484c52e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5606484c41d0_0, 0, 4;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5606484c43a0_0, 0, 4;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5606484c40d0_0, 0, 4;
    %vpi_call/w 12 49 "$display", "MUL Rm: %h, Rs: %h", v0x5606484c41d0_0, v0x5606484c43a0_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5606484c5200_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %vpi_call/w 12 53 "$display", "MLA" {0 0 0};
    %jmp T_6.11;
T_6.7 ;
    %vpi_call/w 12 56 "$display", "UMULL" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5606484c5200_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %vpi_call/w 12 60 "$display", "UMLAL" {0 0 0};
    %jmp T_6.11;
T_6.9 ;
    %vpi_call/w 12 63 "$display", "SMULL" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5606484c5200_0, 0, 4;
    %jmp T_6.11;
T_6.10 ;
    %vpi_call/w 12 67 "$display", "SMLAL" {0 0 0};
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 2, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x5606484c49f0_0, 0, 4;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 2, 26, 6;
    %store/vec4 v0x5606484c4b90_0, 0, 2;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x5606484c5640_0, 0, 1;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x5606484c5480_0, 0, 4;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5606484c4480_0, 0, 1;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5606484c42b0_0, 0, 4;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5606484c40d0_0, 0, 4;
    %load/vec4 v0x5606484c4c70_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x5606484c5560_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c53c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5606484c5200_0, 0, 4;
    %load/vec4 v0x5606484c5480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %jmp T_6.30;
T_6.14 ;
    %vpi_call/w 12 86 "$display", "AND" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.15 ;
    %vpi_call/w 12 95 "$display", "EOR" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.16 ;
    %vpi_call/w 12 104 "$display", "SUB" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.17 ;
    %vpi_call/w 12 113 "$display", "RSB" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.18 ;
    %vpi_call/w 12 122 "$display", "ADD" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.19 ;
    %vpi_call/w 12 131 "$display", "ADC" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.20 ;
    %vpi_call/w 12 141 "$display", "SBC" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.21 ;
    %vpi_call/w 12 150 "$display", "RSC" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.22 ;
    %vpi_call/w 12 159 "$display", "TST" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.23 ;
    %vpi_call/w 12 168 "$display", "TEQ" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.24 ;
    %vpi_call/w 12 177 "$display", "CMP" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.25 ;
    %vpi_call/w 12 186 "$display", "CMN" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.26 ;
    %vpi_call/w 12 195 "$display", "ORR" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.27 ;
    %vpi_call/w 12 204 "$display", "MOV" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4870_0, 0, 1;
    %jmp T_6.30;
T_6.28 ;
    %vpi_call/w 12 208 "$display", "BIC" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %jmp T_6.30;
T_6.29 ;
    %vpi_call/w 12 217 "$display", "MVN" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c5070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606484c5110_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c47d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c57c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5606484c5a40_0, 4, 1;
    %jmp T_6.30;
T_6.30 ;
    %pop/vec4 1;
    %vpi_call/w 12 227 "$display", "deciding operand mode" {0 0 0};
    %load/vec4 v0x5606484c5640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.31, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5606484c5960_0, 0, 3;
    %load/vec4 v0x5606484c5560_0;
    %parti/s 4, 8, 5;
    %pad/u 5;
    %store/vec4 v0x5606484c5880_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4ad0_0, 0, 1;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v0x5606484c5560_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x5606484c5960_0, 0, 3;
    %load/vec4 v0x5606484c5560_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5606484c5880_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4fd0_0, 0, 1;
    %load/vec4 v0x5606484c5560_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5606484c41d0_0, 0, 4;
    %load/vec4 v0x5606484c5560_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c4ad0_0, 0, 1;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c4ad0_0, 0, 1;
    %load/vec4 v0x5606484c5560_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5606484c43a0_0, 0, 4;
T_6.34 ;
T_6.32 ;
T_6.12 ;
T_6.3 ;
    %load/vec4 v0x5606484c4480_0;
    %store/vec4 v0x5606484c4590_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5606484c12d0;
T_7 ;
    %wait E_0x560648313030;
    %load/vec4 v0x5606484c1660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5606484c17e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %vpi_call/w 9 13 "$display", "and logic" {0 0 0};
    %load/vec4 v0x5606484c1560_0;
    %load/vec4 v0x5606484c1720_0;
    %and;
    %store/vec4 v0x5606484c18c0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %vpi_call/w 9 17 "$display", "or logic" {0 0 0};
    %load/vec4 v0x5606484c1560_0;
    %load/vec4 v0x5606484c1720_0;
    %or;
    %store/vec4 v0x5606484c18c0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %vpi_call/w 9 21 "$display", "xor logic" {0 0 0};
    %load/vec4 v0x5606484c1560_0;
    %load/vec4 v0x5606484c1720_0;
    %xor;
    %store/vec4 v0x5606484c18c0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %vpi_call/w 9 25 "$display", "nand logic" {0 0 0};
    %load/vec4 v0x5606484c1560_0;
    %load/vec4 v0x5606484c1720_0;
    %and;
    %inv;
    %store/vec4 v0x5606484c18c0_0, 0, 32;
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 9 29 "$display", "nor logic" {0 0 0};
    %load/vec4 v0x5606484c1560_0;
    %load/vec4 v0x5606484c1720_0;
    %or;
    %inv;
    %store/vec4 v0x5606484c18c0_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56064838ed80;
T_8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5606484c2580_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x56064838ed80;
T_9 ;
    %wait E_0x560648462ba0;
    %load/vec4 v0x5606484c26c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 15, 0;
    %load/vec4 v0x5606484c2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5606484c23c0_0;
    %store/vec4 v0x5606484c1e80_0, 0, 32;
    %load/vec4 v0x5606484c23c0_0;
    %store/vec4 v0x5606484c2870_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5606484c1d70_0;
    %store/vec4 v0x5606484c1e80_0, 0, 32;
    %load/vec4 v0x5606484c1d70_0;
    %store/vec4 v0x5606484c2870_0, 0, 32;
T_9.3 ;
    %load/vec4 v0x5606484c2300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5606484c24b0_0;
    %store/vec4 v0x5606484c1f50_0, 0, 32;
    %load/vec4 v0x5606484c24b0_0;
    %store/vec4 v0x5606484c2960_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5606484c20f0_0;
    %store/vec4 v0x5606484c1f50_0, 0, 32;
    %load/vec4 v0x5606484c20f0_0;
    %store/vec4 v0x5606484c2960_0, 0, 32;
T_9.5 ;
    %delay 15, 0;
    %load/vec4 v0x5606484c2620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5606484c2a30_0;
    %store/vec4 v0x5606484c2bd0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5606484c2020_0;
    %store/vec4 v0x5606484c2bd0_0, 0, 32;
T_9.7 ;
    %delay 5, 0;
    %load/vec4 v0x5606484c2bd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c1cb0_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c1cb0_0, 0, 1;
T_9.9 ;
    %load/vec4 v0x5606484c2bd0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c1b50_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c1b50_0, 0, 1;
T_9.11 ;
    %load/vec4 v0x5606484c2620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_9.15, 8;
    %load/vec4 v0x5606484c1d70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_9.17, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5606484c20f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.16, 10;
    %load/vec4 v0x5606484c2bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.15;
    %jmp/1 T_9.14, 8;
    %load/vec4 v0x5606484c1d70_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_9.19, 5;
    %load/vec4 v0x5606484c20f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.18, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5606484c2bd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.14;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c1c10_0, 0, 1;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c1c10_0, 0, 1;
T_9.13 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5606483edf50;
T_10 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5606484caee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606484cbed0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484ca100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cabd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484ca820_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x5606483edf50;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cb530_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5606484cb460_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cb390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cbde0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cbde0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5606484cb460_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cb390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cbde0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cbde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 28, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 25, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 28, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 25, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 28, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 25, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 28, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5606484caa60, 4, 5;
    %vpi_call/w 5 236 "$display", "\012\012CLOCK1 UP\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cb8e0_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 5 238 "$display", "\012\012CLOCK1 DOWN\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb8e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 5 241 "$display", "\012\012CLOCK2 UP\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cbde0_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 5 243 "$display", "\012\012CLOCK2 DOWN\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cbde0_0, 0, 1;
    %vpi_call/w 5 246 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5606483edf50;
T_12 ;
    %wait E_0x560648463e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484ca100_0, 0, 1;
    %vpi_call/w 5 265 "$display", "\012\012===> fetch" {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5606484caa60, 4;
    %store/vec4 v0x5606484ca990_0, 0, 32;
    %vpi_call/w 5 269 "$display", "\012\012===> decode" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484ca100_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5606483edf50;
T_13 ;
    %wait E_0x560648177fe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cb530_0, 0, 1;
    %load/vec4 v0x5606484cab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call/w 5 292 "$display", "\012\012===> immediate addressing" {0 0 0};
    %load/vec4 v0x5606484c9c20_0;
    %pad/u 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %delay 5, 0;
    %load/vec4 v0x5606484cb1f0_0;
    %store/vec4 v0x5606484c94e0_0, 0, 32;
    %load/vec4 v0x5606484ca990_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x5606484c95d0_0, 0, 32;
    %load/vec4 v0x5606484ca5b0_0;
    %store/vec4 v0x5606484cb6a0_0, 0, 5;
    %load/vec4 v0x5606484ca680_0;
    %store/vec4 v0x5606484cb770_0, 0, 3;
    %delay 5, 0;
    %vpi_call/w 5 301 "$display", "immedate addressing %h", v0x5606484cb840_0 {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 5 304 "$display", "\012\012===> non-immediate addressing" {0 0 0};
    %load/vec4 v0x5606484ca340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5606484ca990_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5606484c9c20_0;
    %pad/u 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
T_13.3 ;
    %load/vec4 v0x5606484ca990_0;
    %parti/s 4, 8, 5;
    %pad/u 5;
    %store/vec4 v0x5606484c8830_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb390_0, 0, 1;
    %vpi_call/w 5 312 "$display", "reading from regs %h & %h", v0x5606484c8790_0, v0x5606484c8830_0 {0 0 0};
    %delay 5, 0;
    %load/vec4 v0x5606484cb1f0_0;
    %store/vec4 v0x5606484c94e0_0, 0, 32;
    %load/vec4 v0x5606484cb2c0_0;
    %store/vec4 v0x5606484c95d0_0, 0, 32;
    %load/vec4 v0x5606484ca340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5606484ca1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x5606484ca5b0_0;
    %store/vec4 v0x5606484cb6a0_0, 0, 5;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5606484cb6a0_0, 0, 5;
T_13.7 ;
    %load/vec4 v0x5606484ca680_0;
    %store/vec4 v0x5606484cb770_0, 0, 3;
    %delay 5, 0;
    %vpi_call/w 5 328 "$display", "shifter output %h", v0x5606484cb840_0 {0 0 0};
T_13.4 ;
T_13.1 ;
    %load/vec4 v0x5606484ca750_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x5606484ca750_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0x5606484caee0_0;
    %store/vec4 v0x5606484c94e0_0, 0, 32;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x5606484cbed0_0;
    %store/vec4 v0x5606484c94e0_0, 0, 32;
T_13.11 ;
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb530_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cb600_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5606483edf50;
T_14 ;
    %wait E_0x5606481d7420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c8ea0_0, 0, 1;
    %load/vec4 v0x5606484ca340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 5 355 "$display", "\012\012===> multiplication" {0 0 0};
    %load/vec4 v0x5606484ca270_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x5606484c94e0_0;
    %store/vec4 v0x5606484cac70_0, 0, 32;
    %load/vec4 v0x5606484c95d0_0;
    %store/vec4 v0x5606484cad40_0, 0, 32;
    %delay 5, 0;
    %vpi_call/w 5 360 "$display", "mult output:%d x %d = %d", v0x5606484cac70_0, v0x5606484cad40_0, v0x5606484cae10_0 {0 0 0};
    %load/vec4 v0x5606484cae10_0;
    %pad/u 32;
    %store/vec4 v0x5606484cb460_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x5606484c94e0_0;
    %store/vec4 v0x5606484cac70_0, 0, 32;
    %load/vec4 v0x5606484c95d0_0;
    %store/vec4 v0x5606484cad40_0, 0, 32;
    %delay 5, 0;
    %vpi_call/w 5 367 "$display", "mult output:%d x %d = %d", v0x5606484cac70_0, v0x5606484cad40_0, v0x5606484cae10_0 {0 0 0};
    %vpi_call/w 5 368 "$display", "%h", v0x5606484cae10_0 {0 0 0};
    %load/vec4 v0x5606484cae10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5606484cb460_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5606484c94e0_0;
    %store/vec4 v0x5606484cac70_0, 0, 32;
    %load/vec4 v0x5606484c95d0_0;
    %store/vec4 v0x5606484cad40_0, 0, 32;
    %delay 5, 0;
    %vpi_call/w 5 367 "$display", "mult output:%d x %d = %d", v0x5606484cac70_0, v0x5606484cad40_0, v0x5606484cae10_0 {0 0 0};
    %vpi_call/w 5 368 "$display", "%h", v0x5606484cae10_0 {0 0 0};
    %load/vec4 v0x5606484cae10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5606484cb460_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.0 ;
    %load/vec4 v0x5606484ca030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %vpi_call/w 5 375 "$display", "\012\012===> ALU opertation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c8d30_0, 0, 1;
    %delay 36, 0;
    %vpi_call/w 5 378 "$display", "alu inputs busA : %h busB: %h, output: %h", v0x5606484c94e0_0, v0x5606484cb840_0, v0x5606484c91c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484c8d30_0, 0, 1;
    %load/vec4 v0x5606484c91c0_0;
    %store/vec4 v0x5606484cb460_0, 0, 32;
T_14.6 ;
    %load/vec4 v0x5606484ca270_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x5606484cb840_0;
    %store/vec4 v0x5606484cb460_0, 0, 32;
T_14.8 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c8ea0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5606483edf50;
T_15 ;
    %wait E_0x5606484c3080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cabd0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cabd0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5606483edf50;
T_16 ;
    %wait E_0x5606481d6b40;
    %load/vec4 v0x5606484ca4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 5 419 "$display", "\012\012===> write back to register" {0 0 0};
    %load/vec4 v0x5606484ca270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x5606484ca990_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x5606484ca990_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %jmp T_16.6;
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484ca820_0, 0, 1;
    %load/vec4 v0x5606484ca990_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484ca820_0, 0, 1;
    %load/vec4 v0x5606484ca990_0;
    %parti/s 4, 16, 6;
    %pad/u 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cb390_0, 0, 1;
    %vpi_call/w 5 430 "$display", "writing %d to %h", v0x5606484cb460_0, v0x5606484c8790_0 {0 0 0};
    %delay 5, 0;
    %load/vec4 v0x5606484ca820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb390_0, 0, 1;
    %load/vec4 v0x5606484ca990_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %store/vec4 v0x5606484c8790_0, 0, 5;
    %load/vec4 v0x5606484cae10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5606484cb460_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484cb390_0, 0, 1;
T_16.7 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606484cb390_0, 0, 1;
T_16.0 ;
    %load/vec4 v0x5606484c9dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v0x5606484c8af0_0;
    %load/vec4 v0x5606484c8c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5606484c8a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5606484c8b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5606484cbed0_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5606484c99b0_0, 0, 32;
    %load/vec4 v0x5606484caee0_0;
    %store/vec4 v0x5606484c9810_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606484c98e0_0, 0, 1;
T_16.9 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "gates//bitwisegates.v";
    "gates//gates.v";
    "whole.v";
    "./ALU.v";
    "components//rpadder32.v";
    "components//fulladder.v";
    "./logicfunctions.v";
    "./addressregister.v";
    "./clockgenerator.v";
    "./decoder.v";
    "./multiplier.v";
    "./registerbank.v";
    "./barrelshifter.v";
