5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd assert1.vcd -o assert1.cdd -v assert1.v
3 0 $root $root NA 0 0
3 0 main main assert1.v 1 19
2 1 6 50005 1 0 20004 0 0 32 64 f00 f00 f00 f00 f00 f00 f00 f00
2 2 6 10001 0 1 400 0 0 a
2 3 6 10005 1 37 1006 1 2
2 4 0 0 1 4e 20002 0 0 1 2 2
2 5 8 20002 1 0 20008 0 0 32 64 5a11 f00 f00 f00 f00 f00 f00 f00
2 6 8 20002 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 7 8 10002 2 2c 2000a 5 6 32 2 aa aa aa aa aa aa aa aa
2 8 9 50005 1 0 20008 0 0 32 64 1e01 f00 f00 f00 f00 f00 f00 f00
2 9 9 10001 0 1 400 0 0 a
2 10 9 10005 1 37 a 8 9
1 a 0 3 830004 1 1 102
4 10 0 0
4 7 10 0
4 4 7 7
4 3 4 4
