// Seed: 578274531
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  wor   id_5,
    output wor   id_6,
    output tri0  id_7,
    input  tri0  id_8,
    output wand  id_9,
    output uwire id_10
);
  wire id_12;
  ;
  logic id_13;
  ;
  logic id_14 = id_4;
  always @(posedge 1'h0 == 1'b0) begin : LABEL_0
    if (-1) disable id_15;
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_3 = 32'd72,
    parameter id_5 = 32'd21
) (
    output wire _id_0,
    input tri id_1,
    input wand id_2,
    input tri0 _id_3,
    input tri0 id_4,
    input uwire _id_5,
    output supply0 id_6,
    output uwire id_7,
    input wand id_8
);
  logic [id_3 : -1] id_10;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_8,
      id_6,
      id_4,
      id_1,
      id_7,
      id_6,
      id_2,
      id_7,
      id_6
  );
  assign id_7 = -1;
  logic [id_5 : id_0] id_11;
  ;
endmodule
