Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 02:25:04 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 left/data_in1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 4.859ns (56.451%)  route 3.748ns (43.549%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 11.899 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=338, routed)         1.650    -0.879    left/clk_pixel
    DSP48_X1Y20          DSP48E1                                      r  left/data_in1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.130 r  left/data_in1/P[16]
                         net (fo=4, routed)           1.043     4.173    left/data_in1_n_89
    SLICE_X54Y53         LUT5 (Prop_lut5_I2_O)        0.150     4.323 r  left/buffer_reg[47]_srl2___left_addr_pipe_buffer_reg_r_0_i_1/O
                         net (fo=4, routed)           0.496     4.819    left/data_in0[13]
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.328     5.147 r  left/buffer_reg[44]_srl2___left_addr_pipe_buffer_reg_r_0_i_1/O
                         net (fo=3, routed)           0.470     5.616    left/data_in0[10]
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124     5.740 r  left/buffer_reg[41]_srl2___left_addr_pipe_buffer_reg_r_0_i_2/O
                         net (fo=4, routed)           0.790     6.530    left/data_in0[7]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  left/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0_i_2/O
                         net (fo=1, routed)           0.452     7.106    left/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.230 r  left/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0_i_1/O
                         net (fo=1, routed)           0.498     7.728    left/addr_pipe/data_in0[0]
    SLICE_X52Y50         SRL16E                                       r  left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=338, routed)         1.443    11.899    left/addr_pipe/clk_pixel
    SLICE_X52Y50         SRL16E                                       r  left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/CLK
                         clock pessimism              0.561    12.460    
                         clock uncertainty           -0.168    12.292    
    SLICE_X52Y50         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.248    left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  4.520    




