timestamp=1572201840405

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*819*1996
LastVerilogToplevel=card_driver
ModifyID=11
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*30028*31685

[$root]
A/$root=22|||1*64986
BinI32/$root=3*45682
SLP=3*45786
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c921676e29829dda4996381affdd92edef8ff

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|1|1*65360
BinI32/SPI_cont=3*45854
R=./../src/SPI_cont.v|1
SLP=3*47033
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790bb8baab20a8ecf78e54297477e664716

[card_driver]
A/card_driver=22|./../src/card_driver.v|1|1*67839
BinI32/card_driver=3*48145
R=./../src/card_driver.v|1
SLP=3*50069
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc6781860274fcee8b6199ba96faac77b8645a66

[~MFT]
0=7|0card_driver.mgf|31685|19082
1=6|1card_driver.mgf|67839|64986
3=12|3card_driver.mgf|50069|45682

[~U]
$root=12|0*29192|
SPI_cont=12|0*29374|
card_driver=12|0*29657||0x10
