$date
	Sat Oct 22 22:08:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#866185
b111 !
1"
#866186
b111 &
b111 %
1$
#866187
0"
#866190
b10110 &
b10110 %
#866194
b1011 &
b1011 %
#866198
b100010 &
b100010 %
#866202
b10001 &
b10001 %
#866206
b110100 &
b110100 %
#866210
b11010 &
b11010 %
#866214
b1101 &
b1101 %
#866218
b101000 &
b101000 %
#866222
b10100 &
b10100 %
#866226
b1010 &
b1010 %
#866230
b101 &
b101 %
#866234
b10000 &
b10000 %
#866238
b1000 &
b1000 %
#866242
b100 &
b100 %
#866246
b10 &
b10 %
#866250
b1 &
b1 %
1#
#866254
b0 &
0#
b0 %
0$
#1887314
b1011 &
b1011 %
1$
b1011 !
1"
#1887315
0"
#1887318
b100010 &
b100010 %
#1887322
b10001 &
b10001 %
#1887326
b110100 &
b110100 %
#1887330
b11010 &
b11010 %
#1887334
b1101 &
b1101 %
#1887338
b101000 &
b101000 %
#1887342
b10100 &
b10100 %
#1887346
b1010 &
b1010 %
#1887350
b101 &
b101 %
#1887354
b10000 &
b10000 %
#1887358
b1000 &
b1000 %
#1887362
b100 &
b100 %
#1887366
b10 &
b10 %
#1887370
b1 &
b1 %
1#
#1887374
b0 &
0#
b0 %
0$
#2824712
b1000 !
1"
#2824714
b1000 &
b1000 %
1$
#2824715
0"
#2824718
b100 &
b100 %
#2824722
b10 &
b10 %
#2824726
b1 &
1#
b1 %
#2824730
b0 &
b0 %
0#
0$
#4500012
