$comment
	File created using the following command:
		vcd file SCOMP.msim.vcd -direction
$end
$date
	Fri Apr 15 14:43:31 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module scomp_system_vhd_vec_tst $end
$var wire 1 ! clock_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY0 $end
$var wire 1 M LEDR [8] $end
$var wire 1 N LEDR [7] $end
$var wire 1 O LEDR [6] $end
$var wire 1 P LEDR [5] $end
$var wire 1 Q LEDR [4] $end
$var wire 1 R LEDR [3] $end
$var wire 1 S LEDR [2] $end
$var wire 1 T LEDR [1] $end
$var wire 1 U LEDR [0] $end
$var wire 1 V NeoPixelSDA $end
$var wire 1 W SW [9] $end
$var wire 1 X SW [8] $end
$var wire 1 Y SW [7] $end
$var wire 1 Z SW [6] $end
$var wire 1 [ SW [5] $end
$var wire 1 \ SW [4] $end
$var wire 1 ] SW [3] $end
$var wire 1 ^ SW [2] $end
$var wire 1 _ SW [1] $end
$var wire 1 ` SW [0] $end

$scope module i1 $end
$var wire 1 a gnd $end
$var wire 1 b vcc $end
$var wire 1 c unknown $end
$var wire 1 d devoe $end
$var wire 1 e devclrn $end
$var wire 1 f devpor $end
$var wire 1 g ww_devoe $end
$var wire 1 h ww_devclrn $end
$var wire 1 i ww_devpor $end
$var wire 1 j ww_NeoPixelSDA $end
$var wire 1 k ww_clock_50 $end
$var wire 1 l ww_KEY0 $end
$var wire 1 m ww_SW [9] $end
$var wire 1 n ww_SW [8] $end
$var wire 1 o ww_SW [7] $end
$var wire 1 p ww_SW [6] $end
$var wire 1 q ww_SW [5] $end
$var wire 1 r ww_SW [4] $end
$var wire 1 s ww_SW [3] $end
$var wire 1 t ww_SW [2] $end
$var wire 1 u ww_SW [1] $end
$var wire 1 v ww_SW [0] $end
$var wire 1 w ww_HEX0 [6] $end
$var wire 1 x ww_HEX0 [5] $end
$var wire 1 y ww_HEX0 [4] $end
$var wire 1 z ww_HEX0 [3] $end
$var wire 1 { ww_HEX0 [2] $end
$var wire 1 | ww_HEX0 [1] $end
$var wire 1 } ww_HEX0 [0] $end
$var wire 1 ~ ww_HEX1 [6] $end
$var wire 1 !! ww_HEX1 [5] $end
$var wire 1 "! ww_HEX1 [4] $end
$var wire 1 #! ww_HEX1 [3] $end
$var wire 1 $! ww_HEX1 [2] $end
$var wire 1 %! ww_HEX1 [1] $end
$var wire 1 &! ww_HEX1 [0] $end
$var wire 1 '! ww_HEX2 [6] $end
$var wire 1 (! ww_HEX2 [5] $end
$var wire 1 )! ww_HEX2 [4] $end
$var wire 1 *! ww_HEX2 [3] $end
$var wire 1 +! ww_HEX2 [2] $end
$var wire 1 ,! ww_HEX2 [1] $end
$var wire 1 -! ww_HEX2 [0] $end
$var wire 1 .! ww_HEX3 [6] $end
$var wire 1 /! ww_HEX3 [5] $end
$var wire 1 0! ww_HEX3 [4] $end
$var wire 1 1! ww_HEX3 [3] $end
$var wire 1 2! ww_HEX3 [2] $end
$var wire 1 3! ww_HEX3 [1] $end
$var wire 1 4! ww_HEX3 [0] $end
$var wire 1 5! ww_HEX4 [6] $end
$var wire 1 6! ww_HEX4 [5] $end
$var wire 1 7! ww_HEX4 [4] $end
$var wire 1 8! ww_HEX4 [3] $end
$var wire 1 9! ww_HEX4 [2] $end
$var wire 1 :! ww_HEX4 [1] $end
$var wire 1 ;! ww_HEX4 [0] $end
$var wire 1 <! ww_HEX5 [6] $end
$var wire 1 =! ww_HEX5 [5] $end
$var wire 1 >! ww_HEX5 [4] $end
$var wire 1 ?! ww_HEX5 [3] $end
$var wire 1 @! ww_HEX5 [2] $end
$var wire 1 A! ww_HEX5 [1] $end
$var wire 1 B! ww_HEX5 [0] $end
$var wire 1 C! ww_LEDR [8] $end
$var wire 1 D! ww_LEDR [7] $end
$var wire 1 E! ww_LEDR [6] $end
$var wire 1 F! ww_LEDR [5] $end
$var wire 1 G! ww_LEDR [4] $end
$var wire 1 H! ww_LEDR [3] $end
$var wire 1 I! ww_LEDR [2] $end
$var wire 1 J! ww_LEDR [1] $end
$var wire 1 K! ww_LEDR [0] $end
$var wire 1 L! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 M! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 N! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 O! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 P! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 Q! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [10] $end
$var wire 1 R! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 S! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 T! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 U! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 V! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 W! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 X! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 Y! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 Z! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 [! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 \! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 ]! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 ^! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 _! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 `! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 a! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [4] $end
$var wire 1 b! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [3] $end
$var wire 1 c! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [2] $end
$var wire 1 d! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [1] $end
$var wire 1 e! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 f! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [10] $end
$var wire 1 g! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [9] $end
$var wire 1 h! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [8] $end
$var wire 1 i! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [7] $end
$var wire 1 j! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [6] $end
$var wire 1 k! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 l! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 m! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 n! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 o! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 p! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 q! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [4] $end
$var wire 1 r! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [3] $end
$var wire 1 s! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [2] $end
$var wire 1 t! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [1] $end
$var wire 1 u! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 v! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [4] $end
$var wire 1 w! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [3] $end
$var wire 1 x! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [2] $end
$var wire 1 y! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [1] $end
$var wire 1 z! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 {! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [10] $end
$var wire 1 |! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [9] $end
$var wire 1 }! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 ~! \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 !" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 "" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 #" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 $" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 %" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 &" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 '" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 (" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [4] $end
$var wire 1 )" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [3] $end
$var wire 1 *" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [2] $end
$var wire 1 +" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [1] $end
$var wire 1 ," \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 -" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [4] $end
$var wire 1 ." \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [3] $end
$var wire 1 /" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [2] $end
$var wire 1 0" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [1] $end
$var wire 1 1" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 2" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [10] $end
$var wire 1 3" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 4" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 5" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 6" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 7" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 8" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 9" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 :" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 ;" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 <" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 =" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [4] $end
$var wire 1 >" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [3] $end
$var wire 1 ?" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [2] $end
$var wire 1 @" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [1] $end
$var wire 1 A" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 B" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [19] $end
$var wire 1 C" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [18] $end
$var wire 1 D" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [17] $end
$var wire 1 E" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [16] $end
$var wire 1 F" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [15] $end
$var wire 1 G" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [14] $end
$var wire 1 H" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [13] $end
$var wire 1 I" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [12] $end
$var wire 1 J" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [11] $end
$var wire 1 K" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [10] $end
$var wire 1 L" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [9] $end
$var wire 1 M" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [8] $end
$var wire 1 N" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [7] $end
$var wire 1 O" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [6] $end
$var wire 1 P" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [5] $end
$var wire 1 Q" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [4] $end
$var wire 1 R" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [3] $end
$var wire 1 S" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [2] $end
$var wire 1 T" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [1] $end
$var wire 1 U" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 V" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [19] $end
$var wire 1 W" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [18] $end
$var wire 1 X" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [17] $end
$var wire 1 Y" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [16] $end
$var wire 1 Z" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [15] $end
$var wire 1 [" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [14] $end
$var wire 1 \" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [13] $end
$var wire 1 ]" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [12] $end
$var wire 1 ^" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [11] $end
$var wire 1 _" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [10] $end
$var wire 1 `" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [9] $end
$var wire 1 a" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [8] $end
$var wire 1 b" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [7] $end
$var wire 1 c" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [6] $end
$var wire 1 d" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [5] $end
$var wire 1 e" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [4] $end
$var wire 1 f" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [3] $end
$var wire 1 g" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [2] $end
$var wire 1 h" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [1] $end
$var wire 1 i" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [0] $end
$var wire 1 j" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [7] $end
$var wire 1 k" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [6] $end
$var wire 1 l" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 m" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 n" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 o" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 p" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 q" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 r" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [7] $end
$var wire 1 s" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [6] $end
$var wire 1 t" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [5] $end
$var wire 1 u" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [4] $end
$var wire 1 v" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 w" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 x" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 y" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 z" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [19] $end
$var wire 1 {" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [18] $end
$var wire 1 |" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [17] $end
$var wire 1 }" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [16] $end
$var wire 1 ~" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [15] $end
$var wire 1 !# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [14] $end
$var wire 1 "# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [13] $end
$var wire 1 ## \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [12] $end
$var wire 1 $# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [11] $end
$var wire 1 %# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [10] $end
$var wire 1 &# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [9] $end
$var wire 1 '# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [8] $end
$var wire 1 (# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [7] $end
$var wire 1 )# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [6] $end
$var wire 1 *# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [5] $end
$var wire 1 +# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [4] $end
$var wire 1 ,# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [3] $end
$var wire 1 -# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [2] $end
$var wire 1 .# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [1] $end
$var wire 1 /# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 0# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [19] $end
$var wire 1 1# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [18] $end
$var wire 1 2# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [17] $end
$var wire 1 3# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [16] $end
$var wire 1 4# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [15] $end
$var wire 1 5# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [14] $end
$var wire 1 6# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [13] $end
$var wire 1 7# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [12] $end
$var wire 1 8# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [11] $end
$var wire 1 9# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [10] $end
$var wire 1 :# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [9] $end
$var wire 1 ;# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [8] $end
$var wire 1 <# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [7] $end
$var wire 1 =# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [6] $end
$var wire 1 ># \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [5] $end
$var wire 1 ?# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [4] $end
$var wire 1 @# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [3] $end
$var wire 1 A# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [2] $end
$var wire 1 B# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [1] $end
$var wire 1 C# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 E# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 F# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 G# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 H# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 I# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 J# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 K# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 L# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 M# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 N# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 O# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 P# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 Q# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 R# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 S# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 T# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 U# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 V# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 W# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 X# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [19] $end
$var wire 1 Y# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [18] $end
$var wire 1 Z# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [17] $end
$var wire 1 [# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [16] $end
$var wire 1 \# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [15] $end
$var wire 1 ]# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [14] $end
$var wire 1 ^# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [13] $end
$var wire 1 _# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [12] $end
$var wire 1 `# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [11] $end
$var wire 1 a# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [10] $end
$var wire 1 b# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [9] $end
$var wire 1 c# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [8] $end
$var wire 1 d# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [7] $end
$var wire 1 e# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [6] $end
$var wire 1 f# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [5] $end
$var wire 1 g# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [4] $end
$var wire 1 h# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [3] $end
$var wire 1 i# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [2] $end
$var wire 1 j# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [1] $end
$var wire 1 k# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [0] $end
$var wire 1 l# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 m# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 n# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 o# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 p# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 q# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 r# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 s# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 t# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 u# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 v# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 w# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 x# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 y# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 z# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 {# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 |# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 }# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 ~# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 !$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 "$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 #$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 $$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 %$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 &$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 '$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 ($ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 )$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 *$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 +$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 ,$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 -$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 .$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 /$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 0$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 1$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 2$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 3$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 4$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 5$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 6$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 7$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 8$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 9$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 :$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 ;$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 <$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 =$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 >$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 ?$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 @$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 A$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 B$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 C$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 D$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 E$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [7] $end
$var wire 1 G$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [6] $end
$var wire 1 H$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [5] $end
$var wire 1 I$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [4] $end
$var wire 1 J$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [3] $end
$var wire 1 K$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [2] $end
$var wire 1 L$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [1] $end
$var wire 1 M$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [0] $end
$var wire 1 N$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [7] $end
$var wire 1 O$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [6] $end
$var wire 1 P$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [5] $end
$var wire 1 Q$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [4] $end
$var wire 1 R$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [3] $end
$var wire 1 S$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [2] $end
$var wire 1 T$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [1] $end
$var wire 1 U$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [0] $end
$var wire 1 V$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ [3] $end
$var wire 1 W$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ [2] $end
$var wire 1 X$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ [1] $end
$var wire 1 Y$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ [0] $end
$var wire 1 Z$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [7] $end
$var wire 1 [$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [6] $end
$var wire 1 \$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [5] $end
$var wire 1 ]$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [4] $end
$var wire 1 ^$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [3] $end
$var wire 1 _$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [2] $end
$var wire 1 `$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [1] $end
$var wire 1 a$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [0] $end
$var wire 1 b$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [8] $end
$var wire 1 c$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [7] $end
$var wire 1 d$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [6] $end
$var wire 1 e$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [5] $end
$var wire 1 f$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [4] $end
$var wire 1 g$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [3] $end
$var wire 1 h$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [2] $end
$var wire 1 i$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [1] $end
$var wire 1 j$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [0] $end
$var wire 1 k$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [7] $end
$var wire 1 l$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [6] $end
$var wire 1 m$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [5] $end
$var wire 1 n$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [4] $end
$var wire 1 o$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [3] $end
$var wire 1 p$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [2] $end
$var wire 1 q$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [1] $end
$var wire 1 r$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [0] $end
$var wire 1 s$ \clock_50~input_o\ $end
$var wire 1 t$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ $end
$var wire 1 u$ \KEY0~input_o\ $end
$var wire 1 v$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ $end
$var wire 1 w$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ $end
$var wire 1 x$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ $end
$var wire 1 y$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ $end
$var wire 1 z$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ $end
$var wire 1 {$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ $end
$var wire 1 |$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ $end
$var wire 1 }$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ $end
$var wire 1 ~$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ $end
$var wire 1 !% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ $end
$var wire 1 "% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ $end
$var wire 1 #% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ $end
$var wire 1 $% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ $end
$var wire 1 %% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ $end
$var wire 1 &% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ $end
$var wire 1 '% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ $end
$var wire 1 (% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ $end
$var wire 1 )% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ $end
$var wire 1 *% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ $end
$var wire 1 +% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ $end
$var wire 1 ,% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ $end
$var wire 1 -% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ $end
$var wire 1 .% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ $end
$var wire 1 /% \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ $end
$var wire 1 0% \inst13|Add0~21_sumout\ $end
$var wire 1 1% \inst13|reset_count~12_combout\ $end
$var wire 1 2% \inst13|Add1~1_sumout\ $end
$var wire 1 3% \inst13|Add1~30\ $end
$var wire 1 4% \inst13|Add1~25_sumout\ $end
$var wire 1 5% \inst13|Add1~26\ $end
$var wire 1 6% \inst13|Add1~21_sumout\ $end
$var wire 1 7% \inst13|Add1~22\ $end
$var wire 1 8% \inst13|Add1~17_sumout\ $end
$var wire 1 9% \inst13|Add1~18\ $end
$var wire 1 :% \inst13|Add1~13_sumout\ $end
$var wire 1 ;% \inst13|Add1~14\ $end
$var wire 1 <% \inst13|Add1~9_sumout\ $end
$var wire 1 =% \inst13|Add1~10\ $end
$var wire 1 >% \inst13|Add1~5_sumout\ $end
$var wire 1 ?% \inst13|Equal3~0_combout\ $end
$var wire 1 @% \inst13|enc_count~3_combout\ $end
$var wire 1 A% \inst13|enc_count~0_combout\ $end
$var wire 1 B% \inst13|Add3~2_combout\ $end
$var wire 1 C% \inst13|enc_count~2_combout\ $end
$var wire 1 D% \inst13|Add3~0_combout\ $end
$var wire 1 E% \inst13|enc_count~1_combout\ $end
$var wire 1 F% \inst13|enc_count[3]~DUPLICATE_q\ $end
$var wire 1 G% \inst13|Equal1~0_combout\ $end
$var wire 1 H% \inst13|bit_count~4_combout\ $end
$var wire 1 I% \inst13|bit_count~3_combout\ $end
$var wire 1 J% \inst13|bit_count~5_combout\ $end
$var wire 1 K% \inst13|Equal2~1_combout\ $end
$var wire 1 L% \inst13|bit_count~0_combout\ $end
$var wire 1 M% \inst13|bit_count~1_combout\ $end
$var wire 1 N% \inst13|bit_count~2_combout\ $end
$var wire 1 O% \inst13|Equal2~0_combout\ $end
$var wire 1 P% \inst13|reset_count~2_combout\ $end
$var wire 1 Q% \inst13|pixel_count[0]~0_combout\ $end
$var wire 1 R% \inst13|Add1~2\ $end
$var wire 1 S% \inst13|Add1~29_sumout\ $end
$var wire 1 T% \inst13|Equal3~1_combout\ $end
$var wire 1 U% \inst13|Add0~22\ $end
$var wire 1 V% \inst13|Add0~25_sumout\ $end
$var wire 1 W% \inst13|reset_count~11_combout\ $end
$var wire 1 X% \inst13|Add0~26\ $end
$var wire 1 Y% \inst13|Add0~29_sumout\ $end
$var wire 1 Z% \inst13|reset_count~10_combout\ $end
$var wire 1 [% \inst13|Add0~30\ $end
$var wire 1 \% \inst13|Add0~1_sumout\ $end
$var wire 1 ]% \inst13|reset_count~9_combout\ $end
$var wire 1 ^% \inst13|Equal0~1_combout\ $end
$var wire 1 _% \inst13|Equal0~2_combout\ $end
$var wire 1 `% \inst13|Add0~2\ $end
$var wire 1 a% \inst13|Add0~33_sumout\ $end
$var wire 1 b% \inst13|reset_count~8_combout\ $end
$var wire 1 c% \inst13|Add0~34\ $end
$var wire 1 d% \inst13|Add0~37_sumout\ $end
$var wire 1 e% \inst13|reset_count~7_combout\ $end
$var wire 1 f% \inst13|Add0~38\ $end
$var wire 1 g% \inst13|Add0~5_sumout\ $end
$var wire 1 h% \inst13|reset_count~6_combout\ $end
$var wire 1 i% \inst13|Add0~6\ $end
$var wire 1 j% \inst13|Add0~9_sumout\ $end
$var wire 1 k% \inst13|reset_count~5_combout\ $end
$var wire 1 l% \inst13|Add0~10\ $end
$var wire 1 m% \inst13|Add0~13_sumout\ $end
$var wire 1 n% \inst13|reset_count~4_combout\ $end
$var wire 1 o% \inst13|Add0~14\ $end
$var wire 1 p% \inst13|Add0~17_sumout\ $end
$var wire 1 q% \inst13|reset_count~3_combout\ $end
$var wire 1 r% \inst13|Equal0~0_combout\ $end
$var wire 1 s% \inst13|enc_count~4_combout\ $end
$var wire 1 t% \inst13|enc_count[2]~DUPLICATE_q\ $end
$var wire 1 u% \inst13|Add3~1_combout\ $end
$var wire 1 v% \inst13|sda~2_combout\ $end
$var wire 1 w% \inst|state.decode~q\ $end
$var wire 1 x% \inst|state.ex_iload~DUPLICATE_q\ $end
$var wire 1 y% \inst|state.ex_istore2~DUPLICATE_q\ $end
$var wire 1 z% \inst|WideNor0~combout\ $end
$var wire 1 {% \inst|state.fetch~q\ $end
$var wire 1 |% \inst|Selector11~0_combout\ $end
$var wire 1 }% \inst|Add0~1_sumout\ $end
$var wire 1 ~% \inst|state~52_combout\ $end
$var wire 1 !& \inst|state.ex_call~q\ $end
$var wire 1 "& \inst|PC_stack[9][0]~1_combout\ $end
$var wire 1 #& \inst|PC_stack[9][0]~q\ $end
$var wire 1 $& \inst|PC_stack[8][0]~feeder_combout\ $end
$var wire 1 %& \inst|PC_stack[0][0]~0_combout\ $end
$var wire 1 && \inst|PC_stack[8][0]~q\ $end
$var wire 1 '& \inst|PC_stack[7][0]~feeder_combout\ $end
$var wire 1 (& \inst|PC_stack[7][0]~q\ $end
$var wire 1 )& \inst|PC_stack[6][0]~feeder_combout\ $end
$var wire 1 *& \inst|PC_stack[6][0]~q\ $end
$var wire 1 +& \inst|PC_stack[5][0]~feeder_combout\ $end
$var wire 1 ,& \inst|PC_stack[5][0]~q\ $end
$var wire 1 -& \inst|PC_stack[4][0]~feeder_combout\ $end
$var wire 1 .& \inst|PC_stack[4][0]~q\ $end
$var wire 1 /& \inst|PC_stack[3][0]~feeder_combout\ $end
$var wire 1 0& \inst|PC_stack[3][0]~q\ $end
$var wire 1 1& \inst|PC_stack[2][0]~feeder_combout\ $end
$var wire 1 2& \inst|PC_stack[2][0]~q\ $end
$var wire 1 3& \inst|PC_stack[1][0]~feeder_combout\ $end
$var wire 1 4& \inst|PC_stack[1][0]~q\ $end
$var wire 1 5& \inst|PC_stack[0][0]~feeder_combout\ $end
$var wire 1 6& \inst|PC_stack[0][0]~q\ $end
$var wire 1 7& \inst|Selector11~1_combout\ $end
$var wire 1 8& \inst|state.init~feeder_combout\ $end
$var wire 1 9& \inst|state.init~q\ $end
$var wire 1 :& \inst|state~49_combout\ $end
$var wire 1 ;& \inst|state.ex_jneg~q\ $end
$var wire 1 <& \inst|Selector30~1_combout\ $end
$var wire 1 =& \inst|state~53_combout\ $end
$var wire 1 >& \inst|state.ex_jump~q\ $end
$var wire 1 ?& \inst|state~51_combout\ $end
$var wire 1 @& \inst|state.ex_jpos~q\ $end
$var wire 1 A& \inst|state~33_combout\ $end
$var wire 1 B& \inst|state~50_combout\ $end
$var wire 1 C& \inst|state.ex_jzero~q\ $end
$var wire 1 D& \inst|WideOr2~0_combout\ $end
$var wire 1 E& \inst|WideOr2~1_combout\ $end
$var wire 1 F& \inst|state~34_combout\ $end
$var wire 1 G& \inst|state.ex_shift~q\ $end
$var wire 1 H& \inst|state~44_combout\ $end
$var wire 1 I& \inst|state.ex_in~DUPLICATE_q\ $end
$var wire 1 J& \inst|state.ex_in2~q\ $end
$var wire 1 K& \inst|PC_stack[9][4]~q\ $end
$var wire 1 L& \inst|PC_stack[8][4]~feeder_combout\ $end
$var wire 1 M& \inst|PC_stack[8][4]~q\ $end
$var wire 1 N& \inst|PC_stack[7][4]~feeder_combout\ $end
$var wire 1 O& \inst|PC_stack[7][4]~q\ $end
$var wire 1 P& \inst|PC_stack[6][4]~feeder_combout\ $end
$var wire 1 Q& \inst|PC_stack[6][4]~q\ $end
$var wire 1 R& \inst|PC_stack[5][4]~feeder_combout\ $end
$var wire 1 S& \inst|PC_stack[5][4]~q\ $end
$var wire 1 T& \inst|PC_stack[4][4]~feeder_combout\ $end
$var wire 1 U& \inst|PC_stack[4][4]~q\ $end
$var wire 1 V& \inst|PC_stack[3][4]~feeder_combout\ $end
$var wire 1 W& \inst|PC_stack[3][4]~q\ $end
$var wire 1 X& \inst|PC_stack[2][4]~feeder_combout\ $end
$var wire 1 Y& \inst|PC_stack[2][4]~q\ $end
$var wire 1 Z& \inst|PC_stack[1][4]~feeder_combout\ $end
$var wire 1 [& \inst|PC_stack[0][4]~q\ $end
$var wire 1 \& \inst|PC_stack[1][4]~q\ $end
$var wire 1 ]& \inst|PC_stack[0][4]~feeder_combout\ $end
$var wire 1 ^& \inst|PC_stack[0][4]~DUPLICATE_q\ $end
$var wire 1 _& \inst|Add0~10\ $end
$var wire 1 `& \inst|Add0~14\ $end
$var wire 1 a& \inst|Add0~17_sumout\ $end
$var wire 1 b& \inst|Selector7~0_combout\ $end
$var wire 1 c& \inst|Selector7~1_combout\ $end
$var wire 1 d& \inst|next_mem_addr[4]~4_combout\ $end
$var wire 1 e& \inst|PC_stack[9][10]~q\ $end
$var wire 1 f& \inst|PC_stack[8][10]~feeder_combout\ $end
$var wire 1 g& \inst|PC_stack[8][10]~q\ $end
$var wire 1 h& \inst|PC_stack[7][10]~feeder_combout\ $end
$var wire 1 i& \inst|PC_stack[7][10]~q\ $end
$var wire 1 j& \inst|PC_stack[6][10]~feeder_combout\ $end
$var wire 1 k& \inst|PC_stack[6][10]~q\ $end
$var wire 1 l& \inst|PC_stack[5][10]~feeder_combout\ $end
$var wire 1 m& \inst|PC_stack[5][10]~q\ $end
$var wire 1 n& \inst|PC_stack[4][10]~feeder_combout\ $end
$var wire 1 o& \inst|PC_stack[4][10]~q\ $end
$var wire 1 p& \inst|PC_stack[3][10]~feeder_combout\ $end
$var wire 1 q& \inst|PC_stack[3][10]~q\ $end
$var wire 1 r& \inst|PC_stack[2][10]~feeder_combout\ $end
$var wire 1 s& \inst|PC_stack[2][10]~q\ $end
$var wire 1 t& \inst|PC_stack[1][10]~feeder_combout\ $end
$var wire 1 u& \inst|PC_stack[1][10]~q\ $end
$var wire 1 v& \inst|PC_stack[0][10]~feeder_combout\ $end
$var wire 1 w& \inst|PC_stack[0][10]~q\ $end
$var wire 1 x& \inst|Selector1~0_combout\ $end
$var wire 1 y& \inst|IR[8]~0_combout\ $end
$var wire 1 z& \inst|Selector3~0_combout\ $end
$var wire 1 {& \inst|PC_stack[9][8]~q\ $end
$var wire 1 |& \inst|PC_stack[8][8]~feeder_combout\ $end
$var wire 1 }& \inst|PC_stack[8][8]~q\ $end
$var wire 1 ~& \inst|PC_stack[7][8]~feeder_combout\ $end
$var wire 1 !' \inst|PC_stack[7][8]~q\ $end
$var wire 1 "' \inst|PC_stack[6][8]~feeder_combout\ $end
$var wire 1 #' \inst|PC_stack[6][8]~q\ $end
$var wire 1 $' \inst|PC_stack[5][8]~feeder_combout\ $end
$var wire 1 %' \inst|PC_stack[5][8]~q\ $end
$var wire 1 &' \inst|PC_stack[4][8]~feeder_combout\ $end
$var wire 1 '' \inst|PC_stack[4][8]~q\ $end
$var wire 1 (' \inst|PC_stack[3][8]~feeder_combout\ $end
$var wire 1 )' \inst|PC_stack[3][8]~q\ $end
$var wire 1 *' \inst|PC_stack[2][8]~feeder_combout\ $end
$var wire 1 +' \inst|PC_stack[2][8]~q\ $end
$var wire 1 ,' \inst|PC_stack[1][8]~feeder_combout\ $end
$var wire 1 -' \inst|PC_stack[0][8]~DUPLICATE_q\ $end
$var wire 1 .' \inst|PC_stack[1][8]~q\ $end
$var wire 1 /' \inst|PC_stack[0][8]~feeder_combout\ $end
$var wire 1 0' \inst|PC_stack[0][8]~q\ $end
$var wire 1 1' \inst|PC_stack[9][7]~q\ $end
$var wire 1 2' \inst|PC_stack[8][7]~feeder_combout\ $end
$var wire 1 3' \inst|PC_stack[8][7]~q\ $end
$var wire 1 4' \inst|PC_stack[7][7]~feeder_combout\ $end
$var wire 1 5' \inst|PC_stack[7][7]~q\ $end
$var wire 1 6' \inst|PC_stack[6][7]~feeder_combout\ $end
$var wire 1 7' \inst|PC_stack[6][7]~q\ $end
$var wire 1 8' \inst|PC_stack[5][7]~feeder_combout\ $end
$var wire 1 9' \inst|PC_stack[5][7]~q\ $end
$var wire 1 :' \inst|PC_stack[4][7]~feeder_combout\ $end
$var wire 1 ;' \inst|PC_stack[4][7]~q\ $end
$var wire 1 <' \inst|PC_stack[3][7]~feeder_combout\ $end
$var wire 1 =' \inst|PC_stack[1][7]~q\ $end
$var wire 1 >' \inst|PC_stack[2][7]~q\ $end
$var wire 1 ?' \inst|PC_stack[3][7]~q\ $end
$var wire 1 @' \inst|PC_stack[2][7]~feeder_combout\ $end
$var wire 1 A' \inst|PC_stack[2][7]~DUPLICATE_q\ $end
$var wire 1 B' \inst|PC_stack[1][7]~feeder_combout\ $end
$var wire 1 C' \inst|PC_stack[1][7]~DUPLICATE_q\ $end
$var wire 1 D' \inst|PC_stack[0][7]~feeder_combout\ $end
$var wire 1 E' \inst|PC_stack[0][7]~q\ $end
$var wire 1 F' \inst|Add0~18\ $end
$var wire 1 G' \inst|Add0~21_sumout\ $end
$var wire 1 H' \inst|Selector6~0_combout\ $end
$var wire 1 I' \inst|PC_stack[9][5]~q\ $end
$var wire 1 J' \inst|PC_stack[8][5]~feeder_combout\ $end
$var wire 1 K' \inst|PC_stack[8][5]~q\ $end
$var wire 1 L' \inst|PC_stack[7][5]~feeder_combout\ $end
$var wire 1 M' \inst|PC_stack[7][5]~q\ $end
$var wire 1 N' \inst|PC_stack[6][5]~feeder_combout\ $end
$var wire 1 O' \inst|PC_stack[6][5]~q\ $end
$var wire 1 P' \inst|PC_stack[5][5]~feeder_combout\ $end
$var wire 1 Q' \inst|PC_stack[5][5]~q\ $end
$var wire 1 R' \inst|PC_stack[4][5]~feeder_combout\ $end
$var wire 1 S' \inst|PC_stack[4][5]~q\ $end
$var wire 1 T' \inst|PC_stack[3][5]~feeder_combout\ $end
$var wire 1 U' \inst|PC_stack[3][5]~q\ $end
$var wire 1 V' \inst|PC_stack[2][5]~feeder_combout\ $end
$var wire 1 W' \inst|PC_stack[2][5]~q\ $end
$var wire 1 X' \inst|PC_stack[1][5]~feeder_combout\ $end
$var wire 1 Y' \inst|PC_stack[1][5]~q\ $end
$var wire 1 Z' \inst|PC_stack[0][5]~feeder_combout\ $end
$var wire 1 [' \inst|PC_stack[0][5]~q\ $end
$var wire 1 \' \inst|Selector6~1_combout\ $end
$var wire 1 ]' \inst|Add0~22\ $end
$var wire 1 ^' \inst|Add0~25_sumout\ $end
$var wire 1 _' \inst|PC_stack[9][6]~q\ $end
$var wire 1 `' \inst|PC_stack[8][6]~feeder_combout\ $end
$var wire 1 a' \inst|PC_stack[8][6]~q\ $end
$var wire 1 b' \inst|PC_stack[7][6]~feeder_combout\ $end
$var wire 1 c' \inst|PC_stack[7][6]~q\ $end
$var wire 1 d' \inst|PC_stack[6][6]~feeder_combout\ $end
$var wire 1 e' \inst|PC_stack[6][6]~q\ $end
$var wire 1 f' \inst|PC_stack[5][6]~feeder_combout\ $end
$var wire 1 g' \inst|PC_stack[5][6]~q\ $end
$var wire 1 h' \inst|PC_stack[4][6]~feeder_combout\ $end
$var wire 1 i' \inst|PC_stack[4][6]~q\ $end
$var wire 1 j' \inst|PC_stack[3][6]~feeder_combout\ $end
$var wire 1 k' \inst|PC_stack[3][6]~q\ $end
$var wire 1 l' \inst|PC_stack[2][6]~feeder_combout\ $end
$var wire 1 m' \inst|PC_stack[2][6]~q\ $end
$var wire 1 n' \inst|PC_stack[1][6]~feeder_combout\ $end
$var wire 1 o' \inst|PC_stack[1][6]~q\ $end
$var wire 1 p' \inst|PC_stack[0][6]~feeder_combout\ $end
$var wire 1 q' \inst|PC_stack[0][6]~q\ $end
$var wire 1 r' \inst|Selector5~0_combout\ $end
$var wire 1 s' \inst|Selector5~1_combout\ $end
$var wire 1 t' \inst|PC[6]~DUPLICATE_q\ $end
$var wire 1 u' \inst|Add0~26\ $end
$var wire 1 v' \inst|Add0~29_sumout\ $end
$var wire 1 w' \inst|Selector4~0_combout\ $end
$var wire 1 x' \inst|Selector4~1_combout\ $end
$var wire 1 y' \inst|PC[7]~DUPLICATE_q\ $end
$var wire 1 z' \inst|Add0~30\ $end
$var wire 1 {' \inst|Add0~33_sumout\ $end
$var wire 1 |' \inst|Selector3~1_combout\ $end
$var wire 1 }' \inst|PC[8]~DUPLICATE_q\ $end
$var wire 1 ~' \inst|Add0~34\ $end
$var wire 1 !( \inst|Add0~37_sumout\ $end
$var wire 1 "( \inst|PC_stack[9][9]~feeder_combout\ $end
$var wire 1 #( \inst|PC_stack[9][9]~q\ $end
$var wire 1 $( \inst|PC_stack[8][9]~feeder_combout\ $end
$var wire 1 %( \inst|PC_stack[8][9]~q\ $end
$var wire 1 &( \inst|PC_stack[7][9]~feeder_combout\ $end
$var wire 1 '( \inst|PC_stack[7][9]~q\ $end
$var wire 1 (( \inst|PC_stack[6][9]~feeder_combout\ $end
$var wire 1 )( \inst|PC_stack[6][9]~q\ $end
$var wire 1 *( \inst|PC_stack[5][9]~feeder_combout\ $end
$var wire 1 +( \inst|PC_stack[5][9]~q\ $end
$var wire 1 ,( \inst|PC_stack[4][9]~feeder_combout\ $end
$var wire 1 -( \inst|PC_stack[4][9]~q\ $end
$var wire 1 .( \inst|PC_stack[3][9]~feeder_combout\ $end
$var wire 1 /( \inst|PC_stack[3][9]~q\ $end
$var wire 1 0( \inst|PC_stack[2][9]~feeder_combout\ $end
$var wire 1 1( \inst|PC_stack[2][9]~q\ $end
$var wire 1 2( \inst|PC_stack[1][9]~feeder_combout\ $end
$var wire 1 3( \inst|PC_stack[1][9]~q\ $end
$var wire 1 4( \inst|PC_stack[0][9]~feeder_combout\ $end
$var wire 1 5( \inst|PC_stack[0][9]~q\ $end
$var wire 1 6( \inst|Selector2~0_combout\ $end
$var wire 1 7( \inst|Selector2~1_combout\ $end
$var wire 1 8( \inst|Add0~38\ $end
$var wire 1 9( \inst|Add0~41_sumout\ $end
$var wire 1 :( \inst|Selector1~1_combout\ $end
$var wire 1 ;( \inst|next_mem_addr[10]~10_combout\ $end
$var wire 1 <( \inst|Selector27~2_combout\ $end
$var wire 1 =( \inst|state~35_combout\ $end
$var wire 1 >( \inst|state.ex_sub~q\ $end
$var wire 1 ?( \inst|state~36_combout\ $end
$var wire 1 @( \inst|state.ex_addi~q\ $end
$var wire 1 A( \inst|Add1~81_combout\ $end
$var wire 1 B( \inst|Selector19~2_combout\ $end
$var wire 1 C( \inst|state~43_combout\ $end
$var wire 1 D( \inst|state.ex_loadi~q\ $end
$var wire 1 E( \inst|state~39_combout\ $end
$var wire 1 F( \inst|state.ex_xor~q\ $end
$var wire 1 G( \inst|state~42_combout\ $end
$var wire 1 H( \inst|state.ex_or~q\ $end
$var wire 1 I( \inst|state~40_combout\ $end
$var wire 1 J( \inst|state.ex_and~q\ $end
$var wire 1 K( \inst|Selector15~2_combout\ $end
$var wire 1 L( \inst|state~32_combout\ $end
$var wire 1 M( \inst|state.ex_out~q\ $end
$var wire 1 N( \inst|state.ex_in~q\ $end
$var wire 1 O( \inst|state.ex_out2~q\ $end
$var wire 1 P( \inst|Selector29~0_combout\ $end
$var wire 1 Q( \inst|Selector29~1_combout\ $end
$var wire 1 R( \inst|IO_CYCLE~q\ $end
$var wire 1 S( \inst3|TIMER_EN~0_combout\ $end
$var wire 1 T( \inst3|TIMER_EN~1_combout\ $end
$var wire 1 U( \inst3|TIMER_EN~combout\ $end
$var wire 1 V( \inst5|Add4~25_sumout\ $end
$var wire 1 W( \inst5|LessThan4~2_combout\ $end
$var wire 1 X( \inst5|LessThan4~0_combout\ $end
$var wire 1 Y( \inst5|count_10Hz[7]~DUPLICATE_q\ $end
$var wire 1 Z( \inst5|count_10Hz[5]~DUPLICATE_q\ $end
$var wire 1 [( \inst5|LessThan4~1_combout\ $end
$var wire 1 \( \inst5|Add4~2\ $end
$var wire 1 ]( \inst5|Add4~61_sumout\ $end
$var wire 1 ^( \inst5|Add4~62\ $end
$var wire 1 _( \inst5|Add4~65_sumout\ $end
$var wire 1 `( \inst5|Add4~66\ $end
$var wire 1 a( \inst5|Add4~69_sumout\ $end
$var wire 1 b( \inst5|Add4~70\ $end
$var wire 1 c( \inst5|Add4~73_sumout\ $end
$var wire 1 d( \inst5|count_10Hz[17]~DUPLICATE_q\ $end
$var wire 1 e( \inst5|LessThan4~3_combout\ $end
$var wire 1 f( \inst5|LessThan4~4_combout\ $end
$var wire 1 g( \inst5|Add4~26\ $end
$var wire 1 h( \inst5|Add4~41_sumout\ $end
$var wire 1 i( \inst5|count_10Hz[1]~DUPLICATE_q\ $end
$var wire 1 j( \inst5|Add4~42\ $end
$var wire 1 k( \inst5|Add4~29_sumout\ $end
$var wire 1 l( \inst5|Add4~30\ $end
$var wire 1 m( \inst5|Add4~33_sumout\ $end
$var wire 1 n( \inst5|count_10Hz[3]~DUPLICATE_q\ $end
$var wire 1 o( \inst5|Add4~34\ $end
$var wire 1 p( \inst5|Add4~37_sumout\ $end
$var wire 1 q( \inst5|Add4~38\ $end
$var wire 1 r( \inst5|Add4~13_sumout\ $end
$var wire 1 s( \inst5|Add4~14\ $end
$var wire 1 t( \inst5|Add4~17_sumout\ $end
$var wire 1 u( \inst5|Add4~18\ $end
$var wire 1 v( \inst5|Add4~21_sumout\ $end
$var wire 1 w( \inst5|Add4~22\ $end
$var wire 1 x( \inst5|Add4~9_sumout\ $end
$var wire 1 y( \inst5|Add4~10\ $end
$var wire 1 z( \inst5|Add4~49_sumout\ $end
$var wire 1 {( \inst5|Add4~50\ $end
$var wire 1 |( \inst5|Add4~53_sumout\ $end
$var wire 1 }( \inst5|Add4~54\ $end
$var wire 1 ~( \inst5|Add4~45_sumout\ $end
$var wire 1 !) \inst5|count_10Hz[11]~DUPLICATE_q\ $end
$var wire 1 ") \inst5|Add4~46\ $end
$var wire 1 #) \inst5|Add4~57_sumout\ $end
$var wire 1 $) \inst5|Add4~58\ $end
$var wire 1 %) \inst5|Add4~5_sumout\ $end
$var wire 1 &) \inst5|Add4~6\ $end
$var wire 1 ') \inst5|Add4~1_sumout\ $end
$var wire 1 () \inst5|clock_10Hz_int~0_combout\ $end
$var wire 1 )) \inst5|clock_10Hz_int~q\ $end
$var wire 1 *) \inst5|clock_10Hz~q\ $end
$var wire 1 +) \inst4|process_0~0_combout\ $end
$var wire 1 ,) \inst4|COUNT[0]~0_combout\ $end
$var wire 1 -) \inst4|COUNT[0]~DUPLICATE_q\ $end
$var wire 1 .) \inst4|Add0~1_sumout\ $end
$var wire 1 /) \inst4|Add0~2\ $end
$var wire 1 0) \inst4|Add0~5_sumout\ $end
$var wire 1 1) \inst4|Add0~6\ $end
$var wire 1 2) \inst4|Add0~9_sumout\ $end
$var wire 1 3) \IO_DATA[3]~18_combout\ $end
$var wire 1 4) \IO_DATA[0]~16_combout\ $end
$var wire 1 5) \inst|Add1~82_combout\ $end
$var wire 1 6) \inst|Add1~54\ $end
$var wire 1 7) \inst|Add1~57_sumout\ $end
$var wire 1 8) \inst|Selector13~2_combout\ $end
$var wire 1 9) \inst4|COUNT[14]~DUPLICATE_q\ $end
$var wire 1 :) \inst4|Add0~10\ $end
$var wire 1 ;) \inst4|Add0~13_sumout\ $end
$var wire 1 <) \inst4|Add0~14\ $end
$var wire 1 =) \inst4|Add0~17_sumout\ $end
$var wire 1 >) \inst4|Add0~18\ $end
$var wire 1 ?) \inst4|Add0~21_sumout\ $end
$var wire 1 @) \inst4|COUNT[6]~DUPLICATE_q\ $end
$var wire 1 A) \inst4|Add0~22\ $end
$var wire 1 B) \inst4|Add0~25_sumout\ $end
$var wire 1 C) \inst4|Add0~26\ $end
$var wire 1 D) \inst4|Add0~29_sumout\ $end
$var wire 1 E) \inst4|Add0~30\ $end
$var wire 1 F) \inst4|Add0~33_sumout\ $end
$var wire 1 G) \inst4|Add0~34\ $end
$var wire 1 H) \inst4|Add0~37_sumout\ $end
$var wire 1 I) \inst4|Add0~38\ $end
$var wire 1 J) \inst4|Add0~41_sumout\ $end
$var wire 1 K) \inst4|Add0~42\ $end
$var wire 1 L) \inst4|Add0~45_sumout\ $end
$var wire 1 M) \inst4|Add0~46\ $end
$var wire 1 N) \inst4|Add0~49_sumout\ $end
$var wire 1 O) \inst4|Add0~50\ $end
$var wire 1 P) \inst4|Add0~53_sumout\ $end
$var wire 1 Q) \IO_DATA[14]~14_combout\ $end
$var wire 1 R) \inst|Selector13~3_combout\ $end
$var wire 1 S) \inst|WideOr3~0_combout\ $end
$var wire 1 T) \inst|Add1~75_combout\ $end
$var wire 1 U) \inst|Add1~74_combout\ $end
$var wire 1 V) \inst|Add1~73_combout\ $end
$var wire 1 W) \inst|state.ex_or~DUPLICATE_q\ $end
$var wire 1 X) \inst|Selector23~3_combout\ $end
$var wire 1 Y) \inst|Selector23~4_combout\ $end
$var wire 1 Z) \inst|shifter|auto_generated|sbit_w[32]~12_combout\ $end
$var wire 1 [) \inst|shifter|auto_generated|sbit_w[22]~2_combout\ $end
$var wire 1 \) \inst|Add1~77_combout\ $end
$var wire 1 ]) \inst|Add1~76_combout\ $end
$var wire 1 ^) \inst|Add1~30\ $end
$var wire 1 _) \inst|Add1~34\ $end
$var wire 1 `) \inst|Add1~37_sumout\ $end
$var wire 1 a) \inst|shifter|auto_generated|sbit_w[23]~16_combout\ $end
$var wire 1 b) \inst|Selector16~2_combout\ $end
$var wire 1 c) \IO_DATA[11]~11_combout\ $end
$var wire 1 d) \inst|Selector16~3_combout\ $end
$var wire 1 e) \inst|Selector16~1_combout\ $end
$var wire 1 f) \inst|Add1~79_combout\ $end
$var wire 1 g) \inst|Add1~78_combout\ $end
$var wire 1 h) \inst|Selector17~2_combout\ $end
$var wire 1 i) \IO_DATA[10]~10_combout\ $end
$var wire 1 j) \inst|Selector17~3_combout\ $end
$var wire 1 k) \inst|Add1~38\ $end
$var wire 1 l) \inst|Add1~41_sumout\ $end
$var wire 1 m) \inst|shifter|auto_generated|sbit_w[30]~5_combout\ $end
$var wire 1 n) \inst|shifter|auto_generated|sbit_w[46]~26_combout\ $end
$var wire 1 o) \inst|shifter|auto_generated|sbit_w[20]~7_combout\ $end
$var wire 1 p) \inst|shifter|auto_generated|sbit_w[38]~27_combout\ $end
$var wire 1 q) \inst|Selector17~0_combout\ $end
$var wire 1 r) \inst|shifter|auto_generated|sbit_w[18]~8_combout\ $end
$var wire 1 s) \inst|shifter|auto_generated|sbit_w[34]~28_combout\ $end
$var wire 1 t) \inst|Selector17~1_combout\ $end
$var wire 1 u) \inst|Selector17~4_combout\ $end
$var wire 1 v) \inst|WideOr3~2_combout\ $end
$var wire 1 w) \inst|AC[7]~0_combout\ $end
$var wire 1 x) \inst|Add1~42\ $end
$var wire 1 y) \inst|Add1~45_sumout\ $end
$var wire 1 z) \inst|shifter|auto_generated|sbit_w[59]~31_combout\ $end
$var wire 1 {) \inst|shifter|auto_generated|sbit_w[43]~32_combout\ $end
$var wire 1 |) \inst|shifter|auto_generated|sbit_w[43]~33_combout\ $end
$var wire 1 }) \inst|shifter|auto_generated|sbit_w[59]~38_combout\ $end
$var wire 1 ~) \inst|Selector16~0_combout\ $end
$var wire 1 !* \inst|Selector16~4_combout\ $end
$var wire 1 "* \inst|shifter|auto_generated|sbit_w[27]~15_combout\ $end
$var wire 1 #* \inst|shifter|auto_generated|sbit_w[25]~14_combout\ $end
$var wire 1 $* \inst|shifter|auto_generated|sbit_w[41]~17_combout\ $end
$var wire 1 %* \inst|shifter|auto_generated|sbit_w[19]~21_combout\ $end
$var wire 1 &* \inst|shifter|auto_generated|sbit_w[37]~22_combout\ $end
$var wire 1 '* \inst|Selector18~1_combout\ $end
$var wire 1 (* \inst|shifter|auto_generated|sbit_w[17]~23_combout\ $end
$var wire 1 )* \inst|shifter|auto_generated|sbit_w[49]~24_combout\ $end
$var wire 1 ** \inst|Selector18~2_combout\ $end
$var wire 1 +* \inst|Selector18~3_combout\ $end
$var wire 1 ,* \inst|Selector18~4_combout\ $end
$var wire 1 -* \inst4|COUNT[9]~DUPLICATE_q\ $end
$var wire 1 .* \inst12~0_combout\ $end
$var wire 1 /* \inst11~combout\ $end
$var wire 1 0* \SW[9]~input_o\ $end
$var wire 1 1* \inst|Selector18~0_combout\ $end
$var wire 1 2* \inst|Selector18~5_combout\ $end
$var wire 1 3* \inst|shifter|auto_generated|sbit_w[26]~1_combout\ $end
$var wire 1 4* \inst|shifter|auto_generated|sbit_w[40]~3_combout\ $end
$var wire 1 5* \inst|shifter|auto_generated|sbit_w[36]~9_combout\ $end
$var wire 1 6* \inst|Selector23~2_combout\ $end
$var wire 1 7* \inst|Selector23~1_combout\ $end
$var wire 1 8* \inst|Add1~72_combout\ $end
$var wire 1 9* \inst|Add1~71_combout\ $end
$var wire 1 :* \inst|Add1~70_combout\ $end
$var wire 1 ;* \inst|Add1~69_combout\ $end
$var wire 1 <* \inst|Add1~64_combout\ $end
$var wire 1 =* \inst|Add1~67_cout\ $end
$var wire 1 >* \inst|Add1~2\ $end
$var wire 1 ?* \inst|Add1~6\ $end
$var wire 1 @* \inst|Add1~10\ $end
$var wire 1 A* \inst|Add1~14\ $end
$var wire 1 B* \inst|Add1~17_sumout\ $end
$var wire 1 C* \SW[4]~input_o\ $end
$var wire 1 D* \inst|Selector23~0_combout\ $end
$var wire 1 E* \inst|Selector23~5_combout\ $end
$var wire 1 F* \inst|Add1~18\ $end
$var wire 1 G* \inst|Add1~22\ $end
$var wire 1 H* \inst|Add1~26\ $end
$var wire 1 I* \inst|Add1~29_sumout\ $end
$var wire 1 J* \inst|Selector20~1_combout\ $end
$var wire 1 K* \inst|Selector20~2_combout\ $end
$var wire 1 L* \inst|Selector20~3_combout\ $end
$var wire 1 M* \inst|shifter|auto_generated|sbit_w[55]~37_combout\ $end
$var wire 1 N* \inst|shifter|auto_generated|sbit_w[55]~35_combout\ $end
$var wire 1 O* \inst|shifter|auto_generated|sbit_w[55]~36_combout\ $end
$var wire 1 P* \inst|Selector20~0_combout\ $end
$var wire 1 Q* \inst4|COUNT[7]~DUPLICATE_q\ $end
$var wire 1 R* \SW[7]~input_o\ $end
$var wire 1 S* \IO_DATA[7]~7_combout\ $end
$var wire 1 T* \inst|Selector20~4_combout\ $end
$var wire 1 U* \inst|shifter|auto_generated|sbit_w[24]~0_combout\ $end
$var wire 1 V* \inst|shifter|auto_generated|sbit_w[42]~25_combout\ $end
$var wire 1 W* \inst|Selector13~1_combout\ $end
$var wire 1 X* \inst|Selector13~0_combout\ $end
$var wire 1 Y* \inst|Selector13~4_combout\ $end
$var wire 1 Z* \inst|shifter|auto_generated|sbit_w[29]~18_combout\ $end
$var wire 1 [* \inst|shifter|auto_generated|sbit_w[45]~19_combout\ $end
$var wire 1 \* \inst|Selector22~1_combout\ $end
$var wire 1 ]* \inst|Add1~21_sumout\ $end
$var wire 1 ^* \inst|shifter|auto_generated|sbit_w[53]~34_combout\ $end
$var wire 1 _* \inst|Selector22~0_combout\ $end
$var wire 1 `* \inst|Selector22~2_combout\ $end
$var wire 1 a* \inst|Selector22~3_combout\ $end
$var wire 1 b* \IO_DATA[5]~19_combout\ $end
$var wire 1 c* \SW[5]~input_o\ $end
$var wire 1 d* \inst|Selector22~4_combout\ $end
$var wire 1 e* \inst|Selector22~5_combout\ $end
$var wire 1 f* \inst|shifter|auto_generated|sbit_w[21]~20_combout\ $end
$var wire 1 g* \inst|shifter|auto_generated|sbit_w[35]~30_combout\ $end
$var wire 1 h* \inst|shifter|auto_generated|sbit_w[39]~29_combout\ $end
$var wire 1 i* \inst|Selector24~0_combout\ $end
$var wire 1 j* \inst|Add1~13_sumout\ $end
$var wire 1 k* \inst|Selector24~1_combout\ $end
$var wire 1 l* \inst|Selector24~2_combout\ $end
$var wire 1 m* \inst|Selector24~3_combout\ $end
$var wire 1 n* \SW[3]~input_o\ $end
$var wire 1 o* \inst|Selector24~4_combout\ $end
$var wire 1 p* \inst3|TIMER_EN~2_combout\ $end
$var wire 1 q* \IO_DATA[12]~12_combout\ $end
$var wire 1 r* \inst|Selector15~3_combout\ $end
$var wire 1 s* \inst|Selector15~1_combout\ $end
$var wire 1 t* \inst|Selector15~0_combout\ $end
$var wire 1 u* \inst|Add1~80_combout\ $end
$var wire 1 v* \inst|Add1~46\ $end
$var wire 1 w* \inst|Add1~49_sumout\ $end
$var wire 1 x* \inst|Selector15~4_combout\ $end
$var wire 1 y* \inst|Add1~50\ $end
$var wire 1 z* \inst|Add1~53_sumout\ $end
$var wire 1 {* \inst|Selector14~1_combout\ $end
$var wire 1 |* \inst|Selector14~0_combout\ $end
$var wire 1 }* \inst|Selector14~2_combout\ $end
$var wire 1 ~* \IO_DATA[13]~13_combout\ $end
$var wire 1 !+ \inst|Selector14~3_combout\ $end
$var wire 1 "+ \inst|Selector14~4_combout\ $end
$var wire 1 #+ \inst|shifter|auto_generated|sbit_w[28]~4_combout\ $end
$var wire 1 $+ \inst|shifter|auto_generated|sbit_w[44]~6_combout\ $end
$var wire 1 %+ \inst|Selector19~1_combout\ $end
$var wire 1 &+ \inst|shifter|auto_generated|sbit_w[36]~11_combout\ $end
$var wire 1 '+ \inst|shifter|auto_generated|sbit_w[48]~13_combout\ $end
$var wire 1 (+ \inst|shifter|auto_generated|sbit_w[48]~10_combout\ $end
$var wire 1 )+ \inst|Selector19~3_combout\ $end
$var wire 1 *+ \inst|Selector19~4_combout\ $end
$var wire 1 ++ \inst|Selector19~5_combout\ $end
$var wire 1 ,+ \inst|Add1~33_sumout\ $end
$var wire 1 -+ \inst4|COUNT[8]~DUPLICATE_q\ $end
$var wire 1 .+ \SW[8]~input_o\ $end
$var wire 1 /+ \inst|Selector19~0_combout\ $end
$var wire 1 0+ \inst|Selector19~6_combout\ $end
$var wire 1 1+ \inst|next_mem_addr[9]~9_combout\ $end
$var wire 1 2+ \inst|next_mem_addr[8]~8_combout\ $end
$var wire 1 3+ \inst|next_mem_addr[7]~7_combout\ $end
$var wire 1 4+ \inst|next_mem_addr[6]~6_combout\ $end
$var wire 1 5+ \inst|next_mem_addr[5]~5_combout\ $end
$var wire 1 6+ \inst|Selector8~0_combout\ $end
$var wire 1 7+ \inst|Add0~13_sumout\ $end
$var wire 1 8+ \inst|PC_stack[9][3]~q\ $end
$var wire 1 9+ \inst|PC_stack[8][3]~feeder_combout\ $end
$var wire 1 :+ \inst|PC_stack[8][3]~q\ $end
$var wire 1 ;+ \inst|PC_stack[7][3]~feeder_combout\ $end
$var wire 1 <+ \inst|PC_stack[7][3]~q\ $end
$var wire 1 =+ \inst|PC_stack[6][3]~feeder_combout\ $end
$var wire 1 >+ \inst|PC_stack[6][3]~q\ $end
$var wire 1 ?+ \inst|PC_stack[5][3]~feeder_combout\ $end
$var wire 1 @+ \inst|PC_stack[5][3]~q\ $end
$var wire 1 A+ \inst|PC_stack[4][3]~feeder_combout\ $end
$var wire 1 B+ \inst|PC_stack[4][3]~q\ $end
$var wire 1 C+ \inst|PC_stack[3][3]~feeder_combout\ $end
$var wire 1 D+ \inst|PC_stack[3][3]~q\ $end
$var wire 1 E+ \inst|PC_stack[2][3]~feeder_combout\ $end
$var wire 1 F+ \inst|PC_stack[2][3]~q\ $end
$var wire 1 G+ \inst|PC_stack[1][3]~feeder_combout\ $end
$var wire 1 H+ \inst|PC_stack[1][3]~q\ $end
$var wire 1 I+ \inst|PC_stack[0][3]~feeder_combout\ $end
$var wire 1 J+ \inst|PC_stack[0][3]~q\ $end
$var wire 1 K+ \inst|Selector8~1_combout\ $end
$var wire 1 L+ \inst|next_mem_addr[3]~3_combout\ $end
$var wire 1 M+ \inst|Selector12~4_combout\ $end
$var wire 1 N+ \inst4|Add0~54\ $end
$var wire 1 O+ \inst4|Add0~57_sumout\ $end
$var wire 1 P+ \IO_DATA[15]~15_combout\ $end
$var wire 1 Q+ \inst|Selector12~5_combout\ $end
$var wire 1 R+ \inst|Selector12~0_combout\ $end
$var wire 1 S+ \inst|Add1~83_combout\ $end
$var wire 1 T+ \inst|Add1~58\ $end
$var wire 1 U+ \inst|Add1~61_sumout\ $end
$var wire 1 V+ \inst|Selector12~1_combout\ $end
$var wire 1 W+ \inst|Selector12~2_combout\ $end
$var wire 1 X+ \inst|Selector12~3_combout\ $end
$var wire 1 Y+ \inst|Selector12~6_combout\ $end
$var wire 1 Z+ \inst|Equal0~0_combout\ $end
$var wire 1 [+ \inst|Equal0~1_combout\ $end
$var wire 1 \+ \inst|Equal0~2_combout\ $end
$var wire 1 ]+ \inst|PC[5]~1_combout\ $end
$var wire 1 ^+ \inst|PC[5]~0_combout\ $end
$var wire 1 _+ \inst|PC[0]~2_combout\ $end
$var wire 1 `+ \inst|PC[0]~DUPLICATE_q\ $end
$var wire 1 a+ \inst|Add0~2\ $end
$var wire 1 b+ \inst|Add0~6\ $end
$var wire 1 c+ \inst|Add0~9_sumout\ $end
$var wire 1 d+ \inst|PC_stack[9][2]~q\ $end
$var wire 1 e+ \inst|PC_stack[8][2]~feeder_combout\ $end
$var wire 1 f+ \inst|PC_stack[8][2]~q\ $end
$var wire 1 g+ \inst|PC_stack[7][2]~feeder_combout\ $end
$var wire 1 h+ \inst|PC_stack[7][2]~q\ $end
$var wire 1 i+ \inst|PC_stack[6][2]~feeder_combout\ $end
$var wire 1 j+ \inst|PC_stack[6][2]~q\ $end
$var wire 1 k+ \inst|PC_stack[5][2]~feeder_combout\ $end
$var wire 1 l+ \inst|PC_stack[5][2]~q\ $end
$var wire 1 m+ \inst|PC_stack[4][2]~feeder_combout\ $end
$var wire 1 n+ \inst|PC_stack[4][2]~q\ $end
$var wire 1 o+ \inst|PC_stack[3][2]~feeder_combout\ $end
$var wire 1 p+ \inst|PC_stack[3][2]~q\ $end
$var wire 1 q+ \inst|PC_stack[2][2]~feeder_combout\ $end
$var wire 1 r+ \inst|PC_stack[2][2]~q\ $end
$var wire 1 s+ \inst|PC_stack[1][2]~feeder_combout\ $end
$var wire 1 t+ \inst|PC_stack[0][2]~q\ $end
$var wire 1 u+ \inst|PC_stack[1][2]~q\ $end
$var wire 1 v+ \inst|PC_stack[0][2]~feeder_combout\ $end
$var wire 1 w+ \inst|PC_stack[0][2]~DUPLICATE_q\ $end
$var wire 1 x+ \inst|Selector9~0_combout\ $end
$var wire 1 y+ \inst|Selector9~1_combout\ $end
$var wire 1 z+ \inst|next_mem_addr[2]~2_combout\ $end
$var wire 1 {+ \inst|state~48_combout\ $end
$var wire 1 |+ \inst|state.ex_return~q\ $end
$var wire 1 }+ \inst|Add0~5_sumout\ $end
$var wire 1 ~+ \inst|PC_stack[9][1]~q\ $end
$var wire 1 !, \inst|PC_stack[8][1]~feeder_combout\ $end
$var wire 1 ", \inst|PC_stack[8][1]~q\ $end
$var wire 1 #, \inst|PC_stack[7][1]~feeder_combout\ $end
$var wire 1 $, \inst|PC_stack[7][1]~q\ $end
$var wire 1 %, \inst|PC_stack[6][1]~feeder_combout\ $end
$var wire 1 &, \inst|PC_stack[6][1]~q\ $end
$var wire 1 ', \inst|PC_stack[5][1]~feeder_combout\ $end
$var wire 1 (, \inst|PC_stack[5][1]~q\ $end
$var wire 1 ), \inst|PC_stack[4][1]~feeder_combout\ $end
$var wire 1 *, \inst|PC_stack[4][1]~q\ $end
$var wire 1 +, \inst|PC_stack[3][1]~feeder_combout\ $end
$var wire 1 ,, \inst|PC_stack[3][1]~q\ $end
$var wire 1 -, \inst|PC_stack[2][1]~feeder_combout\ $end
$var wire 1 ., \inst|PC_stack[2][1]~q\ $end
$var wire 1 /, \inst|PC_stack[1][1]~feeder_combout\ $end
$var wire 1 0, \inst|PC_stack[0][1]~q\ $end
$var wire 1 1, \inst|PC_stack[1][1]~q\ $end
$var wire 1 2, \inst|PC_stack[0][1]~feeder_combout\ $end
$var wire 1 3, \inst|PC_stack[0][1]~DUPLICATE_q\ $end
$var wire 1 4, \inst|Selector10~0_combout\ $end
$var wire 1 5, \inst|Selector10~1_combout\ $end
$var wire 1 6, \inst|next_mem_addr[1]~1_combout\ $end
$var wire 1 7, \inst|next_mem_addr[0]~0_combout\ $end
$var wire 1 8, \inst|state~37_combout\ $end
$var wire 1 9, \inst|state~38_combout\ $end
$var wire 1 :, \inst|state.ex_add~q\ $end
$var wire 1 ;, \inst|Add1~5_sumout\ $end
$var wire 1 <, \inst|Selector26~1_combout\ $end
$var wire 1 =, \inst|Selector26~2_combout\ $end
$var wire 1 >, \inst|Selector26~3_combout\ $end
$var wire 1 ?, \inst|Selector26~0_combout\ $end
$var wire 1 @, \SW[1]~input_o\ $end
$var wire 1 A, \IO_DATA[1]~1_combout\ $end
$var wire 1 B, \inst|Selector26~4_combout\ $end
$var wire 1 C, \inst|Selector27~0_combout\ $end
$var wire 1 D, \inst|Selector27~1_combout\ $end
$var wire 1 E, \inst|Add1~1_sumout\ $end
$var wire 1 F, \inst|Selector27~3_combout\ $end
$var wire 1 G, \inst|Selector27~4_combout\ $end
$var wire 1 H, \inst|Selector27~5_combout\ $end
$var wire 1 I, \IO_DATA[0]~17_combout\ $end
$var wire 1 J, \SW[0]~input_o\ $end
$var wire 1 K, \inst|Selector27~6_combout\ $end
$var wire 1 L, \inst|state~41_combout\ $end
$var wire 1 M, \inst|state~45_combout\ $end
$var wire 1 N, \inst|state.ex_iload~q\ $end
$var wire 1 O, \inst|Selector30~2_combout\ $end
$var wire 1 P, \inst|state.ex_load~q\ $end
$var wire 1 Q, \inst|WideOr3~1_combout\ $end
$var wire 1 R, \inst|Selector25~1_combout\ $end
$var wire 1 S, \inst|Selector25~2_combout\ $end
$var wire 1 T, \inst|Selector25~3_combout\ $end
$var wire 1 U, \inst|Selector25~0_combout\ $end
$var wire 1 V, \inst|Add1~9_sumout\ $end
$var wire 1 W, \SW[2]~input_o\ $end
$var wire 1 X, \IO_DATA[2]~2_combout\ $end
$var wire 1 Y, \inst|Selector25~4_combout\ $end
$var wire 1 Z, \inst|Selector21~2_combout\ $end
$var wire 1 [, \SW[6]~input_o\ $end
$var wire 1 \, \inst|Selector21~0_combout\ $end
$var wire 1 ], \inst|Selector21~3_combout\ $end
$var wire 1 ^, \inst|Selector21~4_combout\ $end
$var wire 1 _, \inst|Add1~25_sumout\ $end
$var wire 1 `, \inst|Selector21~1_combout\ $end
$var wire 1 a, \inst|Selector21~5_combout\ $end
$var wire 1 b, \inst|state~47_combout\ $end
$var wire 1 c, \inst|state.ex_istore~q\ $end
$var wire 1 d, \inst|state.ex_istore2~q\ $end
$var wire 1 e, \inst|state.ex_store2~feeder_combout\ $end
$var wire 1 f, \inst|state.ex_store2~q\ $end
$var wire 1 g, \inst|Selector0~0_combout\ $end
$var wire 1 h, \inst|MW~q\ $end
$var wire 1 i, \inst|Selector30~0_combout\ $end
$var wire 1 j, \inst|state~46_combout\ $end
$var wire 1 k, \inst|state.ex_store~q\ $end
$var wire 1 l, \inst|WideOr7~0_combout\ $end
$var wire 1 m, \inst|WideOr7~combout\ $end
$var wire 1 n, \inst|state.fetch~DUPLICATE_q\ $end
$var wire 1 o, \inst|Selector28~0_combout\ $end
$var wire 1 p, \inst|IO_WRITE_int~q\ $end
$var wire 1 q, \inst3|PXL_A_EN~0_combout\ $end
$var wire 1 r, \inst3|PXL_A_EN~1_combout\ $end
$var wire 1 s, \inst13|ram_we~0_combout\ $end
$var wire 1 t, \inst13|ram_we~q\ $end
$var wire 1 u, \IO_DATA[4]~4_combout\ $end
$var wire 1 v, \inst13|ram_write_buffer[15]~0_combout\ $end
$var wire 1 w, \inst13|ram_write_buffer[7]~4_combout\ $end
$var wire 1 x, \IO_DATA[0]~0_combout\ $end
$var wire 1 y, \inst13|process_1~0_combout\ $end
$var wire 1 z, \IO_DATA[3]~3_combout\ $end
$var wire 1 {, \inst13|ram_write_addr[3]~feeder_combout\ $end
$var wire 1 |, \IO_DATA[5]~5_combout\ $end
$var wire 1 }, \inst13|ram_write_addr[5]~feeder_combout\ $end
$var wire 1 ~, \IO_DATA[6]~6_combout\ $end
$var wire 1 !- \inst13|ram_write_addr[6]~feeder_combout\ $end
$var wire 1 "- \inst13|ram_write_addr[7]~feeder_combout\ $end
$var wire 1 #- \~GND~combout\ $end
$var wire 1 $- \inst13|Add4~1_sumout\ $end
$var wire 1 %- \inst13|Equal4~0_combout\ $end
$var wire 1 &- \inst13|Equal4~1_combout\ $end
$var wire 1 '- \inst13|Equal4~2_combout\ $end
$var wire 1 (- \inst13|reset_count~13_combout\ $end
$var wire 1 )- \inst13|Equal4~3_combout\ $end
$var wire 1 *- \inst13|ram_read_addr[0]~3_combout\ $end
$var wire 1 +- \inst13|ram_read_addr[0]~0_combout\ $end
$var wire 1 ,- \inst13|ram_read_addr[0]~1_combout\ $end
$var wire 1 -- \inst13|ram_read_addr[0]~2_combout\ $end
$var wire 1 .- \inst13|Add4~2\ $end
$var wire 1 /- \inst13|Add4~5_sumout\ $end
$var wire 1 0- \inst13|Add4~6\ $end
$var wire 1 1- \inst13|Add4~9_sumout\ $end
$var wire 1 2- \inst13|Add4~10\ $end
$var wire 1 3- \inst13|Add4~13_sumout\ $end
$var wire 1 4- \inst13|Add4~14\ $end
$var wire 1 5- \inst13|Add4~17_sumout\ $end
$var wire 1 6- \inst13|Add4~18\ $end
$var wire 1 7- \inst13|Add4~21_sumout\ $end
$var wire 1 8- \inst13|Add4~22\ $end
$var wire 1 9- \inst13|Add4~25_sumout\ $end
$var wire 1 :- \inst13|Add4~26\ $end
$var wire 1 ;- \inst13|Add4~29_sumout\ $end
$var wire 1 <- \inst13|ram_write_buffer[5]~feeder_combout\ $end
$var wire 1 =- \inst13|ram_write_buffer[15]~3_combout\ $end
$var wire 1 >- \inst13|ram_write_buffer[9]~feeder_combout\ $end
$var wire 1 ?- \inst13|ram_write_buffer[11]~feeder_combout\ $end
$var wire 1 @- \inst13|ram_write_buffer[13]~feeder_combout\ $end
$var wire 1 A- \inst13|ram_write_buffer[14]~feeder_combout\ $end
$var wire 1 B- \inst13|ram_write_buffer[15]~feeder_combout\ $end
$var wire 1 C- \inst13|ram_write_buffer[23]~1_combout\ $end
$var wire 1 D- \inst13|ram_write_buffer[23]~2_combout\ $end
$var wire 1 E- \inst13|ram_write_buffer[17]~feeder_combout\ $end
$var wire 1 F- \inst13|ram_write_buffer[18]~feeder_combout\ $end
$var wire 1 G- \inst13|ram_write_buffer[19]~feeder_combout\ $end
$var wire 1 H- \inst13|ram_write_buffer[20]~feeder_combout\ $end
$var wire 1 I- \inst13|ram_write_buffer[21]~feeder_combout\ $end
$var wire 1 J- \inst13|ram_write_buffer[22]~feeder_combout\ $end
$var wire 1 K- \inst13|ram_write_buffer[23]~feeder_combout\ $end
$var wire 1 L- \inst13|pixel_buffer[23]~feeder_combout\ $end
$var wire 1 M- \inst13|pixel_buffer[22]~feeder_combout\ $end
$var wire 1 N- \inst13|pixel_buffer[21]~feeder_combout\ $end
$var wire 1 O- \inst13|pixel_buffer[20]~feeder_combout\ $end
$var wire 1 P- \inst13|pixel_buffer[19]~feeder_combout\ $end
$var wire 1 Q- \inst13|pixel_buffer[18]~feeder_combout\ $end
$var wire 1 R- \inst13|pixel_buffer[17]~feeder_combout\ $end
$var wire 1 S- \inst13|pixel_buffer[16]~feeder_combout\ $end
$var wire 1 T- \inst13|pixel_buffer[15]~feeder_combout\ $end
$var wire 1 U- \inst13|pixel_buffer[14]~feeder_combout\ $end
$var wire 1 V- \inst13|pixel_buffer[13]~feeder_combout\ $end
$var wire 1 W- \inst13|pixel_buffer[12]~feeder_combout\ $end
$var wire 1 X- \inst13|pixel_buffer[11]~feeder_combout\ $end
$var wire 1 Y- \inst13|pixel_buffer[10]~feeder_combout\ $end
$var wire 1 Z- \inst13|pixel_buffer[9]~feeder_combout\ $end
$var wire 1 [- \inst13|pixel_buffer[8]~feeder_combout\ $end
$var wire 1 \- \inst13|pixel_buffer[7]~feeder_combout\ $end
$var wire 1 ]- \inst13|pixel_buffer[6]~feeder_combout\ $end
$var wire 1 ^- \inst13|pixel_buffer[5]~feeder_combout\ $end
$var wire 1 _- \inst13|pixel_buffer[4]~feeder_combout\ $end
$var wire 1 `- \inst13|ram_write_buffer[0]~feeder_combout\ $end
$var wire 1 a- \inst13|pixel_buffer[3]~feeder_combout\ $end
$var wire 1 b- \inst13|pixel_buffer[2]~feeder_combout\ $end
$var wire 1 c- \inst13|pixel_buffer[1]~feeder_combout\ $end
$var wire 1 d- \inst13|pixel_buffer~2_combout\ $end
$var wire 1 e- \inst13|pixel_buffer[21]~0_combout\ $end
$var wire 1 f- \inst13|pixel_buffer[23]~1_combout\ $end
$var wire 1 g- \inst13|sda~3_combout\ $end
$var wire 1 h- \inst13|reset_count~1_combout\ $end
$var wire 1 i- \inst13|sda~0_combout\ $end
$var wire 1 j- \inst13|sda~1_combout\ $end
$var wire 1 k- \inst13|reset_count~0_combout\ $end
$var wire 1 l- \inst13|sda~4_combout\ $end
$var wire 1 m- \inst13|sda~q\ $end
$var wire 1 n- \inst9|inst7~combout\ $end
$var wire 1 o- \inst9|inst1|Mux0~0_combout\ $end
$var wire 1 p- \inst9|inst1|Mux1~0_combout\ $end
$var wire 1 q- \inst9|inst1|Mux2~0_combout\ $end
$var wire 1 r- \inst9|inst1|Mux3~0_combout\ $end
$var wire 1 s- \inst9|inst1|Mux4~0_combout\ $end
$var wire 1 t- \inst9|inst1|Mux5~0_combout\ $end
$var wire 1 u- \inst9|inst1|Mux6~0_combout\ $end
$var wire 1 v- \inst9|inst2|Mux0~0_combout\ $end
$var wire 1 w- \inst9|inst2|Mux1~0_combout\ $end
$var wire 1 x- \inst9|inst2|Mux2~0_combout\ $end
$var wire 1 y- \inst9|inst2|Mux3~0_combout\ $end
$var wire 1 z- \inst9|inst2|Mux4~0_combout\ $end
$var wire 1 {- \inst9|inst2|Mux5~0_combout\ $end
$var wire 1 |- \inst9|inst2|Mux6~0_combout\ $end
$var wire 1 }- \IO_DATA[8]~8_combout\ $end
$var wire 1 ~- \IO_DATA[9]~9_combout\ $end
$var wire 1 !. \inst9|inst3|Mux0~0_combout\ $end
$var wire 1 ". \inst9|inst3|Mux1~0_combout\ $end
$var wire 1 #. \inst9|inst3|Mux2~0_combout\ $end
$var wire 1 $. \inst9|inst3|Mux3~0_combout\ $end
$var wire 1 %. \inst9|inst3|Mux4~0_combout\ $end
$var wire 1 &. \inst9|inst3|Mux5~0_combout\ $end
$var wire 1 '. \inst9|inst3|Mux6~0_combout\ $end
$var wire 1 (. \inst9|inst4|Mux0~0_combout\ $end
$var wire 1 ). \inst9|inst4|Mux1~0_combout\ $end
$var wire 1 *. \inst9|inst4|Mux2~0_combout\ $end
$var wire 1 +. \inst9|inst4|Mux3~0_combout\ $end
$var wire 1 ,. \inst9|inst4|Mux4~0_combout\ $end
$var wire 1 -. \inst9|inst4|Mux5~0_combout\ $end
$var wire 1 .. \inst9|inst4|Mux6~0_combout\ $end
$var wire 1 /. \inst9|inst8~combout\ $end
$var wire 1 0. \inst9|inst5|Mux0~0_combout\ $end
$var wire 1 1. \inst9|inst5|Mux1~0_combout\ $end
$var wire 1 2. \inst9|inst5|Mux2~0_combout\ $end
$var wire 1 3. \inst9|inst5|Mux3~0_combout\ $end
$var wire 1 4. \inst9|inst5|Mux4~0_combout\ $end
$var wire 1 5. \inst9|inst5|Mux5~0_combout\ $end
$var wire 1 6. \inst9|inst5|Mux6~0_combout\ $end
$var wire 1 7. \inst9|inst6|Mux0~0_combout\ $end
$var wire 1 8. \inst9|inst6|Mux1~0_combout\ $end
$var wire 1 9. \inst9|inst6|Mux2~0_combout\ $end
$var wire 1 :. \inst9|inst6|Mux3~0_combout\ $end
$var wire 1 ;. \inst9|inst6|Mux4~0_combout\ $end
$var wire 1 <. \inst9|inst6|Mux5~0_combout\ $end
$var wire 1 =. \inst9|inst6|Mux6~0_combout\ $end
$var wire 1 >. \inst12~combout\ $end
$var wire 1 ?. \inst6|DATA[7]~feeder_combout\ $end
$var wire 1 @. \inst6|DATA[6]~feeder_combout\ $end
$var wire 1 A. \inst6|DATA[4]~feeder_combout\ $end
$var wire 1 B. \inst6|DATA[2]~feeder_combout\ $end
$var wire 1 C. \inst|AC\ [15] $end
$var wire 1 D. \inst|AC\ [14] $end
$var wire 1 E. \inst|AC\ [13] $end
$var wire 1 F. \inst|AC\ [12] $end
$var wire 1 G. \inst|AC\ [11] $end
$var wire 1 H. \inst|AC\ [10] $end
$var wire 1 I. \inst|AC\ [9] $end
$var wire 1 J. \inst|AC\ [8] $end
$var wire 1 K. \inst|AC\ [7] $end
$var wire 1 L. \inst|AC\ [6] $end
$var wire 1 M. \inst|AC\ [5] $end
$var wire 1 N. \inst|AC\ [4] $end
$var wire 1 O. \inst|AC\ [3] $end
$var wire 1 P. \inst|AC\ [2] $end
$var wire 1 Q. \inst|AC\ [1] $end
$var wire 1 R. \inst|AC\ [0] $end
$var wire 1 S. \inst5|count_10Hz\ [18] $end
$var wire 1 T. \inst5|count_10Hz\ [17] $end
$var wire 1 U. \inst5|count_10Hz\ [16] $end
$var wire 1 V. \inst5|count_10Hz\ [15] $end
$var wire 1 W. \inst5|count_10Hz\ [14] $end
$var wire 1 X. \inst5|count_10Hz\ [13] $end
$var wire 1 Y. \inst5|count_10Hz\ [12] $end
$var wire 1 Z. \inst5|count_10Hz\ [11] $end
$var wire 1 [. \inst5|count_10Hz\ [10] $end
$var wire 1 \. \inst5|count_10Hz\ [9] $end
$var wire 1 ]. \inst5|count_10Hz\ [8] $end
$var wire 1 ^. \inst5|count_10Hz\ [7] $end
$var wire 1 _. \inst5|count_10Hz\ [6] $end
$var wire 1 `. \inst5|count_10Hz\ [5] $end
$var wire 1 a. \inst5|count_10Hz\ [4] $end
$var wire 1 b. \inst5|count_10Hz\ [3] $end
$var wire 1 c. \inst5|count_10Hz\ [2] $end
$var wire 1 d. \inst5|count_10Hz\ [1] $end
$var wire 1 e. \inst5|count_10Hz\ [0] $end
$var wire 1 f. \inst9|inst3|latched_hex\ [3] $end
$var wire 1 g. \inst9|inst3|latched_hex\ [2] $end
$var wire 1 h. \inst9|inst3|latched_hex\ [1] $end
$var wire 1 i. \inst9|inst3|latched_hex\ [0] $end
$var wire 1 j. \inst13|pixel_count\ [7] $end
$var wire 1 k. \inst13|pixel_count\ [6] $end
$var wire 1 l. \inst13|pixel_count\ [5] $end
$var wire 1 m. \inst13|pixel_count\ [4] $end
$var wire 1 n. \inst13|pixel_count\ [3] $end
$var wire 1 o. \inst13|pixel_count\ [2] $end
$var wire 1 p. \inst13|pixel_count\ [1] $end
$var wire 1 q. \inst13|pixel_count\ [0] $end
$var wire 1 r. \inst13|pixel_buffer\ [23] $end
$var wire 1 s. \inst13|pixel_buffer\ [22] $end
$var wire 1 t. \inst13|pixel_buffer\ [21] $end
$var wire 1 u. \inst13|pixel_buffer\ [20] $end
$var wire 1 v. \inst13|pixel_buffer\ [19] $end
$var wire 1 w. \inst13|pixel_buffer\ [18] $end
$var wire 1 x. \inst13|pixel_buffer\ [17] $end
$var wire 1 y. \inst13|pixel_buffer\ [16] $end
$var wire 1 z. \inst13|pixel_buffer\ [15] $end
$var wire 1 {. \inst13|pixel_buffer\ [14] $end
$var wire 1 |. \inst13|pixel_buffer\ [13] $end
$var wire 1 }. \inst13|pixel_buffer\ [12] $end
$var wire 1 ~. \inst13|pixel_buffer\ [11] $end
$var wire 1 !/ \inst13|pixel_buffer\ [10] $end
$var wire 1 "/ \inst13|pixel_buffer\ [9] $end
$var wire 1 #/ \inst13|pixel_buffer\ [8] $end
$var wire 1 $/ \inst13|pixel_buffer\ [7] $end
$var wire 1 %/ \inst13|pixel_buffer\ [6] $end
$var wire 1 &/ \inst13|pixel_buffer\ [5] $end
$var wire 1 '/ \inst13|pixel_buffer\ [4] $end
$var wire 1 (/ \inst13|pixel_buffer\ [3] $end
$var wire 1 )/ \inst13|pixel_buffer\ [2] $end
$var wire 1 */ \inst13|pixel_buffer\ [1] $end
$var wire 1 +/ \inst13|pixel_buffer\ [0] $end
$var wire 1 ,/ \inst|altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 -/ \inst|altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 ./ \inst|altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 // \inst|altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 0/ \inst|altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 1/ \inst|altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 2/ \inst|altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 3/ \inst|altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 4/ \inst|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 5/ \inst|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 6/ \inst|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 7/ \inst|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 8/ \inst|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 9/ \inst|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 :/ \inst|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 ;/ \inst|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 </ \inst13|ram_read_addr\ [7] $end
$var wire 1 =/ \inst13|ram_read_addr\ [6] $end
$var wire 1 >/ \inst13|ram_read_addr\ [5] $end
$var wire 1 ?/ \inst13|ram_read_addr\ [4] $end
$var wire 1 @/ \inst13|ram_read_addr\ [3] $end
$var wire 1 A/ \inst13|ram_read_addr\ [2] $end
$var wire 1 B/ \inst13|ram_read_addr\ [1] $end
$var wire 1 C/ \inst13|ram_read_addr\ [0] $end
$var wire 1 D/ \inst13|pixelRAM|auto_generated|q_a\ [23] $end
$var wire 1 E/ \inst13|pixelRAM|auto_generated|q_a\ [22] $end
$var wire 1 F/ \inst13|pixelRAM|auto_generated|q_a\ [21] $end
$var wire 1 G/ \inst13|pixelRAM|auto_generated|q_a\ [20] $end
$var wire 1 H/ \inst13|pixelRAM|auto_generated|q_a\ [19] $end
$var wire 1 I/ \inst13|pixelRAM|auto_generated|q_a\ [18] $end
$var wire 1 J/ \inst13|pixelRAM|auto_generated|q_a\ [17] $end
$var wire 1 K/ \inst13|pixelRAM|auto_generated|q_a\ [16] $end
$var wire 1 L/ \inst13|pixelRAM|auto_generated|q_a\ [15] $end
$var wire 1 M/ \inst13|pixelRAM|auto_generated|q_a\ [14] $end
$var wire 1 N/ \inst13|pixelRAM|auto_generated|q_a\ [13] $end
$var wire 1 O/ \inst13|pixelRAM|auto_generated|q_a\ [12] $end
$var wire 1 P/ \inst13|pixelRAM|auto_generated|q_a\ [11] $end
$var wire 1 Q/ \inst13|pixelRAM|auto_generated|q_a\ [10] $end
$var wire 1 R/ \inst13|pixelRAM|auto_generated|q_a\ [9] $end
$var wire 1 S/ \inst13|pixelRAM|auto_generated|q_a\ [8] $end
$var wire 1 T/ \inst13|pixelRAM|auto_generated|q_a\ [7] $end
$var wire 1 U/ \inst13|pixelRAM|auto_generated|q_a\ [6] $end
$var wire 1 V/ \inst13|pixelRAM|auto_generated|q_a\ [5] $end
$var wire 1 W/ \inst13|pixelRAM|auto_generated|q_a\ [4] $end
$var wire 1 X/ \inst13|pixelRAM|auto_generated|q_a\ [3] $end
$var wire 1 Y/ \inst13|pixelRAM|auto_generated|q_a\ [2] $end
$var wire 1 Z/ \inst13|pixelRAM|auto_generated|q_a\ [1] $end
$var wire 1 [/ \inst13|pixelRAM|auto_generated|q_a\ [0] $end
$var wire 1 \/ \inst|PC\ [10] $end
$var wire 1 ]/ \inst|PC\ [9] $end
$var wire 1 ^/ \inst|PC\ [8] $end
$var wire 1 _/ \inst|PC\ [7] $end
$var wire 1 `/ \inst|PC\ [6] $end
$var wire 1 a/ \inst|PC\ [5] $end
$var wire 1 b/ \inst|PC\ [4] $end
$var wire 1 c/ \inst|PC\ [3] $end
$var wire 1 d/ \inst|PC\ [2] $end
$var wire 1 e/ \inst|PC\ [1] $end
$var wire 1 f/ \inst|PC\ [0] $end
$var wire 1 g/ \inst13|pixelRAM|auto_generated|q_b\ [23] $end
$var wire 1 h/ \inst13|pixelRAM|auto_generated|q_b\ [22] $end
$var wire 1 i/ \inst13|pixelRAM|auto_generated|q_b\ [21] $end
$var wire 1 j/ \inst13|pixelRAM|auto_generated|q_b\ [20] $end
$var wire 1 k/ \inst13|pixelRAM|auto_generated|q_b\ [19] $end
$var wire 1 l/ \inst13|pixelRAM|auto_generated|q_b\ [18] $end
$var wire 1 m/ \inst13|pixelRAM|auto_generated|q_b\ [17] $end
$var wire 1 n/ \inst13|pixelRAM|auto_generated|q_b\ [16] $end
$var wire 1 o/ \inst13|pixelRAM|auto_generated|q_b\ [15] $end
$var wire 1 p/ \inst13|pixelRAM|auto_generated|q_b\ [14] $end
$var wire 1 q/ \inst13|pixelRAM|auto_generated|q_b\ [13] $end
$var wire 1 r/ \inst13|pixelRAM|auto_generated|q_b\ [12] $end
$var wire 1 s/ \inst13|pixelRAM|auto_generated|q_b\ [11] $end
$var wire 1 t/ \inst13|pixelRAM|auto_generated|q_b\ [10] $end
$var wire 1 u/ \inst13|pixelRAM|auto_generated|q_b\ [9] $end
$var wire 1 v/ \inst13|pixelRAM|auto_generated|q_b\ [8] $end
$var wire 1 w/ \inst13|pixelRAM|auto_generated|q_b\ [7] $end
$var wire 1 x/ \inst13|pixelRAM|auto_generated|q_b\ [6] $end
$var wire 1 y/ \inst13|pixelRAM|auto_generated|q_b\ [5] $end
$var wire 1 z/ \inst13|pixelRAM|auto_generated|q_b\ [4] $end
$var wire 1 {/ \inst13|pixelRAM|auto_generated|q_b\ [3] $end
$var wire 1 |/ \inst13|pixelRAM|auto_generated|q_b\ [2] $end
$var wire 1 }/ \inst13|pixelRAM|auto_generated|q_b\ [1] $end
$var wire 1 ~/ \inst13|pixelRAM|auto_generated|q_b\ [0] $end
$var wire 1 !0 \inst9|inst1|latched_hex\ [3] $end
$var wire 1 "0 \inst9|inst1|latched_hex\ [2] $end
$var wire 1 #0 \inst9|inst1|latched_hex\ [1] $end
$var wire 1 $0 \inst9|inst1|latched_hex\ [0] $end
$var wire 1 %0 \inst9|inst2|latched_hex\ [3] $end
$var wire 1 &0 \inst9|inst2|latched_hex\ [2] $end
$var wire 1 '0 \inst9|inst2|latched_hex\ [1] $end
$var wire 1 (0 \inst9|inst2|latched_hex\ [0] $end
$var wire 1 )0 \inst9|inst4|latched_hex\ [3] $end
$var wire 1 *0 \inst9|inst4|latched_hex\ [2] $end
$var wire 1 +0 \inst9|inst4|latched_hex\ [1] $end
$var wire 1 ,0 \inst9|inst4|latched_hex\ [0] $end
$var wire 1 -0 \inst9|inst5|latched_hex\ [3] $end
$var wire 1 .0 \inst9|inst5|latched_hex\ [2] $end
$var wire 1 /0 \inst9|inst5|latched_hex\ [1] $end
$var wire 1 00 \inst9|inst5|latched_hex\ [0] $end
$var wire 1 10 \inst9|inst6|latched_hex\ [3] $end
$var wire 1 20 \inst9|inst6|latched_hex\ [2] $end
$var wire 1 30 \inst9|inst6|latched_hex\ [1] $end
$var wire 1 40 \inst9|inst6|latched_hex\ [0] $end
$var wire 1 50 \inst6|DATA\ [15] $end
$var wire 1 60 \inst6|DATA\ [14] $end
$var wire 1 70 \inst6|DATA\ [13] $end
$var wire 1 80 \inst6|DATA\ [12] $end
$var wire 1 90 \inst6|DATA\ [11] $end
$var wire 1 :0 \inst6|DATA\ [10] $end
$var wire 1 ;0 \inst6|DATA\ [9] $end
$var wire 1 <0 \inst6|DATA\ [8] $end
$var wire 1 =0 \inst6|DATA\ [7] $end
$var wire 1 >0 \inst6|DATA\ [6] $end
$var wire 1 ?0 \inst6|DATA\ [5] $end
$var wire 1 @0 \inst6|DATA\ [4] $end
$var wire 1 A0 \inst6|DATA\ [3] $end
$var wire 1 B0 \inst6|DATA\ [2] $end
$var wire 1 C0 \inst6|DATA\ [1] $end
$var wire 1 D0 \inst6|DATA\ [0] $end
$var wire 1 E0 \inst13|reset_count\ [9] $end
$var wire 1 F0 \inst13|reset_count\ [8] $end
$var wire 1 G0 \inst13|reset_count\ [7] $end
$var wire 1 H0 \inst13|reset_count\ [6] $end
$var wire 1 I0 \inst13|reset_count\ [5] $end
$var wire 1 J0 \inst13|reset_count\ [4] $end
$var wire 1 K0 \inst13|reset_count\ [3] $end
$var wire 1 L0 \inst13|reset_count\ [2] $end
$var wire 1 M0 \inst13|reset_count\ [1] $end
$var wire 1 N0 \inst13|reset_count\ [0] $end
$var wire 1 O0 \inst13|bit_count\ [4] $end
$var wire 1 P0 \inst13|bit_count\ [3] $end
$var wire 1 Q0 \inst13|bit_count\ [2] $end
$var wire 1 R0 \inst13|bit_count\ [1] $end
$var wire 1 S0 \inst13|bit_count\ [0] $end
$var wire 1 T0 \inst13|enc_count\ [4] $end
$var wire 1 U0 \inst13|enc_count\ [3] $end
$var wire 1 V0 \inst13|enc_count\ [2] $end
$var wire 1 W0 \inst13|enc_count\ [1] $end
$var wire 1 X0 \inst13|enc_count\ [0] $end
$var wire 1 Y0 \inst|IR\ [15] $end
$var wire 1 Z0 \inst|IR\ [14] $end
$var wire 1 [0 \inst|IR\ [13] $end
$var wire 1 \0 \inst|IR\ [12] $end
$var wire 1 ]0 \inst|IR\ [11] $end
$var wire 1 ^0 \inst|IR\ [10] $end
$var wire 1 _0 \inst|IR\ [9] $end
$var wire 1 `0 \inst|IR\ [8] $end
$var wire 1 a0 \inst|IR\ [7] $end
$var wire 1 b0 \inst|IR\ [6] $end
$var wire 1 c0 \inst|IR\ [5] $end
$var wire 1 d0 \inst|IR\ [4] $end
$var wire 1 e0 \inst|IR\ [3] $end
$var wire 1 f0 \inst|IR\ [2] $end
$var wire 1 g0 \inst|IR\ [1] $end
$var wire 1 h0 \inst|IR\ [0] $end
$var wire 1 i0 \inst1|pll_main_inst|altera_pll_i|fboutclk_wire\ [0] $end
$var wire 1 j0 \inst7|B_DI\ [15] $end
$var wire 1 k0 \inst7|B_DI\ [14] $end
$var wire 1 l0 \inst7|B_DI\ [13] $end
$var wire 1 m0 \inst7|B_DI\ [12] $end
$var wire 1 n0 \inst7|B_DI\ [11] $end
$var wire 1 o0 \inst7|B_DI\ [10] $end
$var wire 1 p0 \inst7|B_DI\ [9] $end
$var wire 1 q0 \inst7|B_DI\ [8] $end
$var wire 1 r0 \inst7|B_DI\ [7] $end
$var wire 1 s0 \inst7|B_DI\ [6] $end
$var wire 1 t0 \inst7|B_DI\ [5] $end
$var wire 1 u0 \inst7|B_DI\ [4] $end
$var wire 1 v0 \inst7|B_DI\ [3] $end
$var wire 1 w0 \inst7|B_DI\ [2] $end
$var wire 1 x0 \inst7|B_DI\ [1] $end
$var wire 1 y0 \inst7|B_DI\ [0] $end
$var wire 1 z0 \inst4|COUNT\ [15] $end
$var wire 1 {0 \inst4|COUNT\ [14] $end
$var wire 1 |0 \inst4|COUNT\ [13] $end
$var wire 1 }0 \inst4|COUNT\ [12] $end
$var wire 1 ~0 \inst4|COUNT\ [11] $end
$var wire 1 !1 \inst4|COUNT\ [10] $end
$var wire 1 "1 \inst4|COUNT\ [9] $end
$var wire 1 #1 \inst4|COUNT\ [8] $end
$var wire 1 $1 \inst4|COUNT\ [7] $end
$var wire 1 %1 \inst4|COUNT\ [6] $end
$var wire 1 &1 \inst4|COUNT\ [5] $end
$var wire 1 '1 \inst4|COUNT\ [4] $end
$var wire 1 (1 \inst4|COUNT\ [3] $end
$var wire 1 )1 \inst4|COUNT\ [2] $end
$var wire 1 *1 \inst4|COUNT\ [1] $end
$var wire 1 +1 \inst4|COUNT\ [0] $end
$var wire 1 ,1 \inst13|ram_write_buffer\ [23] $end
$var wire 1 -1 \inst13|ram_write_buffer\ [22] $end
$var wire 1 .1 \inst13|ram_write_buffer\ [21] $end
$var wire 1 /1 \inst13|ram_write_buffer\ [20] $end
$var wire 1 01 \inst13|ram_write_buffer\ [19] $end
$var wire 1 11 \inst13|ram_write_buffer\ [18] $end
$var wire 1 21 \inst13|ram_write_buffer\ [17] $end
$var wire 1 31 \inst13|ram_write_buffer\ [16] $end
$var wire 1 41 \inst13|ram_write_buffer\ [15] $end
$var wire 1 51 \inst13|ram_write_buffer\ [14] $end
$var wire 1 61 \inst13|ram_write_buffer\ [13] $end
$var wire 1 71 \inst13|ram_write_buffer\ [12] $end
$var wire 1 81 \inst13|ram_write_buffer\ [11] $end
$var wire 1 91 \inst13|ram_write_buffer\ [10] $end
$var wire 1 :1 \inst13|ram_write_buffer\ [9] $end
$var wire 1 ;1 \inst13|ram_write_buffer\ [8] $end
$var wire 1 <1 \inst13|ram_write_buffer\ [7] $end
$var wire 1 =1 \inst13|ram_write_buffer\ [6] $end
$var wire 1 >1 \inst13|ram_write_buffer\ [5] $end
$var wire 1 ?1 \inst13|ram_write_buffer\ [4] $end
$var wire 1 @1 \inst13|ram_write_buffer\ [3] $end
$var wire 1 A1 \inst13|ram_write_buffer\ [2] $end
$var wire 1 B1 \inst13|ram_write_buffer\ [1] $end
$var wire 1 C1 \inst13|ram_write_buffer\ [0] $end
$var wire 1 D1 \inst13|ram_write_addr\ [7] $end
$var wire 1 E1 \inst13|ram_write_addr\ [6] $end
$var wire 1 F1 \inst13|ram_write_addr\ [5] $end
$var wire 1 G1 \inst13|ram_write_addr\ [4] $end
$var wire 1 H1 \inst13|ram_write_addr\ [3] $end
$var wire 1 I1 \inst13|ram_write_addr\ [2] $end
$var wire 1 J1 \inst13|ram_write_addr\ [1] $end
$var wire 1 K1 \inst13|ram_write_addr\ [0] $end
$var wire 1 L1 \inst4|IO_COUNT\ [15] $end
$var wire 1 M1 \inst4|IO_COUNT\ [14] $end
$var wire 1 N1 \inst4|IO_COUNT\ [13] $end
$var wire 1 O1 \inst4|IO_COUNT\ [12] $end
$var wire 1 P1 \inst4|IO_COUNT\ [11] $end
$var wire 1 Q1 \inst4|IO_COUNT\ [10] $end
$var wire 1 R1 \inst4|IO_COUNT\ [9] $end
$var wire 1 S1 \inst4|IO_COUNT\ [8] $end
$var wire 1 T1 \inst4|IO_COUNT\ [7] $end
$var wire 1 U1 \inst4|IO_COUNT\ [6] $end
$var wire 1 V1 \inst4|IO_COUNT\ [5] $end
$var wire 1 W1 \inst4|IO_COUNT\ [4] $end
$var wire 1 X1 \inst4|IO_COUNT\ [3] $end
$var wire 1 Y1 \inst4|IO_COUNT\ [2] $end
$var wire 1 Z1 \inst4|IO_COUNT\ [1] $end
$var wire 1 [1 \inst4|IO_COUNT\ [0] $end
$var wire 1 \1 \inst1|pll_main_inst|altera_pll_i|locked_wire\ [0] $end
$var wire 1 ]1 \inst1|pll_main_inst|altera_pll_i|outclk_wire\ [0] $end
$var wire 1 ^1 \inst|ALT_INV_PC\ [10] $end
$var wire 1 _1 \inst|ALT_INV_PC\ [9] $end
$var wire 1 `1 \inst|ALT_INV_PC\ [8] $end
$var wire 1 a1 \inst|ALT_INV_PC\ [7] $end
$var wire 1 b1 \inst|ALT_INV_PC\ [6] $end
$var wire 1 c1 \inst|ALT_INV_PC\ [5] $end
$var wire 1 d1 \inst|ALT_INV_PC\ [4] $end
$var wire 1 e1 \inst|ALT_INV_PC\ [3] $end
$var wire 1 f1 \inst|ALT_INV_PC\ [2] $end
$var wire 1 g1 \inst|ALT_INV_PC\ [1] $end
$var wire 1 h1 \inst|ALT_INV_PC\ [0] $end
$var wire 1 i1 \inst13|ALT_INV_ram_read_addr\ [7] $end
$var wire 1 j1 \inst13|ALT_INV_ram_read_addr\ [6] $end
$var wire 1 k1 \inst13|ALT_INV_ram_read_addr\ [5] $end
$var wire 1 l1 \inst13|ALT_INV_ram_read_addr\ [4] $end
$var wire 1 m1 \inst13|ALT_INV_ram_read_addr\ [3] $end
$var wire 1 n1 \inst13|ALT_INV_ram_read_addr\ [2] $end
$var wire 1 o1 \inst13|ALT_INV_ram_read_addr\ [1] $end
$var wire 1 p1 \inst13|ALT_INV_ram_read_addr\ [0] $end
$var wire 1 q1 \inst13|ALT_INV_ram_we~q\ $end
$var wire 1 r1 \inst|ALT_INV_Add1~61_sumout\ $end
$var wire 1 s1 \inst|ALT_INV_Add1~57_sumout\ $end
$var wire 1 t1 \inst|ALT_INV_Add1~53_sumout\ $end
$var wire 1 u1 \inst|ALT_INV_Add1~49_sumout\ $end
$var wire 1 v1 \inst|ALT_INV_Add1~45_sumout\ $end
$var wire 1 w1 \inst|ALT_INV_Add1~41_sumout\ $end
$var wire 1 x1 \inst|ALT_INV_Add1~37_sumout\ $end
$var wire 1 y1 \inst|ALT_INV_Add1~33_sumout\ $end
$var wire 1 z1 \inst|ALT_INV_Add1~29_sumout\ $end
$var wire 1 {1 \inst|ALT_INV_Add1~25_sumout\ $end
$var wire 1 |1 \inst|ALT_INV_Add1~21_sumout\ $end
$var wire 1 }1 \inst|ALT_INV_Add1~17_sumout\ $end
$var wire 1 ~1 \inst|ALT_INV_Add1~13_sumout\ $end
$var wire 1 !2 \inst|ALT_INV_Add1~9_sumout\ $end
$var wire 1 "2 \inst|ALT_INV_Add1~5_sumout\ $end
$var wire 1 #2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [15] $end
$var wire 1 $2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [14] $end
$var wire 1 %2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [13] $end
$var wire 1 &2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [12] $end
$var wire 1 '2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [11] $end
$var wire 1 (2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [10] $end
$var wire 1 )2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [9] $end
$var wire 1 *2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [8] $end
$var wire 1 +2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [7] $end
$var wire 1 ,2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [6] $end
$var wire 1 -2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [5] $end
$var wire 1 .2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [4] $end
$var wire 1 /2 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [3] $end
$var wire 1 02 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [2] $end
$var wire 1 12 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [1] $end
$var wire 1 22 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [0] $end
$var wire 1 32 \inst|ALT_INV_Add1~1_sumout\ $end
$var wire 1 42 \inst13|ALT_INV_pixel_buffer\ [23] $end
$var wire 1 52 \inst13|ALT_INV_pixel_buffer\ [22] $end
$var wire 1 62 \inst13|ALT_INV_pixel_buffer\ [21] $end
$var wire 1 72 \inst13|ALT_INV_pixel_buffer\ [20] $end
$var wire 1 82 \inst13|ALT_INV_pixel_buffer\ [19] $end
$var wire 1 92 \inst13|ALT_INV_pixel_buffer\ [18] $end
$var wire 1 :2 \inst13|ALT_INV_pixel_buffer\ [17] $end
$var wire 1 ;2 \inst13|ALT_INV_pixel_buffer\ [16] $end
$var wire 1 <2 \inst13|ALT_INV_pixel_buffer\ [15] $end
$var wire 1 =2 \inst13|ALT_INV_pixel_buffer\ [14] $end
$var wire 1 >2 \inst13|ALT_INV_pixel_buffer\ [13] $end
$var wire 1 ?2 \inst13|ALT_INV_pixel_buffer\ [12] $end
$var wire 1 @2 \inst13|ALT_INV_pixel_buffer\ [11] $end
$var wire 1 A2 \inst13|ALT_INV_pixel_buffer\ [10] $end
$var wire 1 B2 \inst13|ALT_INV_pixel_buffer\ [9] $end
$var wire 1 C2 \inst13|ALT_INV_pixel_buffer\ [8] $end
$var wire 1 D2 \inst13|ALT_INV_pixel_buffer\ [7] $end
$var wire 1 E2 \inst13|ALT_INV_pixel_buffer\ [6] $end
$var wire 1 F2 \inst13|ALT_INV_pixel_buffer\ [5] $end
$var wire 1 G2 \inst13|ALT_INV_pixel_buffer\ [4] $end
$var wire 1 H2 \inst13|ALT_INV_pixel_buffer\ [3] $end
$var wire 1 I2 \inst13|ALT_INV_pixel_buffer\ [2] $end
$var wire 1 J2 \inst13|ALT_INV_pixel_buffer\ [1] $end
$var wire 1 K2 \inst13|ALT_INV_pixel_buffer\ [0] $end
$var wire 1 L2 \inst13|ALT_INV_Add0~37_sumout\ $end
$var wire 1 M2 \inst13|ALT_INV_Add0~33_sumout\ $end
$var wire 1 N2 \inst13|ALT_INV_Add0~29_sumout\ $end
$var wire 1 O2 \inst13|ALT_INV_Add0~25_sumout\ $end
$var wire 1 P2 \inst13|ALT_INV_Add0~21_sumout\ $end
$var wire 1 Q2 \inst13|ALT_INV_Add0~17_sumout\ $end
$var wire 1 R2 \inst13|ALT_INV_Add0~13_sumout\ $end
$var wire 1 S2 \inst13|ALT_INV_Add0~9_sumout\ $end
$var wire 1 T2 \inst13|ALT_INV_Add0~5_sumout\ $end
$var wire 1 U2 \inst13|ALT_INV_pixel_count\ [7] $end
$var wire 1 V2 \inst13|ALT_INV_pixel_count\ [6] $end
$var wire 1 W2 \inst13|ALT_INV_pixel_count\ [5] $end
$var wire 1 X2 \inst13|ALT_INV_pixel_count\ [4] $end
$var wire 1 Y2 \inst13|ALT_INV_pixel_count\ [3] $end
$var wire 1 Z2 \inst13|ALT_INV_pixel_count\ [2] $end
$var wire 1 [2 \inst13|ALT_INV_pixel_count\ [1] $end
$var wire 1 \2 \inst13|ALT_INV_pixel_count\ [0] $end
$var wire 1 ]2 \inst13|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ^2 \inst|ALT_INV_PC_stack[2][10]~q\ $end
$var wire 1 _2 \inst|ALT_INV_PC_stack[2][9]~q\ $end
$var wire 1 `2 \inst|ALT_INV_PC_stack[2][8]~q\ $end
$var wire 1 a2 \inst|ALT_INV_PC_stack[2][6]~q\ $end
$var wire 1 b2 \inst|ALT_INV_PC_stack[2][5]~q\ $end
$var wire 1 c2 \inst|ALT_INV_PC_stack[2][4]~q\ $end
$var wire 1 d2 \inst|ALT_INV_PC_stack[2][3]~q\ $end
$var wire 1 e2 \inst|ALT_INV_PC_stack[2][2]~q\ $end
$var wire 1 f2 \inst|ALT_INV_PC_stack[2][1]~q\ $end
$var wire 1 g2 \inst|ALT_INV_PC_stack[2][0]~q\ $end
$var wire 1 h2 \inst5|ALT_INV_count_10Hz\ [18] $end
$var wire 1 i2 \inst5|ALT_INV_count_10Hz\ [17] $end
$var wire 1 j2 \inst5|ALT_INV_count_10Hz\ [16] $end
$var wire 1 k2 \inst5|ALT_INV_count_10Hz\ [15] $end
$var wire 1 l2 \inst5|ALT_INV_count_10Hz\ [14] $end
$var wire 1 m2 \inst5|ALT_INV_count_10Hz\ [13] $end
$var wire 1 n2 \inst5|ALT_INV_count_10Hz\ [12] $end
$var wire 1 o2 \inst5|ALT_INV_count_10Hz\ [11] $end
$var wire 1 p2 \inst5|ALT_INV_count_10Hz\ [10] $end
$var wire 1 q2 \inst5|ALT_INV_count_10Hz\ [9] $end
$var wire 1 r2 \inst5|ALT_INV_count_10Hz\ [8] $end
$var wire 1 s2 \inst5|ALT_INV_count_10Hz\ [7] $end
$var wire 1 t2 \inst5|ALT_INV_count_10Hz\ [6] $end
$var wire 1 u2 \inst5|ALT_INV_count_10Hz\ [5] $end
$var wire 1 v2 \inst5|ALT_INV_count_10Hz\ [4] $end
$var wire 1 w2 \inst5|ALT_INV_count_10Hz\ [3] $end
$var wire 1 x2 \inst5|ALT_INV_count_10Hz\ [2] $end
$var wire 1 y2 \inst5|ALT_INV_count_10Hz\ [1] $end
$var wire 1 z2 \inst5|ALT_INV_count_10Hz\ [0] $end
$var wire 1 {2 \inst|ALT_INV_PC_stack[1][10]~q\ $end
$var wire 1 |2 \inst|ALT_INV_PC_stack[1][9]~q\ $end
$var wire 1 }2 \inst|ALT_INV_PC_stack[1][8]~q\ $end
$var wire 1 ~2 \inst|ALT_INV_PC_stack[1][6]~q\ $end
$var wire 1 !3 \inst|ALT_INV_PC_stack[1][5]~q\ $end
$var wire 1 "3 \inst|ALT_INV_PC_stack[1][4]~q\ $end
$var wire 1 #3 \inst|ALT_INV_PC_stack[1][3]~q\ $end
$var wire 1 $3 \inst|ALT_INV_PC_stack[1][2]~q\ $end
$var wire 1 %3 \inst|ALT_INV_PC_stack[1][1]~q\ $end
$var wire 1 &3 \inst|ALT_INV_PC_stack[1][0]~q\ $end
$var wire 1 '3 \inst|ALT_INV_Add0~41_sumout\ $end
$var wire 1 (3 \inst|ALT_INV_PC_stack[0][10]~q\ $end
$var wire 1 )3 \inst|ALT_INV_Add0~37_sumout\ $end
$var wire 1 *3 \inst|ALT_INV_PC_stack[0][9]~q\ $end
$var wire 1 +3 \inst|ALT_INV_Add0~33_sumout\ $end
$var wire 1 ,3 \inst|ALT_INV_PC_stack[0][8]~q\ $end
$var wire 1 -3 \inst|ALT_INV_Add0~29_sumout\ $end
$var wire 1 .3 \inst|ALT_INV_PC_stack[0][7]~q\ $end
$var wire 1 /3 \inst|ALT_INV_Add0~25_sumout\ $end
$var wire 1 03 \inst|ALT_INV_PC_stack[0][6]~q\ $end
$var wire 1 13 \inst|ALT_INV_Add0~21_sumout\ $end
$var wire 1 23 \inst|ALT_INV_PC_stack[0][5]~q\ $end
$var wire 1 33 \inst|ALT_INV_Add0~17_sumout\ $end
$var wire 1 43 \inst|ALT_INV_Add0~13_sumout\ $end
$var wire 1 53 \inst|ALT_INV_PC_stack[0][3]~q\ $end
$var wire 1 63 \inst|ALT_INV_Add0~9_sumout\ $end
$var wire 1 73 \inst|ALT_INV_Add0~5_sumout\ $end
$var wire 1 83 \inst|ALT_INV_Add0~1_sumout\ $end
$var wire 1 93 \inst|ALT_INV_PC_stack[0][0]~q\ $end
$var wire 1 :3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [23] $end
$var wire 1 ;3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [22] $end
$var wire 1 <3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [21] $end
$var wire 1 =3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [20] $end
$var wire 1 >3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [19] $end
$var wire 1 ?3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [18] $end
$var wire 1 @3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [17] $end
$var wire 1 A3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [16] $end
$var wire 1 B3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [15] $end
$var wire 1 C3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [14] $end
$var wire 1 D3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [13] $end
$var wire 1 E3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [12] $end
$var wire 1 F3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [11] $end
$var wire 1 G3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [10] $end
$var wire 1 H3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [9] $end
$var wire 1 I3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [8] $end
$var wire 1 J3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [7] $end
$var wire 1 K3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [6] $end
$var wire 1 L3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [5] $end
$var wire 1 M3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [4] $end
$var wire 1 N3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [3] $end
$var wire 1 O3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [2] $end
$var wire 1 P3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [1] $end
$var wire 1 Q3 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [0] $end
$var wire 1 R3 \inst|ALT_INV_PC_stack[8][10]~q\ $end
$var wire 1 S3 \inst|ALT_INV_PC_stack[8][9]~q\ $end
$var wire 1 T3 \inst|ALT_INV_PC_stack[8][8]~q\ $end
$var wire 1 U3 \inst|ALT_INV_PC_stack[8][7]~q\ $end
$var wire 1 V3 \inst|ALT_INV_PC_stack[8][6]~q\ $end
$var wire 1 W3 \inst|ALT_INV_PC_stack[8][5]~q\ $end
$var wire 1 X3 \inst|ALT_INV_PC_stack[8][4]~q\ $end
$var wire 1 Y3 \inst|ALT_INV_PC_stack[8][3]~q\ $end
$var wire 1 Z3 \inst|ALT_INV_PC_stack[8][2]~q\ $end
$var wire 1 [3 \inst|ALT_INV_PC_stack[8][1]~q\ $end
$var wire 1 \3 \inst|ALT_INV_PC_stack[8][0]~q\ $end
$var wire 1 ]3 \inst|ALT_INV_PC_stack[7][10]~q\ $end
$var wire 1 ^3 \inst|ALT_INV_PC_stack[7][9]~q\ $end
$var wire 1 _3 \inst|ALT_INV_PC_stack[7][8]~q\ $end
$var wire 1 `3 \inst|ALT_INV_PC_stack[7][7]~q\ $end
$var wire 1 a3 \inst|ALT_INV_PC_stack[7][6]~q\ $end
$var wire 1 b3 \inst|ALT_INV_PC_stack[7][5]~q\ $end
$var wire 1 c3 \inst|ALT_INV_PC_stack[7][4]~q\ $end
$var wire 1 d3 \inst|ALT_INV_PC_stack[7][3]~q\ $end
$var wire 1 e3 \inst|ALT_INV_PC_stack[7][2]~q\ $end
$var wire 1 f3 \inst|ALT_INV_PC_stack[7][1]~q\ $end
$var wire 1 g3 \inst|ALT_INV_PC_stack[7][0]~q\ $end
$var wire 1 h3 \inst|ALT_INV_PC_stack[6][10]~q\ $end
$var wire 1 i3 \inst|ALT_INV_PC_stack[6][9]~q\ $end
$var wire 1 j3 \inst|ALT_INV_PC_stack[6][8]~q\ $end
$var wire 1 k3 \inst|ALT_INV_PC_stack[6][7]~q\ $end
$var wire 1 l3 \inst|ALT_INV_PC_stack[6][6]~q\ $end
$var wire 1 m3 \inst|ALT_INV_PC_stack[6][5]~q\ $end
$var wire 1 n3 \inst|ALT_INV_PC_stack[6][4]~q\ $end
$var wire 1 o3 \inst|ALT_INV_PC_stack[6][3]~q\ $end
$var wire 1 p3 \inst|ALT_INV_PC_stack[6][2]~q\ $end
$var wire 1 q3 \inst|ALT_INV_PC_stack[6][1]~q\ $end
$var wire 1 r3 \inst|ALT_INV_PC_stack[6][0]~q\ $end
$var wire 1 s3 \inst|ALT_INV_PC_stack[5][10]~q\ $end
$var wire 1 t3 \inst|ALT_INV_PC_stack[5][9]~q\ $end
$var wire 1 u3 \inst|ALT_INV_PC_stack[5][8]~q\ $end
$var wire 1 v3 \inst|ALT_INV_PC_stack[5][7]~q\ $end
$var wire 1 w3 \inst|ALT_INV_PC_stack[5][6]~q\ $end
$var wire 1 x3 \inst|ALT_INV_PC_stack[5][5]~q\ $end
$var wire 1 y3 \inst|ALT_INV_PC_stack[5][4]~q\ $end
$var wire 1 z3 \inst|ALT_INV_PC_stack[5][3]~q\ $end
$var wire 1 {3 \inst|ALT_INV_PC_stack[5][2]~q\ $end
$var wire 1 |3 \inst|ALT_INV_PC_stack[5][1]~q\ $end
$var wire 1 }3 \inst|ALT_INV_PC_stack[5][0]~q\ $end
$var wire 1 ~3 \inst|ALT_INV_PC_stack[4][10]~q\ $end
$var wire 1 !4 \inst|ALT_INV_PC_stack[4][9]~q\ $end
$var wire 1 "4 \inst|ALT_INV_PC_stack[4][8]~q\ $end
$var wire 1 #4 \inst|ALT_INV_PC_stack[4][7]~q\ $end
$var wire 1 $4 \inst|ALT_INV_PC_stack[4][6]~q\ $end
$var wire 1 %4 \inst|ALT_INV_PC_stack[4][5]~q\ $end
$var wire 1 &4 \inst|ALT_INV_PC_stack[4][4]~q\ $end
$var wire 1 '4 \inst|ALT_INV_PC_stack[4][3]~q\ $end
$var wire 1 (4 \inst|ALT_INV_PC_stack[4][2]~q\ $end
$var wire 1 )4 \inst|ALT_INV_PC_stack[4][1]~q\ $end
$var wire 1 *4 \inst|ALT_INV_PC_stack[4][0]~q\ $end
$var wire 1 +4 \inst|ALT_INV_PC_stack[3][10]~q\ $end
$var wire 1 ,4 \inst|ALT_INV_PC_stack[3][9]~q\ $end
$var wire 1 -4 \inst|ALT_INV_PC_stack[3][8]~q\ $end
$var wire 1 .4 \inst|ALT_INV_PC_stack[3][7]~q\ $end
$var wire 1 /4 \inst|ALT_INV_PC_stack[3][6]~q\ $end
$var wire 1 04 \inst|ALT_INV_PC_stack[3][5]~q\ $end
$var wire 1 14 \inst|ALT_INV_PC_stack[3][4]~q\ $end
$var wire 1 24 \inst|ALT_INV_PC_stack[3][3]~q\ $end
$var wire 1 34 \inst|ALT_INV_PC_stack[3][2]~q\ $end
$var wire 1 44 \inst|ALT_INV_PC_stack[3][1]~q\ $end
$var wire 1 54 \inst|ALT_INV_PC_stack[3][0]~q\ $end
$var wire 1 64 \inst13|ALT_INV_reset_count\ [9] $end
$var wire 1 74 \inst13|ALT_INV_reset_count\ [8] $end
$var wire 1 84 \inst13|ALT_INV_reset_count\ [7] $end
$var wire 1 94 \inst13|ALT_INV_reset_count\ [6] $end
$var wire 1 :4 \inst13|ALT_INV_reset_count\ [5] $end
$var wire 1 ;4 \inst13|ALT_INV_reset_count\ [4] $end
$var wire 1 <4 \inst13|ALT_INV_reset_count\ [3] $end
$var wire 1 =4 \inst13|ALT_INV_reset_count\ [2] $end
$var wire 1 >4 \inst13|ALT_INV_reset_count\ [1] $end
$var wire 1 ?4 \inst13|ALT_INV_reset_count\ [0] $end
$var wire 1 @4 \inst13|ALT_INV_Equal0~0_combout\ $end
$var wire 1 A4 \inst9|inst6|ALT_INV_Mux0~0_combout\ $end
$var wire 1 B4 \inst9|inst6|ALT_INV_latched_hex\ [3] $end
$var wire 1 C4 \inst9|inst6|ALT_INV_latched_hex\ [2] $end
$var wire 1 D4 \inst9|inst6|ALT_INV_latched_hex\ [1] $end
$var wire 1 E4 \inst9|inst6|ALT_INV_latched_hex\ [0] $end
$var wire 1 F4 \inst9|inst5|ALT_INV_Mux0~0_combout\ $end
$var wire 1 G4 \inst9|inst5|ALT_INV_latched_hex\ [3] $end
$var wire 1 H4 \inst9|inst5|ALT_INV_latched_hex\ [2] $end
$var wire 1 I4 \inst9|inst5|ALT_INV_latched_hex\ [1] $end
$var wire 1 J4 \inst9|inst5|ALT_INV_latched_hex\ [0] $end
$var wire 1 K4 \inst9|inst4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 L4 \inst9|inst4|ALT_INV_latched_hex\ [3] $end
$var wire 1 M4 \inst9|inst4|ALT_INV_latched_hex\ [2] $end
$var wire 1 N4 \inst9|inst4|ALT_INV_latched_hex\ [1] $end
$var wire 1 O4 \inst9|inst4|ALT_INV_latched_hex\ [0] $end
$var wire 1 P4 \inst9|inst3|ALT_INV_Mux0~0_combout\ $end
$var wire 1 Q4 \inst9|inst3|ALT_INV_latched_hex\ [3] $end
$var wire 1 R4 \inst9|inst3|ALT_INV_latched_hex\ [2] $end
$var wire 1 S4 \inst9|inst3|ALT_INV_latched_hex\ [1] $end
$var wire 1 T4 \inst9|inst3|ALT_INV_latched_hex\ [0] $end
$var wire 1 U4 \inst9|inst2|ALT_INV_Mux0~0_combout\ $end
$var wire 1 V4 \inst9|inst2|ALT_INV_latched_hex\ [3] $end
$var wire 1 W4 \inst9|inst2|ALT_INV_latched_hex\ [2] $end
$var wire 1 X4 \inst9|inst2|ALT_INV_latched_hex\ [1] $end
$var wire 1 Y4 \inst9|inst2|ALT_INV_latched_hex\ [0] $end
$var wire 1 Z4 \inst9|inst1|ALT_INV_Mux0~0_combout\ $end
$var wire 1 [4 \inst9|inst1|ALT_INV_latched_hex\ [3] $end
$var wire 1 \4 \inst9|inst1|ALT_INV_latched_hex\ [2] $end
$var wire 1 ]4 \inst9|inst1|ALT_INV_latched_hex\ [1] $end
$var wire 1 ^4 \inst9|inst1|ALT_INV_latched_hex\ [0] $end
$var wire 1 _4 \inst|shifter|auto_generated|ALT_INV_sbit_w[59]~38_combout\ $end
$var wire 1 `4 \inst|shifter|auto_generated|ALT_INV_sbit_w[20]~7_combout\ $end
$var wire 1 a4 \inst|shifter|auto_generated|ALT_INV_sbit_w[44]~6_combout\ $end
$var wire 1 b4 \inst|shifter|auto_generated|ALT_INV_sbit_w[30]~5_combout\ $end
$var wire 1 c4 \inst|shifter|auto_generated|ALT_INV_sbit_w[28]~4_combout\ $end
$var wire 1 d4 \inst|shifter|auto_generated|ALT_INV_sbit_w[40]~3_combout\ $end
$var wire 1 e4 \inst|shifter|auto_generated|ALT_INV_sbit_w[22]~2_combout\ $end
$var wire 1 f4 \inst|shifter|auto_generated|ALT_INV_sbit_w[26]~1_combout\ $end
$var wire 1 g4 \inst|shifter|auto_generated|ALT_INV_sbit_w[24]~0_combout\ $end
$var wire 1 h4 \ALT_INV_IO_DATA[0]~17_combout\ $end
$var wire 1 i4 \inst|ALT_INV_state.ex_in2~q\ $end
$var wire 1 j4 \ALT_INV_IO_DATA[0]~16_combout\ $end
$var wire 1 k4 \inst13|ALT_INV_Add3~2_combout\ $end
$var wire 1 l4 \inst13|ALT_INV_bit_count~4_combout\ $end
$var wire 1 m4 \inst13|ALT_INV_bit_count~3_combout\ $end
$var wire 1 n4 \inst13|ALT_INV_bit_count~2_combout\ $end
$var wire 1 o4 \inst13|ALT_INV_bit_count~1_combout\ $end
$var wire 1 p4 \inst13|ALT_INV_bit_count~0_combout\ $end
$var wire 1 q4 \inst13|ALT_INV_Equal2~1_combout\ $end
$var wire 1 r4 \inst13|ALT_INV_reset_count~9_combout\ $end
$var wire 1 s4 \inst13|ALT_INV_reset_count~5_combout\ $end
$var wire 1 t4 \inst13|ALT_INV_reset_count~4_combout\ $end
$var wire 1 u4 \inst13|ALT_INV_reset_count~3_combout\ $end
$var wire 1 v4 \inst13|ALT_INV_reset_count~2_combout\ $end
$var wire 1 w4 \ALT_INV_IO_DATA[15]~15_combout\ $end
$var wire 1 x4 \inst|ALT_INV_AC\ [15] $end
$var wire 1 y4 \inst|ALT_INV_AC\ [14] $end
$var wire 1 z4 \inst|ALT_INV_AC\ [13] $end
$var wire 1 {4 \inst|ALT_INV_AC\ [12] $end
$var wire 1 |4 \inst|ALT_INV_AC\ [11] $end
$var wire 1 }4 \inst|ALT_INV_AC\ [10] $end
$var wire 1 ~4 \inst|ALT_INV_AC\ [9] $end
$var wire 1 !5 \inst|ALT_INV_AC\ [8] $end
$var wire 1 "5 \inst|ALT_INV_AC\ [7] $end
$var wire 1 #5 \inst|ALT_INV_AC\ [6] $end
$var wire 1 $5 \inst|ALT_INV_AC\ [5] $end
$var wire 1 %5 \inst|ALT_INV_AC\ [4] $end
$var wire 1 &5 \inst|ALT_INV_AC\ [3] $end
$var wire 1 '5 \inst|ALT_INV_AC\ [2] $end
$var wire 1 (5 \inst|ALT_INV_AC\ [1] $end
$var wire 1 )5 \inst|ALT_INV_AC\ [0] $end
$var wire 1 *5 \ALT_INV_IO_DATA[14]~14_combout\ $end
$var wire 1 +5 \ALT_INV_IO_DATA[13]~13_combout\ $end
$var wire 1 ,5 \ALT_INV_IO_DATA[12]~12_combout\ $end
$var wire 1 -5 \ALT_INV_IO_DATA[11]~11_combout\ $end
$var wire 1 .5 \ALT_INV_IO_DATA[10]~10_combout\ $end
$var wire 1 /5 \inst7|ALT_INV_B_DI\ [9] $end
$var wire 1 05 \inst7|ALT_INV_B_DI\ [8] $end
$var wire 1 15 \inst7|ALT_INV_B_DI\ [7] $end
$var wire 1 25 \inst7|ALT_INV_B_DI\ [6] $end
$var wire 1 35 \inst7|ALT_INV_B_DI\ [5] $end
$var wire 1 45 \inst7|ALT_INV_B_DI\ [4] $end
$var wire 1 55 \inst7|ALT_INV_B_DI\ [3] $end
$var wire 1 65 \inst7|ALT_INV_B_DI\ [2] $end
$var wire 1 75 \inst7|ALT_INV_B_DI\ [1] $end
$var wire 1 85 \inst7|ALT_INV_B_DI\ [0] $end
$var wire 1 95 \ALT_INV_IO_DATA[7]~7_combout\ $end
$var wire 1 :5 \ALT_INV_IO_DATA[6]~6_combout\ $end
$var wire 1 ;5 \ALT_INV_IO_DATA[5]~5_combout\ $end
$var wire 1 <5 \ALT_INV_IO_DATA[4]~4_combout\ $end
$var wire 1 =5 \ALT_INV_IO_DATA[3]~3_combout\ $end
$var wire 1 >5 \ALT_INV_IO_DATA[2]~2_combout\ $end
$var wire 1 ?5 \ALT_INV_IO_DATA[1]~1_combout\ $end
$var wire 1 @5 \ALT_INV_IO_DATA[0]~0_combout\ $end
$var wire 1 A5 \inst3|ALT_INV_TIMER_EN~combout\ $end
$var wire 1 B5 \inst3|ALT_INV_TIMER_EN~2_combout\ $end
$var wire 1 C5 \inst|ALT_INV_IR\ [10] $end
$var wire 1 D5 \inst|ALT_INV_IR\ [9] $end
$var wire 1 E5 \inst|ALT_INV_IR\ [8] $end
$var wire 1 F5 \inst|ALT_INV_IR\ [7] $end
$var wire 1 G5 \inst|ALT_INV_IR\ [6] $end
$var wire 1 H5 \inst|ALT_INV_IR\ [5] $end
$var wire 1 I5 \inst|ALT_INV_IR\ [4] $end
$var wire 1 J5 \inst|ALT_INV_IR\ [3] $end
$var wire 1 K5 \inst|ALT_INV_IR\ [2] $end
$var wire 1 L5 \inst|ALT_INV_IR\ [1] $end
$var wire 1 M5 \inst|ALT_INV_IR\ [0] $end
$var wire 1 N5 \inst3|ALT_INV_TIMER_EN~1_combout\ $end
$var wire 1 O5 \inst3|ALT_INV_TIMER_EN~0_combout\ $end
$var wire 1 P5 \inst|ALT_INV_IO_CYCLE~q\ $end
$var wire 1 Q5 \inst|ALT_INV_IO_WRITE_int~q\ $end
$var wire 1 R5 \inst13|ALT_INV_sda~3_combout\ $end
$var wire 1 S5 \inst13|ALT_INV_sda~2_combout\ $end
$var wire 1 T5 \inst13|ALT_INV_Add3~1_combout\ $end
$var wire 1 U5 \inst13|ALT_INV_Add3~0_combout\ $end
$var wire 1 V5 \inst13|ALT_INV_sda~1_combout\ $end
$var wire 1 W5 \inst13|ALT_INV_sda~0_combout\ $end
$var wire 1 X5 \inst13|ALT_INV_Equal0~2_combout\ $end
$var wire 1 Y5 \inst13|ALT_INV_reset_count~1_combout\ $end
$var wire 1 Z5 \inst13|ALT_INV_Equal1~0_combout\ $end
$var wire 1 [5 \inst13|ALT_INV_enc_count\ [4] $end
$var wire 1 \5 \inst13|ALT_INV_enc_count\ [3] $end
$var wire 1 ]5 \inst13|ALT_INV_enc_count\ [2] $end
$var wire 1 ^5 \inst13|ALT_INV_enc_count\ [1] $end
$var wire 1 _5 \inst13|ALT_INV_enc_count\ [0] $end
$var wire 1 `5 \inst13|ALT_INV_Equal2~0_combout\ $end
$var wire 1 a5 \inst13|ALT_INV_bit_count\ [4] $end
$var wire 1 b5 \inst13|ALT_INV_bit_count\ [3] $end
$var wire 1 c5 \inst13|ALT_INV_bit_count\ [2] $end
$var wire 1 d5 \inst13|ALT_INV_bit_count\ [1] $end
$var wire 1 e5 \inst13|ALT_INV_bit_count\ [0] $end
$var wire 1 f5 \inst13|ALT_INV_Equal3~1_combout\ $end
$var wire 1 g5 \inst13|ALT_INV_Equal3~0_combout\ $end
$var wire 1 h5 \inst13|ALT_INV_reset_count~0_combout\ $end
$var wire 1 i5 \inst13|ALT_INV_Equal0~1_combout\ $end
$var wire 1 j5 \inst|ALT_INV_Selector18~4_combout\ $end
$var wire 1 k5 \inst|ALT_INV_Selector18~3_combout\ $end
$var wire 1 l5 \inst|ALT_INV_Selector18~2_combout\ $end
$var wire 1 m5 \inst|ALT_INV_Selector18~1_combout\ $end
$var wire 1 n5 \inst|ALT_INV_Selector18~0_combout\ $end
$var wire 1 o5 \inst4|ALT_INV_COUNT\ [15] $end
$var wire 1 p5 \inst4|ALT_INV_COUNT\ [14] $end
$var wire 1 q5 \inst4|ALT_INV_COUNT\ [13] $end
$var wire 1 r5 \inst4|ALT_INV_COUNT\ [12] $end
$var wire 1 s5 \inst4|ALT_INV_COUNT\ [11] $end
$var wire 1 t5 \inst4|ALT_INV_COUNT\ [10] $end
$var wire 1 u5 \inst4|ALT_INV_COUNT\ [9] $end
$var wire 1 v5 \inst4|ALT_INV_COUNT\ [8] $end
$var wire 1 w5 \inst4|ALT_INV_COUNT\ [7] $end
$var wire 1 x5 \inst4|ALT_INV_COUNT\ [6] $end
$var wire 1 y5 \inst4|ALT_INV_COUNT\ [5] $end
$var wire 1 z5 \inst4|ALT_INV_COUNT\ [4] $end
$var wire 1 {5 \inst4|ALT_INV_COUNT\ [3] $end
$var wire 1 |5 \inst4|ALT_INV_COUNT\ [2] $end
$var wire 1 }5 \inst4|ALT_INV_COUNT\ [1] $end
$var wire 1 ~5 \inst4|ALT_INV_COUNT\ [0] $end
$var wire 1 !6 \inst|ALT_INV_Selector19~5_combout\ $end
$var wire 1 "6 \inst|ALT_INV_Selector19~4_combout\ $end
$var wire 1 #6 \inst|ALT_INV_Selector19~3_combout\ $end
$var wire 1 $6 \inst|ALT_INV_Selector19~2_combout\ $end
$var wire 1 %6 \inst|ALT_INV_Selector19~1_combout\ $end
$var wire 1 &6 \inst|ALT_INV_Selector19~0_combout\ $end
$var wire 1 '6 \inst|ALT_INV_Selector20~3_combout\ $end
$var wire 1 (6 \inst|ALT_INV_Selector20~2_combout\ $end
$var wire 1 )6 \inst|ALT_INV_Selector20~1_combout\ $end
$var wire 1 *6 \inst|ALT_INV_Selector20~0_combout\ $end
$var wire 1 +6 \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~37_combout\ $end
$var wire 1 ,6 \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~36_combout\ $end
$var wire 1 -6 \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~35_combout\ $end
$var wire 1 .6 \inst|ALT_INV_Selector21~4_combout\ $end
$var wire 1 /6 \inst|ALT_INV_Selector21~3_combout\ $end
$var wire 1 06 \inst|ALT_INV_Selector21~2_combout\ $end
$var wire 1 16 \inst|ALT_INV_Selector21~1_combout\ $end
$var wire 1 26 \inst|ALT_INV_Selector21~0_combout\ $end
$var wire 1 36 \inst|ALT_INV_Selector22~4_combout\ $end
$var wire 1 46 \inst|ALT_INV_Selector22~3_combout\ $end
$var wire 1 56 \inst|ALT_INV_Selector22~2_combout\ $end
$var wire 1 66 \ALT_INV_IO_DATA[5]~19_combout\ $end
$var wire 1 76 \inst|ALT_INV_Selector22~1_combout\ $end
$var wire 1 86 \inst|ALT_INV_Selector22~0_combout\ $end
$var wire 1 96 \inst|shifter|auto_generated|ALT_INV_sbit_w[53]~34_combout\ $end
$var wire 1 :6 \inst|ALT_INV_Selector23~4_combout\ $end
$var wire 1 ;6 \inst|ALT_INV_Selector23~3_combout\ $end
$var wire 1 <6 \inst|ALT_INV_Selector23~2_combout\ $end
$var wire 1 =6 \inst|ALT_INV_Selector23~1_combout\ $end
$var wire 1 >6 \inst|ALT_INV_Selector23~0_combout\ $end
$var wire 1 ?6 \inst|ALT_INV_Selector24~3_combout\ $end
$var wire 1 @6 \inst|ALT_INV_Selector24~2_combout\ $end
$var wire 1 A6 \inst|ALT_INV_Selector24~1_combout\ $end
$var wire 1 B6 \inst|shifter|auto_generated|ALT_INV_sbit_w[43]~33_combout\ $end
$var wire 1 C6 \inst|shifter|auto_generated|ALT_INV_sbit_w[43]~32_combout\ $end
$var wire 1 D6 \inst|shifter|auto_generated|ALT_INV_sbit_w[59]~31_combout\ $end
$var wire 1 E6 \inst|ALT_INV_Selector24~0_combout\ $end
$var wire 1 F6 \inst|shifter|auto_generated|ALT_INV_sbit_w[35]~30_combout\ $end
$var wire 1 G6 \inst|shifter|auto_generated|ALT_INV_sbit_w[39]~29_combout\ $end
$var wire 1 H6 \ALT_INV_IO_DATA[3]~18_combout\ $end
$var wire 1 I6 \inst|ALT_INV_Selector25~3_combout\ $end
$var wire 1 J6 \inst|ALT_INV_Selector25~2_combout\ $end
$var wire 1 K6 \inst|ALT_INV_Selector25~1_combout\ $end
$var wire 1 L6 \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~28_combout\ $end
$var wire 1 M6 \inst|ALT_INV_Selector25~0_combout\ $end
$var wire 1 N6 \inst|shifter|auto_generated|ALT_INV_sbit_w[38]~27_combout\ $end
$var wire 1 O6 \inst|shifter|auto_generated|ALT_INV_sbit_w[46]~26_combout\ $end
$var wire 1 P6 \inst|shifter|auto_generated|ALT_INV_sbit_w[42]~25_combout\ $end
$var wire 1 Q6 \inst|ALT_INV_Selector26~3_combout\ $end
$var wire 1 R6 \inst|ALT_INV_Selector26~2_combout\ $end
$var wire 1 S6 \inst|ALT_INV_Selector26~1_combout\ $end
$var wire 1 T6 \inst|shifter|auto_generated|ALT_INV_sbit_w[49]~24_combout\ $end
$var wire 1 U6 \inst|shifter|auto_generated|ALT_INV_sbit_w[17]~23_combout\ $end
$var wire 1 V6 \inst|ALT_INV_Selector26~0_combout\ $end
$var wire 1 W6 \inst|shifter|auto_generated|ALT_INV_sbit_w[37]~22_combout\ $end
$var wire 1 X6 \inst|shifter|auto_generated|ALT_INV_sbit_w[19]~21_combout\ $end
$var wire 1 Y6 \inst|shifter|auto_generated|ALT_INV_sbit_w[21]~20_combout\ $end
$var wire 1 Z6 \inst|shifter|auto_generated|ALT_INV_sbit_w[45]~19_combout\ $end
$var wire 1 [6 \inst|shifter|auto_generated|ALT_INV_sbit_w[29]~18_combout\ $end
$var wire 1 \6 \inst|shifter|auto_generated|ALT_INV_sbit_w[41]~17_combout\ $end
$var wire 1 ]6 \inst|shifter|auto_generated|ALT_INV_sbit_w[23]~16_combout\ $end
$var wire 1 ^6 \inst|shifter|auto_generated|ALT_INV_sbit_w[27]~15_combout\ $end
$var wire 1 _6 \inst|shifter|auto_generated|ALT_INV_sbit_w[25]~14_combout\ $end
$var wire 1 `6 \ALT_INV_inst12~0_combout\ $end
$var wire 1 a6 \inst|ALT_INV_Selector29~0_combout\ $end
$var wire 1 b6 \inst|ALT_INV_state.ex_out2~q\ $end
$var wire 1 c6 \inst|ALT_INV_state.ex_out~q\ $end
$var wire 1 d6 \inst|ALT_INV_state.ex_in~q\ $end
$var wire 1 e6 \inst|ALT_INV_state.fetch~q\ $end
$var wire 1 f6 \inst|ALT_INV_state~32_combout\ $end
$var wire 1 g6 \inst|ALT_INV_Selector30~0_combout\ $end
$var wire 1 h6 \inst|ALT_INV_state.decode~q\ $end
$var wire 1 i6 \inst|ALT_INV_WideOr3~2_combout\ $end
$var wire 1 j6 \inst|ALT_INV_state.init~q\ $end
$var wire 1 k6 \inst|ALT_INV_Selector27~5_combout\ $end
$var wire 1 l6 \inst|ALT_INV_Selector27~4_combout\ $end
$var wire 1 m6 \inst|ALT_INV_Selector27~3_combout\ $end
$var wire 1 n6 \inst|ALT_INV_state.ex_loadi~q\ $end
$var wire 1 o6 \inst|ALT_INV_WideOr3~1_combout\ $end
$var wire 1 p6 \inst|ALT_INV_state.ex_load~q\ $end
$var wire 1 q6 \inst|ALT_INV_state.ex_or~q\ $end
$var wire 1 r6 \inst|ALT_INV_state.ex_and~q\ $end
$var wire 1 s6 \inst|ALT_INV_state.ex_xor~q\ $end
$var wire 1 t6 \inst|ALT_INV_Selector27~2_combout\ $end
$var wire 1 u6 \inst|shifter|auto_generated|ALT_INV_sbit_w[48]~13_combout\ $end
$var wire 1 v6 \inst|shifter|auto_generated|ALT_INV_sbit_w[32]~12_combout\ $end
$var wire 1 w6 \inst|shifter|auto_generated|ALT_INV_sbit_w[36]~11_combout\ $end
$var wire 1 x6 \inst|shifter|auto_generated|ALT_INV_sbit_w[48]~10_combout\ $end
$var wire 1 y6 \inst|ALT_INV_WideOr3~0_combout\ $end
$var wire 1 z6 \inst|ALT_INV_state.ex_add~q\ $end
$var wire 1 {6 \inst|ALT_INV_state.ex_addi~q\ $end
$var wire 1 |6 \inst|ALT_INV_state.ex_sub~q\ $end
$var wire 1 }6 \inst|ALT_INV_Selector27~1_combout\ $end
$var wire 1 ~6 \inst|ALT_INV_Selector27~0_combout\ $end
$var wire 1 !7 \inst|ALT_INV_state.ex_shift~q\ $end
$var wire 1 "7 \inst|shifter|auto_generated|ALT_INV_sbit_w[36]~9_combout\ $end
$var wire 1 #7 \inst|shifter|auto_generated|ALT_INV_sbit_w[18]~8_combout\ $end
$var wire 1 $7 \inst|ALT_INV_state.ex_jzero~q\ $end
$var wire 1 %7 \inst|ALT_INV_state.ex_jneg~q\ $end
$var wire 1 &7 \inst|ALT_INV_state.ex_return~q\ $end
$var wire 1 '7 \inst|ALT_INV_Selector11~0_combout\ $end
$var wire 1 (7 \inst|ALT_INV_state.ex_store2~q\ $end
$var wire 1 )7 \inst13|ALT_INV_ram_read_addr[0]~1_combout\ $end
$var wire 1 *7 \inst13|ALT_INV_ram_read_addr[0]~0_combout\ $end
$var wire 1 +7 \inst13|ALT_INV_Equal4~3_combout\ $end
$var wire 1 ,7 \inst13|ALT_INV_reset_count~13_combout\ $end
$var wire 1 -7 \inst13|ALT_INV_Equal4~1_combout\ $end
$var wire 1 .7 \inst13|ALT_INV_Equal4~0_combout\ $end
$var wire 1 /7 \inst13|ALT_INV_ram_write_buffer[23]~1_combout\ $end
$var wire 1 07 \inst13|ALT_INV_ram_write_buffer[15]~0_combout\ $end
$var wire 1 17 \inst3|ALT_INV_PXL_A_EN~1_combout\ $end
$var wire 1 27 \inst3|ALT_INV_PXL_A_EN~0_combout\ $end
$var wire 1 37 \inst|ALT_INV_Add1~83_combout\ $end
$var wire 1 47 \inst|ALT_INV_Add1~82_combout\ $end
$var wire 1 57 \inst|ALT_INV_Add1~81_combout\ $end
$var wire 1 67 \inst|ALT_INV_Add1~80_combout\ $end
$var wire 1 77 \inst|ALT_INV_Add1~79_combout\ $end
$var wire 1 87 \inst|ALT_INV_Add1~78_combout\ $end
$var wire 1 97 \inst|ALT_INV_Add1~77_combout\ $end
$var wire 1 :7 \inst|ALT_INV_Add1~76_combout\ $end
$var wire 1 ;7 \inst|ALT_INV_Add1~75_combout\ $end
$var wire 1 <7 \inst|ALT_INV_Add1~74_combout\ $end
$var wire 1 =7 \inst|ALT_INV_Add1~73_combout\ $end
$var wire 1 >7 \inst|ALT_INV_Add1~72_combout\ $end
$var wire 1 ?7 \inst|ALT_INV_Add1~71_combout\ $end
$var wire 1 @7 \inst|ALT_INV_Add1~70_combout\ $end
$var wire 1 A7 \inst|ALT_INV_Add1~69_combout\ $end
$var wire 1 B7 \inst4|ALT_INV_process_0~0_combout\ $end
$var wire 1 C7 \inst|ALT_INV_WideOr7~0_combout\ $end
$var wire 1 D7 \inst|ALT_INV_state.ex_istore~q\ $end
$var wire 1 E7 \inst|ALT_INV_state.ex_store~q\ $end
$var wire 1 F7 \inst|ALT_INV_state~41_combout\ $end
$var wire 1 G7 \inst|ALT_INV_WideNor0~combout\ $end
$var wire 1 H7 \inst|ALT_INV_state.ex_iload~q\ $end
$var wire 1 I7 \inst|ALT_INV_state.ex_istore2~q\ $end
$var wire 1 J7 \inst|ALT_INV_MW~q\ $end
$var wire 1 K7 \inst|ALT_INV_Add1~64_combout\ $end
$var wire 1 L7 \inst|ALT_INV_state~37_combout\ $end
$var wire 1 M7 \inst|ALT_INV_Selector30~1_combout\ $end
$var wire 1 N7 \inst|ALT_INV_state~33_combout\ $end
$var wire 1 O7 \inst|ALT_INV_Selector12~5_combout\ $end
$var wire 1 P7 \inst|ALT_INV_Selector12~4_combout\ $end
$var wire 1 Q7 \inst|ALT_INV_Selector12~3_combout\ $end
$var wire 1 R7 \inst|ALT_INV_Selector12~2_combout\ $end
$var wire 1 S7 \inst|ALT_INV_Selector12~1_combout\ $end
$var wire 1 T7 \inst|ALT_INV_Selector12~0_combout\ $end
$var wire 1 U7 \inst|ALT_INV_Selector13~3_combout\ $end
$var wire 1 V7 \inst|ALT_INV_Selector13~2_combout\ $end
$var wire 1 W7 \inst|ALT_INV_Selector13~1_combout\ $end
$var wire 1 X7 \inst|ALT_INV_Selector13~0_combout\ $end
$var wire 1 Y7 \inst|ALT_INV_Selector14~3_combout\ $end
$var wire 1 Z7 \inst|ALT_INV_Selector14~2_combout\ $end
$var wire 1 [7 \inst|ALT_INV_Selector14~1_combout\ $end
$var wire 1 \7 \inst|ALT_INV_Selector14~0_combout\ $end
$var wire 1 ]7 \inst|ALT_INV_Selector15~3_combout\ $end
$var wire 1 ^7 \inst|ALT_INV_Selector15~2_combout\ $end
$var wire 1 _7 \inst|ALT_INV_Selector15~1_combout\ $end
$var wire 1 `7 \inst|ALT_INV_Selector15~0_combout\ $end
$var wire 1 a7 \inst|ALT_INV_Selector16~3_combout\ $end
$var wire 1 b7 \inst|ALT_INV_Selector16~2_combout\ $end
$var wire 1 c7 \inst|ALT_INV_Selector16~1_combout\ $end
$var wire 1 d7 \inst|ALT_INV_Selector16~0_combout\ $end
$var wire 1 e7 \inst|ALT_INV_Selector17~3_combout\ $end
$var wire 1 f7 \inst|ALT_INV_Selector17~2_combout\ $end
$var wire 1 g7 \inst|ALT_INV_Selector17~1_combout\ $end
$var wire 1 h7 \inst|ALT_INV_Selector17~0_combout\ $end
$var wire 1 i7 \inst1|pll_main_inst|altera_pll_i|ALT_INV_locked_wire\ [0] $end
$var wire 1 j7 \ALT_INV_KEY0~input_o\ $end
$var wire 1 k7 \inst4|ALT_INV_IO_COUNT\ [15] $end
$var wire 1 l7 \inst4|ALT_INV_IO_COUNT\ [14] $end
$var wire 1 m7 \inst4|ALT_INV_IO_COUNT\ [13] $end
$var wire 1 n7 \inst4|ALT_INV_IO_COUNT\ [12] $end
$var wire 1 o7 \inst4|ALT_INV_IO_COUNT\ [11] $end
$var wire 1 p7 \inst4|ALT_INV_IO_COUNT\ [10] $end
$var wire 1 q7 \inst4|ALT_INV_IO_COUNT\ [9] $end
$var wire 1 r7 \inst4|ALT_INV_IO_COUNT\ [8] $end
$var wire 1 s7 \inst4|ALT_INV_IO_COUNT\ [7] $end
$var wire 1 t7 \inst4|ALT_INV_IO_COUNT\ [6] $end
$var wire 1 u7 \inst4|ALT_INV_IO_COUNT\ [5] $end
$var wire 1 v7 \inst4|ALT_INV_IO_COUNT\ [4] $end
$var wire 1 w7 \inst4|ALT_INV_IO_COUNT\ [3] $end
$var wire 1 x7 \inst4|ALT_INV_IO_COUNT\ [2] $end
$var wire 1 y7 \inst4|ALT_INV_IO_COUNT\ [1] $end
$var wire 1 z7 \inst4|ALT_INV_IO_COUNT\ [0] $end
$var wire 1 {7 \inst13|ALT_INV_bit_count~5_combout\ $end
$var wire 1 |7 \inst13|ALT_INV_ram_read_addr[0]~3_combout\ $end
$var wire 1 }7 \inst|ALT_INV_PC_stack[9][10]~q\ $end
$var wire 1 ~7 \inst|ALT_INV_PC_stack[9][9]~q\ $end
$var wire 1 !8 \inst|ALT_INV_PC_stack[9][8]~q\ $end
$var wire 1 "8 \inst|ALT_INV_PC_stack[9][7]~q\ $end
$var wire 1 #8 \inst|ALT_INV_PC_stack[9][6]~q\ $end
$var wire 1 $8 \inst|ALT_INV_PC_stack[9][5]~q\ $end
$var wire 1 %8 \inst|ALT_INV_PC_stack[9][4]~q\ $end
$var wire 1 &8 \inst|ALT_INV_PC_stack[9][3]~q\ $end
$var wire 1 '8 \inst|ALT_INV_PC_stack[9][2]~q\ $end
$var wire 1 (8 \inst|ALT_INV_PC_stack[9][1]~q\ $end
$var wire 1 )8 \inst|ALT_INV_PC_stack[9][0]~q\ $end
$var wire 1 *8 \inst5|ALT_INV_LessThan4~3_combout\ $end
$var wire 1 +8 \inst5|ALT_INV_LessThan4~2_combout\ $end
$var wire 1 ,8 \inst5|ALT_INV_LessThan4~1_combout\ $end
$var wire 1 -8 \inst5|ALT_INV_LessThan4~0_combout\ $end
$var wire 1 .8 \inst5|ALT_INV_clock_10Hz_int~q\ $end
$var wire 1 /8 \inst|ALT_INV_Selector1~0_combout\ $end
$var wire 1 08 \inst|ALT_INV_Selector2~0_combout\ $end
$var wire 1 18 \inst|ALT_INV_Selector3~0_combout\ $end
$var wire 1 28 \inst|ALT_INV_Selector4~0_combout\ $end
$var wire 1 38 \inst|ALT_INV_Selector5~0_combout\ $end
$var wire 1 48 \inst|ALT_INV_Selector6~0_combout\ $end
$var wire 1 58 \inst|ALT_INV_Selector7~0_combout\ $end
$var wire 1 68 \inst|ALT_INV_Selector8~0_combout\ $end
$var wire 1 78 \inst|ALT_INV_Selector9~0_combout\ $end
$var wire 1 88 \inst|ALT_INV_Selector10~0_combout\ $end
$var wire 1 98 \inst|ALT_INV_WideOr2~1_combout\ $end
$var wire 1 :8 \inst|ALT_INV_WideOr2~0_combout\ $end
$var wire 1 ;8 \inst|ALT_INV_state.ex_jump~q\ $end
$var wire 1 <8 \inst|ALT_INV_state.ex_call~q\ $end
$var wire 1 =8 \inst|ALT_INV_PC[5]~1_combout\ $end
$var wire 1 >8 \inst|ALT_INV_PC[5]~0_combout\ $end
$var wire 1 ?8 \inst|ALT_INV_Equal0~2_combout\ $end
$var wire 1 @8 \inst|ALT_INV_Equal0~1_combout\ $end
$var wire 1 A8 \inst|ALT_INV_Equal0~0_combout\ $end
$var wire 1 B8 \inst|ALT_INV_state.ex_jpos~q\ $end
$var wire 1 C8 \inst|ALT_INV_state.ex_iload~DUPLICATE_q\ $end
$var wire 1 D8 \inst|ALT_INV_state.ex_istore2~DUPLICATE_q\ $end
$var wire 1 E8 \inst4|ALT_INV_COUNT[14]~DUPLICATE_q\ $end
$var wire 1 F8 \inst4|ALT_INV_COUNT[9]~DUPLICATE_q\ $end
$var wire 1 G8 \inst4|ALT_INV_COUNT[8]~DUPLICATE_q\ $end
$var wire 1 H8 \inst4|ALT_INV_COUNT[7]~DUPLICATE_q\ $end
$var wire 1 I8 \inst4|ALT_INV_COUNT[6]~DUPLICATE_q\ $end
$var wire 1 J8 \inst|ALT_INV_state.ex_in~DUPLICATE_q\ $end
$var wire 1 K8 \inst4|ALT_INV_COUNT[0]~DUPLICATE_q\ $end
$var wire 1 L8 \inst|ALT_INV_state.fetch~DUPLICATE_q\ $end
$var wire 1 M8 \inst|ALT_INV_state.ex_or~DUPLICATE_q\ $end
$var wire 1 N8 \inst13|ALT_INV_enc_count[2]~DUPLICATE_q\ $end
$var wire 1 O8 \inst13|ALT_INV_enc_count[3]~DUPLICATE_q\ $end
$var wire 1 P8 \inst|ALT_INV_PC_stack[2][7]~DUPLICATE_q\ $end
$var wire 1 Q8 \inst5|ALT_INV_count_10Hz[17]~DUPLICATE_q\ $end
$var wire 1 R8 \inst5|ALT_INV_count_10Hz[11]~DUPLICATE_q\ $end
$var wire 1 S8 \inst5|ALT_INV_count_10Hz[1]~DUPLICATE_q\ $end
$var wire 1 T8 \inst5|ALT_INV_count_10Hz[3]~DUPLICATE_q\ $end
$var wire 1 U8 \inst5|ALT_INV_count_10Hz[7]~DUPLICATE_q\ $end
$var wire 1 V8 \inst5|ALT_INV_count_10Hz[5]~DUPLICATE_q\ $end
$var wire 1 W8 \inst|ALT_INV_PC_stack[1][7]~DUPLICATE_q\ $end
$var wire 1 X8 \inst|ALT_INV_PC_stack[0][4]~DUPLICATE_q\ $end
$var wire 1 Y8 \inst|ALT_INV_PC_stack[0][2]~DUPLICATE_q\ $end
$var wire 1 Z8 \inst|ALT_INV_PC_stack[0][1]~DUPLICATE_q\ $end
$var wire 1 [8 \inst|ALT_INV_PC[8]~DUPLICATE_q\ $end
$var wire 1 \8 \inst|ALT_INV_PC[7]~DUPLICATE_q\ $end
$var wire 1 ]8 \inst|ALT_INV_PC[6]~DUPLICATE_q\ $end
$var wire 1 ^8 \inst|ALT_INV_PC[0]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
x50
x60
x70
x80
x90
x:0
x;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
xY0
xZ0
x[0
x\0
x]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
xj0
xk0
xl0
xm0
xn0
xo0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1j1
1k1
1l1
1m1
1n1
1o1
1p1
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
142
x52
x62
x72
x82
x92
x:2
x;2
x<2
x=2
x>2
x?2
x@2
xA2
xB2
xC2
xD2
xE2
xF2
xG2
xH2
xI2
xJ2
1K2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1B4
1C4
1D4
1E4
1G4
1H4
1I4
1J4
1L4
1M4
1N4
1O4
1Q4
1R4
1S4
1T4
1V4
1W4
1X4
1Y4
1[4
1\4
1]4
1^4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1/5
105
115
125
135
145
155
165
175
185
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
1K5
1L5
1M5
1[5
1\5
1]5
1^5
1_5
1a5
1b5
1c5
1d5
1e5
1o5
1p5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1i7
1k7
1l7
1m7
1n7
1o7
1p7
1q7
1r7
1s7
1t7
1u7
1v7
1w7
1x7
1y7
1z7
0V$
0W$
0X$
xY$
zZ$
z[$
z\$
z]$
z^$
z_$
z`$
za$
1k$
1l$
1m$
1n$
0o$
0p$
0q$
0r$
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
17
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0M
0N
0O
0P
0Q
0R
0S
0T
0U
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
x!
xL
0V
0a
1b
xc
1d
1e
1f
1g
1h
1i
0j
xk
xl
xs$
zt$
xu$
xv$
zw$
zx$
zy$
zz$
z{$
z|$
x}$
z~$
x!%
z"%
x#%
z$%
x%%
z&%
0'%
0(%
0)%
0*%
1+%
1,%
1-%
1.%
0/%
10%
11%
12%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
1V%
1W%
0X%
1Y%
1Z%
0[%
0\%
1]%
0^%
1_%
1`%
0a%
0b%
1c%
1d%
0e%
1f%
1g%
0h%
1i%
1j%
0k%
1l%
1m%
0n%
1o%
1p%
0q%
0r%
0s%
0t%
0u%
1v%
0w%
0x%
0y%
1z%
0{%
0|%
1}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
18&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
1D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
1K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
1T(
0U(
1V(
1W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
1+)
1,)
0-)
0.)
0/)
00)
01)
02)
03)
14)
05)
06)
07)
18)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
1R)
1S)
0T)
0U)
0V)
0W)
0X)
1Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
1b)
0c)
1d)
0e)
0f)
0g)
1h)
0i)
1j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
1,*
0-*
1.*
0/*
x0*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
xC*
0D*
0E*
0F*
0G*
0H*
0I*
1J*
1K*
1L*
0M*
0N*
0O*
0P*
0Q*
xR*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
1a*
0b*
xc*
1d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
1l*
1m*
xn*
0o*
0p*
0q*
1r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
1}*
0~*
1!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
1++
0,+
0-+
x.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
1M+
0N+
0O+
0P+
1Q+
0R+
0S+
0T+
0U+
0V+
1W+
0X+
0Y+
1Z+
1[+
1\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
1=,
1>,
0?,
x@,
0A,
0B,
0C,
0D,
0E,
0F,
1G,
1H,
0I,
xJ,
0K,
0L,
0M,
0N,
0O,
0P,
1Q,
0R,
1S,
1T,
0U,
0V,
xW,
0X,
0Y,
0Z,
x[,
0\,
0],
1^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
1i,
0j,
0k,
1l,
1m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
1$-
0%-
1&-
1'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
1j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
1q1
1r1
1s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
132
0L2
1M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
083
193
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
104
114
124
134
144
154
1@4
1A4
1F4
1K4
1P4
1U4
1Z4
1_4
1`4
1a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
0j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
0r4
1s4
1t4
1u4
1v4
1w4
1*5
1+5
1,5
1-5
1.5
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
0N5
1O5
1P5
1Q5
1R5
0S5
1T5
1U5
0V5
1W5
0X5
1Y5
1Z5
1`5
1f5
1g5
1h5
1i5
0j5
1k5
1l5
1m5
1n5
0!6
1"6
1#6
1$6
1%6
1&6
0'6
0(6
0)6
1*6
1+6
1,6
1-6
0.6
1/6
106
116
126
036
046
156
166
176
186
196
0:6
1;6
1<6
1=6
1>6
0?6
0@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
0I6
0J6
1K6
1L6
1M6
1N6
1O6
1P6
0Q6
0R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
0`6
1a6
1b6
1c6
1d6
1e6
1f6
0g6
1h6
1i6
1j6
0k6
0l6
1m6
1n6
0o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
1x6
0y6
1z6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
0-7
1.7
1/7
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
1@7
1A7
0B7
0C7
1D7
1E7
1F7
0G7
1H7
1I7
1J7
1K7
1L7
1M7
1N7
0O7
0P7
1Q7
0R7
1S7
1T7
0U7
0V7
1W7
1X7
0Y7
0Z7
1[7
1\7
0]7
0^7
1_7
1`7
0a7
0b7
1c7
1d7
0e7
0f7
1g7
1h7
xj7
1{7
1|7
1}7
1~7
1!8
1"8
1#8
1$8
1%8
1&8
1'8
1(8
1)8
1*8
0+8
1,8
1-8
1.8
1/8
108
118
128
138
148
158
168
178
188
198
0:8
1;8
1<8
1=8
1>8
0?8
0@8
0A8
1B8
1C8
1D8
1E8
1F8
1G8
1H8
1I8
1J8
1K8
1L8
1M8
1N8
1O8
1P8
1Q8
1R8
1S8
1T8
1U8
1V8
1W8
1X8
1Y8
1Z8
1[8
1\8
1]8
1^8
xm
xn
xo
xp
xq
xr
xs
xt
xu
xv
1w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0\!
0]!
0^!
0_!
0`!
0q!
0r!
0s!
0t!
0u!
0("
0)"
0*"
0+"
0,"
0="
0>"
0?"
0@"
0A"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
1F$
1G$
1H$
1I$
0J$
0K$
0L$
0M$
zN$
zO$
zP$
zQ$
zR$
zS$
zT$
zU$
xb$
xc$
xd$
xe$
xf$
xg$
xh$
xi$
xj$
$end
