Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: M_OPERATOR.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "M_OPERATOR.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "M_OPERATOR"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1157

---- Source Options
Top Module Name                    : M_OPERATOR
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\ipcore_dir\BRAM18x1k.vhd" into library work
Parsing entity <BRAM18x1k>.
Parsing architecture <BRAM18x1k_a> of entity <bram18x1k>.
Parsing VHDL file "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\ipcore_dir\BRAM18x1k_synth.vhd" into library work
Parsing entity <BRAM18x1k>.
WARNING:HDLCompiler:685 - "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\ipcore_dir\BRAM18x1k_synth.vhd" Line 65: Overwriting existing primary unit bram18x1k
Parsing architecture <virtex7> of entity <bram18x1k>.
Parsing VHDL file "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\ipcore_dir\DSP_INPUT_PCIN.vhd" into library work
Parsing entity <DSP_INPUT_PCIN>.
Parsing architecture <DSP_INPUT_PCIN_a> of entity <dsp_input_pcin>.
Parsing VHDL file "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\BRAM_WRAPPER.vhd" into library work
Parsing entity <BRAM_WRAPPER>.
Parsing architecture <Behavioral> of entity <bram_wrapper>.
Parsing VHDL file "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\MEMARRAY_PCIN.vhd" into library work
Parsing entity <MEMARRAY_PCIN>.
Parsing architecture <Behavioral> of entity <memarray_pcin>.
Parsing VHDL file "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\M_OPERATOR.vhd" into library work
Parsing entity <M_OPERATOR>.
Parsing architecture <Behavioral> of entity <m_operator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <M_OPERATOR> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MEMARRAY_PCIN> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\BRAM_WRAPPER.vhd" Line 51: Assignment to i_oe ignored, since the identifier is never used

Elaborating entity <BRAM18x1k> (architecture <virtex7>) from library <work>.

Elaborating entity <BRAM_WRAPPER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DSP_INPUT_PCIN> (architecture <DSP_INPUT_PCIN_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <M_OPERATOR>.
    Related source file is "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\M_OPERATOR.vhd".
        ADDR_WIDTH = 10
        OPERATION_WIDTH = 5
        COLUMN_TOTAL = 3
        DATA_WIDTH = 18
WARNING:Xst:647 - Input <DVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <i_row_cnt>.
    Found 2-bit register for signal <i_col_cnt>.
    Found 1-bit register for signal <OP_DONE>.
    Found 3-bit register for signal <next_state>.
    Found 2-bit register for signal <i>.
    Found 2-bit register for signal <j>.
    Found 1-bit register for signal <P_SHFT>.
    Found 2-bit register for signal <i_addr_cnt>.
    Found 3-bit register for signal <OPCODE>.
    Found 3-bit register for signal <CSEL>.
    Found 1-bit register for signal <WE>.
    Found 3-bit register for signal <current_state>.
    Found 2-bit adder for signal <i_addr_cnt[1]_GND_4_o_add_11_OUT> created at line 149.
    Found 2-bit adder for signal <i[1]_GND_4_o_add_12_OUT> created at line 152.
    Found 2-bit adder for signal <j[1]_GND_4_o_add_74_OUT> created at line 253.
    Found 3-bit adder for signal <n0143> created at line 276.
    Found 2-bit adder for signal <n0155> created at line 287.
    Found 3-bit adder for signal <n0142> created at line 288.
    Found 2-bit subtractor for signal <GND_4_o_GND_4_o_sub_45_OUT<1:0>> created at line 206.
    Found 2-bit subtractor for signal <GND_4_o_GND_4_o_sub_54_OUT<1:0>> created at line 219.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  53 Multiplexer(s).
Unit <M_OPERATOR> synthesized.

Synthesizing Unit <MEMARRAY_PCIN>.
    Related source file is "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\MEMARRAY_PCIN.vhd".
        COLUMN_TOTAL = 3
        OPCODE_WIDTH = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        DELAY_BITS = 4
        DATA_WIDE_WIDTH = 48
WARNING:Xst:647 - Input <OE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <p_ADDR<1>>.
    Found 10-bit register for signal <p_ADDR<2>>.
    Found 10-bit register for signal <p_ADDR<3>>.
    Found 10-bit register for signal <p_ADDR<4>>.
    Found 10-bit register for signal <p_ADDR<5>>.
    Found 10-bit register for signal <p_ADDR<6>>.
    Found 10-bit register for signal <p_ADDR<7>>.
    Found 10-bit register for signal <p_ADDR<8>>.
    Found 10-bit register for signal <p_ADDR<9>>.
    Found 3-bit register for signal <p_WEB<0>>.
    Found 3-bit register for signal <p_WEB<1>>.
    Found 3-bit register for signal <p_WEB<2>>.
    Found 3-bit register for signal <p_WEB<3>>.
    Found 3-bit register for signal <p_WEB<4>>.
    Found 3-bit register for signal <p_WEB<5>>.
    Found 3-bit register for signal <p_WEB<6>>.
    Found 3-bit register for signal <p_WEB<7>>.
    Found 3-bit register for signal <p_WEB<8>>.
    Found 3-bit register for signal <i_WEB>.
    Found 10-bit register for signal <i_ADDR>.
    Found 3-bit register for signal <p_OPCODE<0>>.
    Found 3-bit register for signal <p_OPCODE<1>>.
    Found 18-bit register for signal <p_DIN<0>>.
    Found 18-bit register for signal <p_DIN<1>>.
    Found 18-bit register for signal <i_DIN>.
    Found 3-bit register for signal <i_OPCODE>.
    Found 10-bit register for signal <p_ADDR<0>>.
    Summary:
	inferred 203 D-type flip-flop(s).
Unit <MEMARRAY_PCIN> synthesized.

Synthesizing Unit <BRAM_WRAPPER_1>.
    Related source file is "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\BRAM_WRAPPER.vhd".
        COLUMN_NUMBER = 0
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_6_o_ADDRA[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_6_o_ADDRB[8]_LessThan_8_o> created at line 65
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_1> synthesized.

Synthesizing Unit <BRAM_WRAPPER_2>.
    Related source file is "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\BRAM_WRAPPER.vhd".
        COLUMN_NUMBER = 1
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_8_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_8_o_add_10_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_8_o_GND_8_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_8_o_GND_8_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_8_o_ADDRA[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_8_o_ADDRB[8]_LessThan_8_o> created at line 65
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_2> synthesized.

Synthesizing Unit <BRAM_WRAPPER_3>.
    Related source file is "C:\Users\Taras\Documents\FPGA_current_work\BRAM_build\BRAM_WRAPPER.vhd".
        COLUMN_NUMBER = 2
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_9_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_9_o_add_10_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_9_o_ADDRA[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_9_o_ADDRB[8]_LessThan_8_o> created at line 65
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 2-bit adder                                           : 4
 2-bit subtractor                                      : 2
 3-bit adder                                           : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 6
# Registers                                            : 54
 1-bit register                                        : 9
 10-bit register                                       : 17
 18-bit register                                       : 6
 2-bit register                                        : 5
 3-bit register                                        : 17
# Comparators                                          : 6
 9-bit comparator greater                              : 6
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 13
 2-bit 2-to-1 multiplexer                              : 30
 3-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DSP_INPUT_PCIN.ngc>.
Reading core <ipcore_dir/BRAM18x1k.ngc>.
Loading core <DSP_INPUT_PCIN> for timing and area information for instance <FIRST_DSP>.
Loading core <DSP_INPUT_PCIN> for timing and area information for instance <BLOCK_A_DSP_GEN[1].DSP>.
Loading core <DSP_INPUT_PCIN> for timing and area information for instance <BLOCK_A_DSP_GEN[2].DSP>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
WARNING:Xst:1710 - FF/Latch <p_ADDR_0_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_ADDR_0_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_ADDR_0_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_ADDR_0_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_ADDR_0_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_ADDR_0_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_ADDR_0_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <M_OPERATOR>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <M_OPERATOR> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 2-bit adder                                           : 3
 2-bit subtractor                                      : 2
 3-bit adder                                           : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 6
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 346
 Flip-Flops                                            : 346
# Comparators                                          : 6
 9-bit comparator greater                              : 6
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 18
 2-bit 2-to-1 multiplexer                              : 29
 3-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <p_ADDR_0_2> in Unit <MEMARRAY_PCIN> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_0_3> <p_ADDR_0_4> <p_ADDR_0_5> <p_ADDR_0_6> <p_ADDR_0_7> <p_ADDR_0_8> 
WARNING:Xst:1710 - FF/Latch <p_ADDR_0_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_1_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_2_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_3_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_4_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_5_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_6_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_7_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_8_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_ADDR_9_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_2> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_3> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_4> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_5> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_6> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_7> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_ADDR_8> (without init value) has a constant value of 0 in block <MEMARRAY_PCIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OPCODE_0> (without init value) has a constant value of 1 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <OPCODE_2> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_addrb_2> in Unit <BRAM_WRAPPER_1> is equivalent to the following 6 FFs/Latches, which will be removed : <i_addrb_3> <i_addrb_4> <i_addrb_5> <i_addrb_6> <i_addrb_7> <i_addrb_8> 
INFO:Xst:2261 - The FF/Latch <i_addrb_3> in Unit <BRAM_WRAPPER_2> is equivalent to the following 5 FFs/Latches, which will be removed : <i_addrb_4> <i_addrb_5> <i_addrb_6> <i_addrb_7> <i_addrb_8> 
INFO:Xst:2261 - The FF/Latch <i_addrb_3> in Unit <BRAM_WRAPPER_3> is equivalent to the following 5 FFs/Latches, which will be removed : <i_addrb_4> <i_addrb_5> <i_addrb_6> <i_addrb_7> <i_addrb_8> 
WARNING:Xst:1710 - FF/Latch <i_addrb_2> (without init value) has a constant value of 0 in block <BRAM_WRAPPER_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <M_OPERATOR> ...

Optimizing unit <MEMARRAY_PCIN> ...

Optimizing unit <BRAM_WRAPPER_1> ...

Optimizing unit <BRAM_WRAPPER_2> ...
INFO:Xst:2261 - The FF/Latch <i_addrb_2> in Unit <BRAM_WRAPPER_2> is equivalent to the following FF/Latch, which will be removed : <i_addrb_3> 
WARNING:Xst:1710 - FF/Latch <i_addrb_2> (without init value) has a constant value of 0 in block <BRAM_WRAPPER_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_addrb_2> (without init value) has a constant value of 0 in block <BRAM_WRAPPER_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_addrb_3> (without init value) has a constant value of 0 in block <BRAM_WRAPPER_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BRAM_WRAPPER_3> ...
WARNING:Xst:1710 - FF/Latch <i_addrb_2> (without init value) has a constant value of 0 in block <BRAM_WRAPPER_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_addrb_3> (without init value) has a constant value of 0 in block <BRAM_WRAPPER_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_addrb_2> (without init value) has a constant value of 0 in block <BRAM_WRAPPER_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_addrb_3> (without init value) has a constant value of 0 in block <BRAM_WRAPPER_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memory/p_OPCODE_0_2> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/p_OPCODE_0_0> (without init value) has a constant value of 1 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/p_OPCODE_1_2> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/p_OPCODE_1_0> (without init value) has a constant value of 1 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/i_OPCODE_2> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/i_OPCODE_0> (without init value) has a constant value of 1 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addra_3> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_8> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addra_8> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addra_7> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addra_6> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addra_5> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addra_4> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addra_2> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addra_8> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addra_2> (without init value) has a constant value of 0 in block <M_OPERATOR>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_9> in Unit <M_OPERATOR> is equivalent to the following 2 FFs/Latches, which will be removed : <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addra_9> <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addra_9> 
INFO:Xst:2261 - The FF/Latch <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addrb_9> in Unit <M_OPERATOR> is equivalent to the following 2 FFs/Latches, which will be removed : <memory/BLOCK_A_MEM_GEN[1].MEMA/i_addrb_9> <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addrb_9> 
INFO:Xst:2261 - The FF/Latch <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_7> in Unit <M_OPERATOR> is equivalent to the following 3 FFs/Latches, which will be removed : <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_6> <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_5> <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_4> 
INFO:Xst:2261 - The FF/Latch <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addra_7> in Unit <M_OPERATOR> is equivalent to the following 4 FFs/Latches, which will be removed : <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addra_6> <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addra_5> <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addra_4> <memory/BLOCK_A_MEM_GEN[2].MEMA/i_addra_3> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_7> in Unit <M_OPERATOR> is equivalent to the following 2 FFs/Latches, which will be removed : <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_3> <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_2> 
Found area constraint ratio of 100 (+ 5) on block M_OPERATOR, actual ratio is 0.

Final Macro Processing ...

Processing Unit <M_OPERATOR> :
	Found 11-bit shift register for signal <memory/i_ADDR_1>.
	Found 11-bit shift register for signal <memory/i_ADDR_0>.
	Found 3-bit shift register for signal <memory/i_OPCODE_1>.
	Found 3-bit shift register for signal <memory/i_DIN_17>.
	Found 3-bit shift register for signal <memory/i_DIN_16>.
	Found 3-bit shift register for signal <memory/i_DIN_15>.
	Found 3-bit shift register for signal <memory/i_DIN_14>.
	Found 3-bit shift register for signal <memory/i_DIN_13>.
	Found 3-bit shift register for signal <memory/i_DIN_12>.
	Found 3-bit shift register for signal <memory/i_DIN_11>.
	Found 3-bit shift register for signal <memory/i_DIN_10>.
	Found 3-bit shift register for signal <memory/i_DIN_9>.
	Found 3-bit shift register for signal <memory/i_DIN_8>.
	Found 3-bit shift register for signal <memory/i_DIN_7>.
	Found 3-bit shift register for signal <memory/i_DIN_6>.
	Found 3-bit shift register for signal <memory/i_DIN_5>.
	Found 3-bit shift register for signal <memory/i_DIN_4>.
	Found 3-bit shift register for signal <memory/i_DIN_3>.
	Found 3-bit shift register for signal <memory/i_DIN_2>.
	Found 3-bit shift register for signal <memory/i_DIN_1>.
	Found 3-bit shift register for signal <memory/i_DIN_0>.
	Found 12-bit shift register for signal <memory/BLOCK_A_MEM_GEN[0].MEMA/i_addra_9>.
	Found 10-bit shift register for signal <memory/BLOCK_A_MEM_GEN[0].MEMA/i_wea_0>.
	Found 10-bit shift register for signal <memory/BLOCK_A_MEM_GEN[1].MEMA/i_wea_0>.
	Found 10-bit shift register for signal <memory/BLOCK_A_MEM_GEN[2].MEMA/i_wea_0>.
Unit <M_OPERATOR> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96
# Shift Registers                                      : 25
 10-bit shift register                                 : 3
 11-bit shift register                                 : 2
 12-bit shift register                                 : 1
 3-bit shift register                                  : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : M_OPERATOR.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 155
#      GND                         : 7
#      INV                         : 5
#      LUT2                        : 63
#      LUT3                        : 32
#      LUT4                        : 4
#      LUT5                        : 5
#      LUT6                        : 30
#      MUXF7                       : 2
#      VCC                         : 7
# FlipFlops/Latches                : 535
#      FD                          : 488
#      FDE                         : 39
#      FDR                         : 8
# RAMS                             : 3
#      RAMB18E1                    : 3
# Shift Registers                  : 25
#      SRLC16E                     : 25
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 24
#      OBUF                        : 32
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1157-2 


Slice Logic Utilization: 
 Number of Slice Registers:             535  out of  607200     0%  
 Number of Slice LUTs:                  164  out of  303600     0%  
    Number used as Logic:               139  out of  303600     0%  
    Number used as Memory:               25  out of  130800     0%  
       Number used as SRL:               25

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    565
   Number with an unused Flip Flop:      30  out of    565     5%  
   Number with an unused LUT:           401  out of    565    70%  
   Number of fully used LUT-FF pairs:   134  out of    565    23%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  57  out of    600     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of   1030     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of   2800     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 566   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.717ns (Maximum Frequency: 582.547MHz)
   Minimum input arrival time before clock: 1.772ns
   Maximum output required time after clock: 0.699ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.717ns (frequency: 582.547MHz)
  Total number of paths / destination ports: 1217 / 934
-------------------------------------------------------------------------
Delay:               1.717ns (Levels of Logic = 3)
  Source:            i_1 (FF)
  Destination:       i_col_cnt_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: i_1 to i_col_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.236   0.461  i_1 (i_1)
     LUT2:I0->O            9   0.043   0.395  PWR_4_o_i[1]_equal_95_o<1>1 (PWR_4_o_i[1]_equal_95_o)
     LUT6:I5->O            1   0.043   0.495  Mmux_current_state[2]_i_col_cnt[1]_wide_mux_114_OUT23 (Mmux_current_state[2]_i_col_cnt[1]_wide_mux_114_OUT22)
     LUT6:I3->O            1   0.043   0.000  Mmux_current_state[2]_i_col_cnt[1]_wide_mux_114_OUT24 (current_state[2]_i_col_cnt[1]_wide_mux_114_OUT<0>)
     FDE:D                    -0.000          i_col_cnt_0
    ----------------------------------------
    Total                      1.717ns (0.365ns logic, 1.352ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 75 / 40
-------------------------------------------------------------------------
Offset:              1.772ns (Levels of Logic = 3)
  Source:            OPERATION<1> (PAD)
  Destination:       i_addr_cnt_0 (FF)
  Destination Clock: CLK rising

  Data Path: OPERATION<1> to i_addr_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.000   0.567  OPERATION_1_IBUF (OPERATION_1_IBUF)
     LUT3:I0->O            1   0.043   0.613  _n0329_inv_SW1 (N41)
     LUT6:I0->O            2   0.043   0.344  _n0329_inv (_n0329_inv)
     FDE:CE                    0.161          i_addr_cnt_0
    ----------------------------------------
    Total                      1.772ns (0.247ns logic, 1.525ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              0.699ns (Levels of Logic = 2)
  Source:            memory/BLOCK_A_DSP_GEN[2].DSP/blk00000003 (DSP)
  Destination:       DOUT<17> (PAD)
  Source Clock:      CLK rising

  Data Path: memory/BLOCK_A_DSP_GEN[2].DSP/blk00000003 to DOUT<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P17      3   0.348   0.351  blk00000003 (p<17>)
     end scope: 'memory/BLOCK_A_DSP_GEN[2].DSP:p<17>'
     OBUF:I->O                 0.000          DOUT_17_OBUF (DOUT<17>)
    ----------------------------------------
    Total                      0.699ns (0.348ns logic, 0.351ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.717|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.20 secs
 
--> 

Total memory usage is 427400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  178 (   0 filtered)
Number of infos    :   10 (   0 filtered)

