// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _MQ_HH_
#define _MQ_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "generate_quadratic_t.h"
#include "crypto_sign_keypakbM.h"
#include "crypto_sign_keypalbW.h"
#include "MQ_p_xij.h"
#include "MQ_r.h"

namespace ap_rtl {

struct MQ : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > fx_address0;
    sc_out< sc_logic > fx_ce0;
    sc_out< sc_logic > fx_we0;
    sc_out< sc_lv<16> > fx_d0;
    sc_out< sc_lv<6> > x_address0;
    sc_out< sc_logic > x_ce0;
    sc_in< sc_lv<5> > x_q0;
    sc_out< sc_lv<6> > x_address1;
    sc_out< sc_logic > x_ce1;
    sc_in< sc_lv<5> > x_q1;
    sc_out< sc_lv<16> > F_address0;
    sc_out< sc_logic > F_ce0;
    sc_in< sc_lv<5> > F_q0;
    sc_out< sc_lv<16> > F_address1;
    sc_out< sc_logic > F_ce1;
    sc_in< sc_lv<5> > F_q1;


    // Module declarations
    MQ(sc_module_name name);
    SC_HAS_PROCESS(MQ);

    ~MQ();

    sc_trace_file* mVcdFile;

    MQ_p_xij* p_xij_U;
    MQ_r* r_U;
    generate_quadratic_t* grp_generate_quadratic_t_fu_338;
    crypto_sign_keypakbM<1,1,5,5,10,11>* crypto_sign_keypakbM_U86;
    crypto_sign_keypalbW<1,1,5,6,11,12>* crypto_sign_keypalbW_U87;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > i_2_reg_327;
    sc_signal< sc_lv<5> > reg_345;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<6> > add_ln40_fu_350_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln44_fu_367_p2;
    sc_signal< sc_lv<13> > sub_ln46_fu_413_p2;
    sc_signal< sc_lv<13> > sub_ln46_reg_967;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > zext_ln46_7_fu_419_p1;
    sc_signal< sc_lv<10> > zext_ln46_7_reg_972;
    sc_signal< sc_lv<10> > zext_ln45_fu_423_p1;
    sc_signal< sc_lv<10> > zext_ln45_reg_977;
    sc_signal< sc_lv<6> > j_fu_433_p2;
    sc_signal< sc_lv<6> > j_reg_985;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln45_fu_427_p2;
    sc_signal< sc_lv<6> > i_fu_476_p2;
    sc_signal< sc_lv<10> > mul_ln46_fu_486_p2;
    sc_signal< sc_lv<10> > mul_ln46_reg_1005;
    sc_signal< sc_lv<6> > r_addr_1_reg_1010;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<11> > grp_fu_932_p3;
    sc_signal< sc_lv<11> > add_ln46_1_reg_1015;
    sc_signal< sc_lv<1> > icmp_ln51_fu_513_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<18> > sub_ln53_fu_559_p2;
    sc_signal< sc_lv<18> > sub_ln53_reg_1034;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<11> > zext_ln53_7_fu_565_p1;
    sc_signal< sc_lv<11> > zext_ln53_7_reg_1039;
    sc_signal< sc_lv<11> > zext_ln52_fu_569_p1;
    sc_signal< sc_lv<11> > zext_ln52_reg_1044;
    sc_signal< sc_lv<6> > j_2_fu_579_p2;
    sc_signal< sc_lv<6> > j_2_reg_1052;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln52_fu_573_p2;
    sc_signal< sc_lv<11> > i_15_fu_624_p2;
    sc_signal< sc_lv<11> > mul_ln53_1_fu_634_p2;
    sc_signal< sc_lv<11> > mul_ln53_1_reg_1072;
    sc_signal< sc_lv<6> > r_addr_2_reg_1077;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<12> > grp_fu_939_p3;
    sc_signal< sc_lv<12> > add_ln53_1_reg_1082;
    sc_signal< sc_lv<1> > icmp_ln58_fu_661_p2;
    sc_signal< sc_lv<1> > icmp_ln58_reg_1087;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln58_reg_1087_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln58_reg_1087_pp0_iter2_reg;
    sc_signal< sc_lv<6> > i_16_fu_667_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln59_fu_673_p1;
    sc_signal< sc_lv<64> > zext_ln59_reg_1096;
    sc_signal< sc_lv<64> > zext_ln59_reg_1096_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln59_reg_1096_pp0_iter2_reg;
    sc_signal< sc_lv<5> > t_fu_752_p2;
    sc_signal< sc_lv<5> > t_reg_1106;
    sc_signal< sc_lv<5> > trunc_ln3_reg_1113;
    sc_signal< sc_lv<5> > trunc_ln4_reg_1120;
    sc_signal< sc_lv<1> > tmp_reg_1127;
    sc_signal< sc_lv<1> > tmp_23_reg_1133;
    sc_signal< sc_lv<5> > add_ln23_2_fu_890_p2;
    sc_signal< sc_lv<5> > add_ln23_2_reg_1138;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<11> > p_xij_address0;
    sc_signal< sc_logic > p_xij_ce0;
    sc_signal< sc_logic > p_xij_we0;
    sc_signal< sc_lv<6> > p_xij_q0;
    sc_signal< sc_lv<11> > p_xij_address1;
    sc_signal< sc_logic > p_xij_ce1;
    sc_signal< sc_lv<6> > p_xij_q1;
    sc_signal< sc_lv<6> > r_address0;
    sc_signal< sc_logic > r_ce0;
    sc_signal< sc_logic > r_we0;
    sc_signal< sc_lv<32> > r_d0;
    sc_signal< sc_lv<32> > r_q0;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_ap_start;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_ap_done;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_ap_idle;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_ap_ready;
    sc_signal< sc_lv<11> > grp_generate_quadratic_t_fu_338_xij_address0;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_xij_ce0;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_xij_we0;
    sc_signal< sc_lv<6> > grp_generate_quadratic_t_fu_338_xij_d0;
    sc_signal< sc_lv<6> > grp_generate_quadratic_t_fu_338_x_address0;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_x_ce0;
    sc_signal< sc_lv<6> > grp_generate_quadratic_t_fu_338_x_address1;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_x_ce1;
    sc_signal< sc_lv<6> > phi_ln40_reg_268;
    sc_signal< sc_lv<1> > icmp_ln40_fu_361_p2;
    sc_signal< sc_lv<6> > i_0_reg_279;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > j_0_reg_291;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<11> > i_1_reg_303;
    sc_signal< sc_lv<6> > j_1_reg_315;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_generate_quadratic_t_fu_338_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln40_fu_356_p1;
    sc_signal< sc_lv<64> > zext_ln46_fu_373_p1;
    sc_signal< sc_lv<64> > zext_ln46_3_fu_384_p1;
    sc_signal< sc_lv<64> > zext_ln46_4_fu_460_p1;
    sc_signal< sc_lv<64> > zext_ln46_5_fu_471_p1;
    sc_signal< sc_lv<64> > zext_ln46_6_fu_498_p1;
    sc_signal< sc_lv<64> > zext_ln53_fu_519_p1;
    sc_signal< sc_lv<64> > zext_ln53_3_fu_530_p1;
    sc_signal< sc_lv<64> > zext_ln53_4_fu_608_p1;
    sc_signal< sc_lv<64> > zext_ln53_5_fu_619_p1;
    sc_signal< sc_lv<64> > zext_ln53_6_fu_646_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > add_ln46_2_fu_506_p2;
    sc_signal< sc_lv<32> > add_ln53_2_fu_654_p2;
    sc_signal< sc_lv<6> > or_ln46_fu_378_p2;
    sc_signal< sc_lv<12> > shl_ln46_1_fu_389_p3;
    sc_signal< sc_lv<10> > shl_ln46_2_fu_401_p3;
    sc_signal< sc_lv<13> > zext_ln46_1_fu_397_p1;
    sc_signal< sc_lv<13> > zext_ln46_2_fu_409_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_439_p3;
    sc_signal< sc_lv<13> > zext_ln46_8_fu_447_p1;
    sc_signal< sc_lv<13> > add_ln46_fu_451_p2;
    sc_signal< sc_lv<32> > sext_ln46_fu_456_p1;
    sc_signal< sc_lv<32> > or_ln46_1_fu_465_p2;
    sc_signal< sc_lv<5> > mul_ln46_fu_486_p0;
    sc_signal< sc_lv<5> > mul_ln46_fu_486_p1;
    sc_signal< sc_lv<32> > sext_ln46_3_fu_503_p1;
    sc_signal< sc_lv<11> > or_ln53_fu_524_p2;
    sc_signal< sc_lv<17> > shl_ln53_1_fu_535_p3;
    sc_signal< sc_lv<15> > shl_ln53_2_fu_547_p3;
    sc_signal< sc_lv<18> > zext_ln53_1_fu_543_p1;
    sc_signal< sc_lv<18> > zext_ln53_2_fu_555_p1;
    sc_signal< sc_lv<12> > or_ln53_2_fu_585_p4;
    sc_signal< sc_lv<18> > zext_ln53_8_fu_595_p1;
    sc_signal< sc_lv<18> > add_ln53_fu_599_p2;
    sc_signal< sc_lv<32> > sext_ln53_fu_604_p1;
    sc_signal< sc_lv<32> > or_ln53_1_fu_613_p2;
    sc_signal< sc_lv<5> > mul_ln53_1_fu_634_p0;
    sc_signal< sc_lv<6> > mul_ln53_1_fu_634_p1;
    sc_signal< sc_lv<32> > sext_ln53_5_fu_651_p1;
    sc_signal< sc_lv<15> > trunc_ln59_fu_678_p1;
    sc_signal< sc_lv<16> > trunc_ln59_1_fu_682_p4;
    sc_signal< sc_lv<16> > zext_ln59_1_fu_692_p1;
    sc_signal< sc_lv<15> > trunc_ln59_4_fu_710_p4;
    sc_signal< sc_lv<10> > trunc_ln59_2_fu_696_p1;
    sc_signal< sc_lv<10> > trunc_ln59_3_fu_700_p4;
    sc_signal< sc_lv<5> > trunc_ln14_fu_738_p1;
    sc_signal< sc_lv<5> > trunc_ln14_1_fu_742_p4;
    sc_signal< sc_lv<10> > add_ln10_2_fu_732_p2;
    sc_signal< sc_lv<15> > add_ln10_fu_726_p2;
    sc_signal< sc_lv<16> > add_ln59_fu_720_p2;
    sc_signal< sc_lv<6> > zext_ln14_fu_786_p1;
    sc_signal< sc_lv<6> > zext_ln16_fu_789_p1;
    sc_signal< sc_lv<6> > add_ln18_1_fu_801_p2;
    sc_signal< sc_lv<6> > zext_ln19_fu_795_p1;
    sc_signal< sc_lv<6> > add_ln18_fu_811_p2;
    sc_signal< sc_lv<5> > zext_ln16_1_fu_798_p1;
    sc_signal< sc_lv<5> > add_ln18_2_fu_807_p2;
    sc_signal< sc_lv<7> > zext_ln18_1_fu_817_p1;
    sc_signal< sc_lv<7> > zext_ln18_fu_792_p1;
    sc_signal< sc_lv<7> > t_4_fu_827_p2;
    sc_signal< sc_lv<2> > tmp_1_fu_833_p4;
    sc_signal< sc_lv<5> > add_ln22_2_fu_852_p2;
    sc_signal< sc_lv<5> > add_ln22_1_fu_847_p2;
    sc_signal< sc_lv<5> > add_ln22_fu_856_p2;
    sc_signal< sc_lv<6> > zext_ln22_2_fu_843_p1;
    sc_signal< sc_lv<6> > zext_ln22_fu_862_p1;
    sc_signal< sc_lv<6> > t_5_fu_866_p2;
    sc_signal< sc_lv<5> > add_ln20_fu_821_p2;
    sc_signal< sc_lv<5> > zext_ln23_4_fu_880_p1;
    sc_signal< sc_lv<5> > add_ln23_fu_884_p2;
    sc_signal< sc_lv<6> > zext_ln23_3_fu_895_p1;
    sc_signal< sc_lv<6> > zext_ln23_fu_898_p1;
    sc_signal< sc_lv<6> > t_6_fu_901_p2;
    sc_signal< sc_lv<1> > icmp_ln24_fu_907_p2;
    sc_signal< sc_lv<6> > select_ln24_fu_913_p3;
    sc_signal< sc_lv<6> > and_ln24_fu_921_p2;
    sc_signal< sc_lv<5> > grp_fu_932_p0;
    sc_signal< sc_lv<6> > grp_fu_939_p1;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_pp0_stage0;
    static const sc_lv<17> ap_ST_fsm_state20;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const bool ap_const_boolean_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<11> ap_const_lv11_498;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_F_address0();
    void thread_F_address1();
    void thread_F_ce0();
    void thread_F_ce1();
    void thread_add_ln10_2_fu_732_p2();
    void thread_add_ln10_fu_726_p2();
    void thread_add_ln18_1_fu_801_p2();
    void thread_add_ln18_2_fu_807_p2();
    void thread_add_ln18_fu_811_p2();
    void thread_add_ln20_fu_821_p2();
    void thread_add_ln22_1_fu_847_p2();
    void thread_add_ln22_2_fu_852_p2();
    void thread_add_ln22_fu_856_p2();
    void thread_add_ln23_2_fu_890_p2();
    void thread_add_ln23_fu_884_p2();
    void thread_add_ln40_fu_350_p2();
    void thread_add_ln46_2_fu_506_p2();
    void thread_add_ln46_fu_451_p2();
    void thread_add_ln53_2_fu_654_p2();
    void thread_add_ln53_fu_599_p2();
    void thread_add_ln59_fu_720_p2();
    void thread_and_ln24_fu_921_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state16_pp0_stage0_iter0();
    void thread_ap_block_state17_pp0_stage0_iter1();
    void thread_ap_block_state18_pp0_stage0_iter2();
    void thread_ap_block_state19_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state16();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_fx_address0();
    void thread_fx_ce0();
    void thread_fx_d0();
    void thread_fx_we0();
    void thread_grp_fu_932_p0();
    void thread_grp_fu_939_p1();
    void thread_grp_generate_quadratic_t_fu_338_ap_start();
    void thread_i_15_fu_624_p2();
    void thread_i_16_fu_667_p2();
    void thread_i_fu_476_p2();
    void thread_icmp_ln24_fu_907_p2();
    void thread_icmp_ln40_fu_361_p2();
    void thread_icmp_ln44_fu_367_p2();
    void thread_icmp_ln45_fu_427_p2();
    void thread_icmp_ln51_fu_513_p2();
    void thread_icmp_ln52_fu_573_p2();
    void thread_icmp_ln58_fu_661_p2();
    void thread_j_2_fu_579_p2();
    void thread_j_fu_433_p2();
    void thread_mul_ln46_fu_486_p0();
    void thread_mul_ln46_fu_486_p1();
    void thread_mul_ln46_fu_486_p2();
    void thread_mul_ln53_1_fu_634_p0();
    void thread_mul_ln53_1_fu_634_p1();
    void thread_mul_ln53_1_fu_634_p2();
    void thread_or_ln46_1_fu_465_p2();
    void thread_or_ln46_fu_378_p2();
    void thread_or_ln53_1_fu_613_p2();
    void thread_or_ln53_2_fu_585_p4();
    void thread_or_ln53_fu_524_p2();
    void thread_p_xij_address0();
    void thread_p_xij_address1();
    void thread_p_xij_ce0();
    void thread_p_xij_ce1();
    void thread_p_xij_we0();
    void thread_r_address0();
    void thread_r_ce0();
    void thread_r_d0();
    void thread_r_we0();
    void thread_select_ln24_fu_913_p3();
    void thread_sext_ln46_3_fu_503_p1();
    void thread_sext_ln46_fu_456_p1();
    void thread_sext_ln53_5_fu_651_p1();
    void thread_sext_ln53_fu_604_p1();
    void thread_shl_ln46_1_fu_389_p3();
    void thread_shl_ln46_2_fu_401_p3();
    void thread_shl_ln53_1_fu_535_p3();
    void thread_shl_ln53_2_fu_547_p3();
    void thread_shl_ln_fu_439_p3();
    void thread_sub_ln46_fu_413_p2();
    void thread_sub_ln53_fu_559_p2();
    void thread_t_4_fu_827_p2();
    void thread_t_5_fu_866_p2();
    void thread_t_6_fu_901_p2();
    void thread_t_fu_752_p2();
    void thread_tmp_1_fu_833_p4();
    void thread_trunc_ln14_1_fu_742_p4();
    void thread_trunc_ln14_fu_738_p1();
    void thread_trunc_ln59_1_fu_682_p4();
    void thread_trunc_ln59_2_fu_696_p1();
    void thread_trunc_ln59_3_fu_700_p4();
    void thread_trunc_ln59_4_fu_710_p4();
    void thread_trunc_ln59_fu_678_p1();
    void thread_x_address0();
    void thread_x_address1();
    void thread_x_ce0();
    void thread_x_ce1();
    void thread_zext_ln14_fu_786_p1();
    void thread_zext_ln16_1_fu_798_p1();
    void thread_zext_ln16_fu_789_p1();
    void thread_zext_ln18_1_fu_817_p1();
    void thread_zext_ln18_fu_792_p1();
    void thread_zext_ln19_fu_795_p1();
    void thread_zext_ln22_2_fu_843_p1();
    void thread_zext_ln22_fu_862_p1();
    void thread_zext_ln23_3_fu_895_p1();
    void thread_zext_ln23_4_fu_880_p1();
    void thread_zext_ln23_fu_898_p1();
    void thread_zext_ln40_fu_356_p1();
    void thread_zext_ln45_fu_423_p1();
    void thread_zext_ln46_1_fu_397_p1();
    void thread_zext_ln46_2_fu_409_p1();
    void thread_zext_ln46_3_fu_384_p1();
    void thread_zext_ln46_4_fu_460_p1();
    void thread_zext_ln46_5_fu_471_p1();
    void thread_zext_ln46_6_fu_498_p1();
    void thread_zext_ln46_7_fu_419_p1();
    void thread_zext_ln46_8_fu_447_p1();
    void thread_zext_ln46_fu_373_p1();
    void thread_zext_ln52_fu_569_p1();
    void thread_zext_ln53_1_fu_543_p1();
    void thread_zext_ln53_2_fu_555_p1();
    void thread_zext_ln53_3_fu_530_p1();
    void thread_zext_ln53_4_fu_608_p1();
    void thread_zext_ln53_5_fu_619_p1();
    void thread_zext_ln53_6_fu_646_p1();
    void thread_zext_ln53_7_fu_565_p1();
    void thread_zext_ln53_8_fu_595_p1();
    void thread_zext_ln53_fu_519_p1();
    void thread_zext_ln59_1_fu_692_p1();
    void thread_zext_ln59_fu_673_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
