0.7
2020.1
May 27 2020
20:09:33
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/Exp2.sim/sim_1/behav/xsim/glbl.v,1634559659,verilog,,,,glbl,,,,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/auxillary/CPUTEST.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/CSRRegs.v,,CPUTEST,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/auxillary/debug_clk.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/sim/core_sim.v,,debug_clk,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/MUX2T1_32.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/MUX4T1_32.v,,MUX2T1_32,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/MUX4T1_32.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/RAM_B.v,,MUX4T1_32,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/REG32.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/REG_EX_MEM.v,,REG32,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/add_32.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/cmp_32.v,,add_32,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/cmp_32.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/auxillary/debug_clk.v,,cmp_32,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/ALU.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/auxillary/CPUTEST.v,,ALU,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/CSRRegs.v,1635070212,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/CtrlUnit.v,,CSRRegs,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/CtrlUnit.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/ExceptionUnit.v,,CtrlUnit,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/ExceptionUnit.v,1635170853,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/HazardDetectionUnit.v,,ExceptionUnit,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/HazardDetectionUnit.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/ImmGen.v,,HazardDetectionUnit,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/ImmGen.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/MUX2T1_32.v,,ImmGen,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/RAM_B.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/REG32.v,,RAM_B,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/REG_EX_MEM.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/REG_ID_EX.v,,REG_EX_MEM,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/REG_ID_EX.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/REG_IF_ID.v,,REG_ID_EX,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/REG_IF_ID.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/REG_MEM_WB.v,,REG_IF_ID,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/REG_MEM_WB.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/ROM_D.v,,REG_MEM_WB,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/ROM_D.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/RV32core.v,,ROM_D,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/RV32core.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/Regs.v,,RV32core,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/core/Regs.v,1634559659,verilog,,D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/common/add_32.v,,Regs,,,../../../../code/auxillary,,,,,
D:/2021WinterMaterial/Architecture/Computer-Architecture-Lab/Exp2/code/sim/core_sim.v,1634559659,verilog,,,,core_sim,,,../../../../code/auxillary,,,,,
