// Seed: 235327474
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4
);
  logic id_5;
  type_13 id_7 (
      1 < id_6,
      1
  );
  assign id_6 = 1'b0;
  type_14 id_8 (
      .id_0(id_6 >> 1),
      .id_1(1'd0),
      .id_2(id_5)
  );
  logic id_9;
endmodule
