//
// Written by Synplify Pro 
// Product Version "U-2023.03LR-1"
// Program "Synplify Pro", Mapper "map202303lat, Build 062R"
// Tue Apr 15 20:02:50 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v "
// file 1 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v "
// file 2 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v "
// file 3 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ice40up.v "
// file 5 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v "
// file 6 "\c:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v "
// file 7 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_add.v "
// file 8 "\c:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v "
// file 9 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v "
// file 10 "\c:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v "
// file 11 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v "
// file 12 "\c:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v "
// file 13 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v "
// file 14 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v "
// file 15 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v "
// file 16 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v "
// file 17 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v "
// file 18 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v "
// file 19 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v "
// file 20 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v "
// file 21 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v "
// file 22 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v "
// file 23 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v "
// file 24 "\c:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v "
// file 25 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v "
// file 26 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v "
// file 27 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v "
// file 28 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v "
// file 29 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v "
// file 30 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v "
// file 31 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v "
// file 32 "\c:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v "
// file 33 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v "
// file 34 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v "
// file 35 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v "
// file 36 "\z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v "
// file 37 "\z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v "
// file 38 "\z:\senior_design\0v7670_verilog\full_vga\source\impl_1\vga.v "
// file 39 "\z:\senior_design\0v7670_verilog\full_vga\mypll\rtl\mypll.v "
// file 40 "\c:\lscc\radiant\2023.1\synpbase\lib\nlconst.dat "
// file 41 "\z:\senior_design\0v7670_verilog\full_vga\impl_1\full_vga_impl_1_cpe.ldc "
// file 42 "\z:/senior_design/0v7670_verilog/full_vga/impl_1/full_vga_impl_1_cpe.ldc "

`timescale 100 ps/100 ps
module mypll_ipgen_lscc_pll_Z1_layer0 (
  clk_12MHz_c,
  clk_25MHz_c
)
;
input clk_12MHz_c ;
output clk_25MHz_c ;
wire clk_12MHz_c ;
wire clk_25MHz_c ;
wire intfbout_w ;
wire GND ;
wire VCC ;
wire outglobal_o ;
wire outcoreb_o ;
wire outglobalb_o ;
wire sdo_o ;
wire lock_o ;
//@39:35
// @39:202
  PLL_B u_PLL_B (
	.REFERENCECLK(clk_12MHz_c),
	.FEEDBACK(intfbout_w),
	.DYNAMICDELAY7(GND),
	.DYNAMICDELAY6(GND),
	.DYNAMICDELAY5(GND),
	.DYNAMICDELAY4(GND),
	.DYNAMICDELAY3(GND),
	.DYNAMICDELAY2(GND),
	.DYNAMICDELAY1(GND),
	.DYNAMICDELAY0(GND),
	.BYPASS(GND),
	.RESET_N(VCC),
	.SCLK(GND),
	.SDI(GND),
	.LATCH(GND),
	.INTFBOUT(intfbout_w),
	.OUTCORE(clk_25MHz_c),
	.OUTGLOBAL(outglobal_o),
	.OUTCOREB(outcoreb_o),
	.OUTGLOBALB(outglobalb_o),
	.SDO(sdo_o),
	.LOCK(lock_o)
);
defparam u_PLL_B.FEEDBACK_PATH="SIMPLE";
defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK="FIXED";
defparam u_PLL_B.FDA_FEEDBACK="0";
defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE="FIXED";
defparam u_PLL_B.FDA_RELATIVE="0";
defparam u_PLL_B.SHIFTREG_DIV_MODE="0";
defparam u_PLL_B.PLLOUT_SELECT_PORTA="GENCLK";
defparam u_PLL_B.PLLOUT_SELECT_PORTB="GENCLK";
defparam u_PLL_B.DIVR="0";
defparam u_PLL_B.DIVF="66";
defparam u_PLL_B.DIVQ="5";
defparam u_PLL_B.FILTER_RANGE="1";
defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR="NONE";
defparam u_PLL_B.ENABLE_ICEGATE_PORTA="0";
defparam u_PLL_B.ENABLE_ICEGATE_PORTB="0";
defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK="12.000000";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* mypll_ipgen_lscc_pll_Z1_layer0 */

module mypll (
  clk_25MHz_c,
  clk_12MHz_c
)
;
output clk_25MHz_c ;
input clk_12MHz_c ;
wire clk_25MHz_c ;
wire clk_12MHz_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @39:35
  mypll_ipgen_lscc_pll_Z1_layer0 lscc_pll_inst (
	.clk_12MHz_c(clk_12MHz_c),
	.clk_25MHz_c(clk_25MHz_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* mypll */

module camera_read (
  CAMERA_DATA_IN_c,
  pixel_data,
  CAMERA_VSYNC_IN_c,
  CAMERA_HREF_IN_c,
  pixel_valid_1z,
  CAMERA_PCLOCK_c
)
;
input [7:0] CAMERA_DATA_IN_c ;
output [7:0] pixel_data ;
input CAMERA_VSYNC_IN_c ;
input CAMERA_HREF_IN_c ;
output pixel_valid_1z ;
input CAMERA_PCLOCK_c ;
wire CAMERA_VSYNC_IN_c ;
wire CAMERA_HREF_IN_c ;
wire pixel_valid_1z ;
wire CAMERA_PCLOCK_c ;
wire [0:0] FSM_state;
wire [0:0] pixel_datace_0;
wire pixel_half ;
wire pixel_half_1 ;
wire GND ;
wire VCC ;
wire CAMERA_VSYNC_IN_c_i ;
wire pixel_half_RNIKJ0O ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_5 ;
wire N_1 ;
// @36:38
  FD1P3DZ pixel_half_Z (
	.Q(pixel_half),
	.D(pixel_half_1),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @36:38
  FD1P3DZ \FSM_state_Z[0]  (
	.Q(FSM_state[0]),
	.D(CAMERA_VSYNC_IN_c_i),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @36:38
  FD1P3DZ pixel_valid (
	.Q(pixel_valid_1z),
	.D(pixel_datace_0[0]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(FSM_state[0])
);
// @36:38
  FD1P3DZ \pixel_data_Z[7]  (
	.Q(pixel_data[7]),
	.D(CAMERA_DATA_IN_c[7]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @36:38
  FD1P3DZ \pixel_data_Z[6]  (
	.Q(pixel_data[6]),
	.D(CAMERA_DATA_IN_c[6]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @36:38
  FD1P3DZ \pixel_data_Z[5]  (
	.Q(pixel_data[5]),
	.D(CAMERA_DATA_IN_c[5]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @36:38
  FD1P3DZ \pixel_data_Z[4]  (
	.Q(pixel_data[4]),
	.D(CAMERA_DATA_IN_c[4]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @36:38
  FD1P3DZ \pixel_data_Z[3]  (
	.Q(pixel_data[3]),
	.D(CAMERA_DATA_IN_c[3]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @36:38
  FD1P3DZ \pixel_data_Z[2]  (
	.Q(pixel_data[2]),
	.D(CAMERA_DATA_IN_c[2]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @36:38
  FD1P3DZ \pixel_data_Z[1]  (
	.Q(pixel_data[1]),
	.D(CAMERA_DATA_IN_c[1]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @36:38
  FD1P3DZ \pixel_data_Z[0]  (
	.Q(pixel_data[0]),
	.D(CAMERA_DATA_IN_c[0]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
  LUT4 pixel_half_RNIKJ0O_cZ (
	.A(CAMERA_HREF_IN_c),
	.B(FSM_state[0]),
	.C(pixel_half),
	.D(GND),
	.Z(pixel_half_RNIKJ0O)
);
defparam pixel_half_RNIKJ0O_cZ.INIT="0x8080";
  LUT4 pixel_valid_RNO (
	.A(CAMERA_HREF_IN_c),
	.B(pixel_half),
	.C(GND),
	.D(GND),
	.Z(pixel_datace_0[0])
);
defparam pixel_valid_RNO.INIT="0x8888";
  LUT4 \FSM_state_RNO[0]  (
	.A(CAMERA_VSYNC_IN_c),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(CAMERA_VSYNC_IN_c_i)
);
defparam \FSM_state_RNO[0] .INIT="0x5555";
  LUT4 pixel_half_RNO (
	.A(CAMERA_HREF_IN_c),
	.B(FSM_state[0]),
	.C(pixel_half),
	.D(GND),
	.Z(pixel_half_1)
);
defparam pixel_half_RNO.INIT="0x4848";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* camera_read */

module vga (
  RGB_c_0,
  RGB_c_2,
  RGB_c_4,
  spram_data_in_2_0_i,
  pixel_accum,
  data_out2,
  spram_address_3,
  spram_address_4,
  spram_address_5,
  spram_address_0,
  spram_address_1,
  spram_address_2,
  spram_address_14,
  spram_address_15,
  data_out1,
  data_out0,
  pixel_data,
  write_address,
  bit_count,
  fsm_state_0,
  debug_state_c,
  read_address,
  row,
  col,
  m15_2_03_2,
  WR2_1z,
  WR0_1z,
  WR1,
  WR,
  VGA_VSYNC_0_i,
  VGA_HSYNC_c,
  write_address_0_sqmuxa_1z,
  un1_fsm_state_2_1z,
  N_155_2,
  un1_fsm_state30_1_0,
  un1_fsm_state_3_1z,
  N_155_1,
  prev_pixel_valid_3_1z,
  un1_write_address,
  prev_pixel_valid,
  pixel_valid,
  un1_fsm_state27_2_0,
  un1_fsm_state27_0,
  spram_data_in12_1z,
  un2_spram_address_1z,
  un1_write_addresslto19_0_1,
  un1_write_addresslto19_a0_12,
  clk_25MHz_c
)
;
output RGB_c_0 ;
output RGB_c_2 ;
output RGB_c_4 ;
output [14:0] spram_data_in_2_0_i ;
input [14:0] pixel_accum ;
input [15:0] data_out2 ;
output spram_address_3 ;
output spram_address_4 ;
output spram_address_5 ;
output spram_address_0 ;
output spram_address_1 ;
output spram_address_2 ;
input spram_address_14 ;
input spram_address_15 ;
input [15:0] data_out1 ;
input [15:0] data_out0 ;
input [7:0] pixel_data ;
input [19:0] write_address ;
input [3:0] bit_count ;
input fsm_state_0 ;
input [1:0] debug_state_c ;
input [9:7] read_address ;
output [9:0] row ;
output [9:7] col ;
output m15_2_03_2 ;
output WR2_1z ;
output WR0_1z ;
output WR1 ;
input WR ;
output VGA_VSYNC_0_i ;
output VGA_HSYNC_c ;
output write_address_0_sqmuxa_1z ;
output un1_fsm_state_2_1z ;
output N_155_2 ;
output un1_fsm_state30_1_0 ;
output un1_fsm_state_3_1z ;
output N_155_1 ;
output prev_pixel_valid_3_1z ;
output un1_write_address ;
input prev_pixel_valid ;
input pixel_valid ;
output un1_fsm_state27_2_0 ;
output un1_fsm_state27_0 ;
output spram_data_in12_1z ;
output un2_spram_address_1z ;
output un1_write_addresslto19_0_1 ;
output un1_write_addresslto19_a0_12 ;
input clk_25MHz_c ;
wire RGB_c_0 ;
wire RGB_c_2 ;
wire RGB_c_4 ;
wire spram_address_3 ;
wire spram_address_4 ;
wire spram_address_5 ;
wire spram_address_0 ;
wire spram_address_1 ;
wire spram_address_2 ;
wire spram_address_14 ;
wire spram_address_15 ;
wire fsm_state_0 ;
wire m15_2_03_2 ;
wire WR2_1z ;
wire WR0_1z ;
wire WR1 ;
wire WR ;
wire VGA_VSYNC_0_i ;
wire VGA_HSYNC_c ;
wire write_address_0_sqmuxa_1z ;
wire un1_fsm_state_2_1z ;
wire N_155_2 ;
wire un1_fsm_state30_1_0 ;
wire un1_fsm_state_3_1z ;
wire N_155_1 ;
wire prev_pixel_valid_3_1z ;
wire un1_write_address ;
wire prev_pixel_valid ;
wire pixel_valid ;
wire un1_fsm_state27_2_0 ;
wire un1_fsm_state27_0 ;
wire spram_data_in12_1z ;
wire un2_spram_address_1z ;
wire un1_write_addresslto19_0_1 ;
wire un1_write_addresslto19_a0_12 ;
wire clk_25MHz_c ;
wire [9:0] row_3;
wire [9:5] col_3;
wire [6:0] col_Z;
wire [0:0] col_RNO;
wire [3:0] spram_address;
wire [15:0] spram_data_out;
wire un3_row_1_cry_4_c_0_S1 ;
wire GND ;
wire col11 ;
wire un3_row_1_cry_4_c_0_S0 ;
wire un3_row_1_cry_1_c_0_S1 ;
wire VCC ;
wire un2_col_cry_6_c_0_S1 ;
wire un2_col_cry_6_c_0_S0 ;
wire un2_col_cry_4_c_0_S0 ;
wire un2_col_cry_2_c_0_S1 ;
wire un2_col_cry_2_c_0_S0 ;
wire un2_col_cry_1_c_0_S1 ;
wire un3_row_1_cry_8_c_0_S0 ;
wire un3_row_1_cry_6_c_0_S1 ;
wire un3_row_1_cry_6_c_0_S0 ;
wire un1_write_addresslto19_a0_10 ;
wire un1_write_addresslto19_a0_12_x1 ;
wire un1_write_addresslto19_0_1_x1 ;
wire N_217 ;
wire m10_4 ;
wire m10_5 ;
wire N_218 ;
wire N_224 ;
wire un1_fsm_state27_2_1 ;
wire un1_write_addresslto19_0_0 ;
wire un1_write_addresslto19_0_1_0 ;
wire un1_write_addresslto19_a0_8 ;
wire N_86 ;
wire N_85 ;
wire N_78 ;
wire N_76 ;
wire N_75 ;
wire N_59 ;
wire N_68 ;
wire N_47_0 ;
wire N_62 ;
wire N_71 ;
wire N_50_0 ;
wire N_65 ;
wire N_161 ;
wire N_160 ;
wire N_87 ;
wire N_80 ;
wire N_77 ;
wire N_44_0 ;
wire N_88 ;
wire N_81 ;
wire spram_data_out_pmux ;
wire un10_validlt9_0 ;
wire N_90_mux ;
wire m22_5 ;
wire m22_4 ;
wire m37_4 ;
wire un3_spram_data_inlto6_4 ;
wire un5_validlt9 ;
wire N_27_0 ;
wire m37_5 ;
wire un3_spram_data_inlt7_0 ;
wire valid ;
wire m3_0_03 ;
wire N_89 ;
wire N_164 ;
wire N_83_0 ;
wire N_163 ;
wire N_162 ;
wire N_74 ;
wire N_43 ;
wire N_44 ;
wire N_45 ;
wire N_48 ;
wire N_49 ;
wire N_56 ;
wire N_93 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire m2_0_03 ;
wire un9_RGB ;
wire m1_0_03 ;
wire m0_0_03 ;
wire un3_row_1_cry_7 ;
wire un3_row_1_cry_8_c_0_COUT ;
wire un3_row_1_cry_5 ;
wire un3_row_1_cry_3 ;
wire un3_row_1_cry_1 ;
wire un2_col_cry_7 ;
wire un2_col_cry_8_c_0_COUT ;
wire un2_col_cry_5 ;
wire un2_col_cry_3 ;
wire un2_col_cry_1 ;
wire N_1 ;
wire N_2 ;
// @38:10
  FD1P3DZ \row_Z[5]  (
	.Q(row[5]),
	.D(un3_row_1_cry_4_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \row_Z[4]  (
	.Q(row[4]),
	.D(un3_row_1_cry_4_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \row_Z[3]  (
	.Q(row[3]),
	.D(row_3[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \row_Z[2]  (
	.Q(row[2]),
	.D(row_3[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \row_Z[1]  (
	.Q(row[1]),
	.D(un3_row_1_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \row_Z[0]  (
	.Q(row[0]),
	.D(row_3[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \col_Z[9]  (
	.Q(col[9]),
	.D(col_3[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col_Z[8]  (
	.Q(col[8]),
	.D(col_3[8]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col_Z[7]  (
	.Q(col[7]),
	.D(un2_col_cry_6_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col[6]  (
	.Q(col_Z[6]),
	.D(un2_col_cry_6_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col[5]  (
	.Q(col_Z[5]),
	.D(col_3[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col[4]  (
	.Q(col_Z[4]),
	.D(un2_col_cry_4_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col[3]  (
	.Q(col_Z[3]),
	.D(un2_col_cry_2_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col[2]  (
	.Q(col_Z[2]),
	.D(un2_col_cry_2_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col[1]  (
	.Q(col_Z[1]),
	.D(un2_col_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \col[0]  (
	.Q(col_Z[0]),
	.D(col_RNO[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @38:10
  FD1P3DZ \row_Z[9]  (
	.Q(row[9]),
	.D(row_3[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \row_Z[8]  (
	.Q(row[8]),
	.D(un3_row_1_cry_8_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \row_Z[7]  (
	.Q(row[7]),
	.D(un3_row_1_cry_6_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @38:10
  FD1P3DZ \row_Z[6]  (
	.Q(row[6]),
	.D(un3_row_1_cry_6_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
  LUT4 \col_RNO_cZ[0]  (
	.A(col_Z[0]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(col_RNO[0])
);
defparam \col_RNO_cZ[0] .INIT="0x5555";
  LUT4 un1_write_addresslto19_a0_12_ns (
	.A(un1_write_addresslto19_a0_10),
	.B(GND),
	.C(un1_write_addresslto19_a0_12_x1),
	.D(GND),
	.Z(un1_write_addresslto19_a0_12)
);
defparam un1_write_addresslto19_a0_12_ns.INIT="0xE4E4";
  LUT4 un1_write_addresslto19_0_1_ns (
	.A(write_address[15]),
	.B(VCC),
	.C(un1_write_addresslto19_0_1_x1),
	.D(GND),
	.Z(un1_write_addresslto19_0_1)
);
defparam un1_write_addresslto19_0_1_ns.INIT="0xE4E4";
  LUT4 \spram_address[7]  (
	.A(read_address[7]),
	.B(un2_spram_address_1z),
	.C(write_address[7]),
	.D(GND),
	.Z(spram_address_3)
);
defparam \spram_address[7] .INIT="0xB8B8";
  LUT4 \spram_address[8]  (
	.A(read_address[8]),
	.B(un2_spram_address_1z),
	.C(write_address[8]),
	.D(GND),
	.Z(spram_address_4)
);
defparam \spram_address[8] .INIT="0xB8B8";
  LUT4 \spram_address[9]  (
	.A(read_address[9]),
	.B(un2_spram_address_1z),
	.C(write_address[9]),
	.D(GND),
	.Z(spram_address_5)
);
defparam \spram_address[9] .INIT="0xB8B8";
  LUT4 \row_RNO[2]  (
	.A(N_217),
	.B(row[0]),
	.C(m10_4),
	.D(m10_5),
	.Z(row_3[2])
);
defparam \row_RNO[2] .INIT="0x8AAA";
  LUT4 \row_RNO[3]  (
	.A(N_218),
	.B(row[0]),
	.C(m10_4),
	.D(m10_5),
	.Z(row_3[3])
);
defparam \row_RNO[3] .INIT="0x8AAA";
  LUT4 \row_RNO[9]  (
	.A(N_224),
	.B(row[0]),
	.C(m10_4),
	.D(m10_5),
	.Z(row_3[9])
);
defparam \row_RNO[9] .INIT="0x8AAA";
  LUT4 un1_fsm_state27_2 (
	.A(spram_data_in12_1z),
	.B(un1_fsm_state27_0),
	.C(un2_spram_address_1z),
	.D(un1_fsm_state27_2_1),
	.Z(un1_fsm_state27_2_0)
);
defparam un1_fsm_state27_2.INIT="0x0800";
  LUT4 un1_fsm_state27_2_1_cZ (
	.A(pixel_valid),
	.B(prev_pixel_valid),
	.C(GND),
	.D(GND),
	.Z(un1_fsm_state27_2_1)
);
defparam un1_fsm_state27_2_1_cZ.INIT="0x2222";
  LUT4 un1_write_addresslto19_0 (
	.A(un1_write_addresslto19_0_0),
	.B(un1_write_addresslto19_0_1),
	.C(un1_write_addresslto19_0_1_0),
	.D(un1_write_addresslto19_a0_8),
	.Z(un1_write_address)
);
defparam un1_write_addresslto19_0.INIT="0x8088";
  LUT4 un1_write_addresslto19_0_1_0_cZ (
	.A(un1_write_addresslto19_a0_12),
	.B(write_address[2]),
	.C(write_address[3]),
	.D(write_address[18]),
	.Z(un1_write_addresslto19_0_1_0)
);
defparam un1_write_addresslto19_0_1_0_cZ.INIT="0x7FFF";
  LUT4 un1_write_addresslto19_0_1_x1_cZ (
	.A(write_address[12]),
	.B(write_address[13]),
	.C(write_address[14]),
	.D(write_address[18]),
	.Z(un1_write_addresslto19_0_1_x1)
);
defparam un1_write_addresslto19_0_1_x1_cZ.INIT="0x07FF";
  LUT4 un1_write_addresslto19_a0_12_x1_cZ (
	.A(write_address[6]),
	.B(write_address[7]),
	.C(write_address[8]),
	.D(write_address[9]),
	.Z(un1_write_addresslto19_a0_12_x1)
);
defparam un1_write_addresslto19_a0_12_x1_cZ.INIT="0x8000";
  LUT4 \col_RNIEHIL2[3]  (
	.A(spram_address[3]),
	.B(spram_data_out[7]),
	.C(spram_data_out[15]),
	.D(GND),
	.Z(N_86)
);
defparam \col_RNIEHIL2[3] .INIT="0xE4E4";
  LUT4 \col_RNIEHIL2_1[3]  (
	.A(spram_address[3]),
	.B(spram_data_out[3]),
	.C(spram_data_out[11]),
	.D(GND),
	.Z(N_85)
);
defparam \col_RNIEHIL2_1[3] .INIT="0xE4E4";
  LUT4 \col_RNIEHIL2_2[3]  (
	.A(spram_address[3]),
	.B(spram_data_out[2]),
	.C(spram_data_out[10]),
	.D(GND),
	.Z(N_78)
);
defparam \col_RNIEHIL2_2[3] .INIT="0xE4E4";
  LUT4 \col_RNIEHIL2_0[3]  (
	.A(spram_address[3]),
	.B(spram_data_out[4]),
	.C(spram_data_out[12]),
	.D(GND),
	.Z(N_76)
);
defparam \col_RNIEHIL2_0[3] .INIT="0xE4E4";
  LUT4 \col_RNIEHIL2_3[3]  (
	.A(spram_address[3]),
	.B(spram_data_out[0]),
	.C(spram_data_out[8]),
	.D(GND),
	.Z(N_75)
);
defparam \col_RNIEHIL2_3[3] .INIT="0xE4E4";
  LUT4 \col_RNIEHIL2_6[3]  (
	.A(N_59),
	.B(N_68),
	.C(spram_address[3]),
	.D(GND),
	.Z(N_47_0)
);
defparam \col_RNIEHIL2_6[3] .INIT="0xACAC";
  LUT4 \col_RNIEHIL2_5[3]  (
	.A(N_62),
	.B(N_71),
	.C(spram_address[3]),
	.D(GND),
	.Z(N_50_0)
);
defparam \col_RNIEHIL2_5[3] .INIT="0xACAC";
  LUT4 \col_RNIEHIL2_4[3]  (
	.A(N_65),
	.B(N_161),
	.C(spram_address[3]),
	.D(GND),
	.Z(N_160)
);
defparam \col_RNIEHIL2_4[3] .INIT="0xCACA";
  LUT4 \col_RNIK7N36[2]  (
	.A(N_85),
	.B(N_86),
	.C(spram_address[2]),
	.D(GND),
	.Z(N_87)
);
defparam \col_RNIK7N36[2] .INIT="0xCACA";
  LUT4 \col_RNIK7N36_0[2]  (
	.A(N_78),
	.B(N_160),
	.C(spram_address[2]),
	.D(GND),
	.Z(N_80)
);
defparam \col_RNIK7N36_0[2] .INIT="0xCACA";
  LUT4 \col_RNIK7N36_1[2]  (
	.A(N_75),
	.B(N_76),
	.C(spram_address[2]),
	.D(GND),
	.Z(N_77)
);
defparam \col_RNIK7N36_1[2] .INIT="0xCACA";
  LUT4 \col_RNIK7N36_2[2]  (
	.A(N_47_0),
	.B(N_50_0),
	.C(spram_address[2]),
	.D(GND),
	.Z(N_44_0)
);
defparam \col_RNIK7N36_2[2] .INIT="0xACAC";
  LUT4 \col_RNIUH00D[1]  (
	.A(N_44_0),
	.B(N_87),
	.C(spram_address[1]),
	.D(GND),
	.Z(N_88)
);
defparam \col_RNIUH00D[1] .INIT="0xCACA";
  LUT4 \col_RNIUH00D_0[1]  (
	.A(N_77),
	.B(N_80),
	.C(spram_address[1]),
	.D(GND),
	.Z(N_81)
);
defparam \col_RNIUH00D_0[1] .INIT="0xCACA";
  LUT4 \col_RNIG4JOQ[0]  (
	.A(N_81),
	.B(N_88),
	.C(spram_address[0]),
	.D(GND),
	.Z(spram_data_out_pmux)
);
defparam \col_RNIG4JOQ[0] .INIT="0xCACA";
  LUT4 prev_pixel_valid_3 (
	.A(debug_state_c[1]),
	.B(pixel_valid),
	.C(GND),
	.D(GND),
	.Z(prev_pixel_valid_3_1z)
);
defparam prev_pixel_valid_3.INIT="0x8888";
  LUT4 fsm_state30_1 (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(GND),
	.D(GND),
	.Z(N_155_1)
);
defparam fsm_state30_1.INIT="0x8888";
  LUT4 \col_RNIDKSJ[7]  (
	.A(col[7]),
	.B(col[8]),
	.C(GND),
	.D(GND),
	.Z(un10_validlt9_0)
);
defparam \col_RNIDKSJ[7] .INIT="0x1111";
  LUT4 \row_RNIP5H1[3]  (
	.A(row[3]),
	.B(row[4]),
	.C(GND),
	.D(GND),
	.Z(N_90_mux)
);
defparam \row_RNIP5H1[3] .INIT="0x2222";
  LUT4 \col_RNIO6P71[4]  (
	.A(col_Z[4]),
	.B(col[7]),
	.C(col[8]),
	.D(col[9]),
	.Z(m22_5)
);
defparam \col_RNIO6P71[4] .INIT="0x2000";
  LUT4 \col_RNI2GO71[1]  (
	.A(col_Z[0]),
	.B(col_Z[1]),
	.C(col_Z[2]),
	.D(col_Z[3]),
	.Z(m22_4)
);
defparam \col_RNI2GO71[1] .INIT="0x8000";
  LUT4 \row_RNIRK23[2]  (
	.A(row[2]),
	.B(row[6]),
	.C(row[7]),
	.D(row[8]),
	.Z(m10_4)
);
defparam \row_RNIRK23[2] .INIT="0x0002";
  LUT4 un1_write_addresslto19_a0_10_cZ (
	.A(write_address[4]),
	.B(write_address[5]),
	.C(write_address[13]),
	.D(write_address[15]),
	.Z(un1_write_addresslto19_a0_10)
);
defparam un1_write_addresslto19_a0_10_cZ.INIT="0x8000";
  LUT4 un1_write_addresslto19_a0_8_cZ (
	.A(write_address[0]),
	.B(write_address[1]),
	.C(write_address[10]),
	.D(write_address[11]),
	.Z(un1_write_addresslto19_a0_8)
);
defparam un1_write_addresslto19_a0_8_cZ.INIT="0x8000";
  LUT4 \row_RNI8R92[1]  (
	.A(row[1]),
	.B(row[5]),
	.C(row[7]),
	.D(GND),
	.Z(m37_4)
);
defparam \row_RNI8R92[1] .INIT="0x8080";
  LUT4 un3_spram_data_inlto6_4_cZ (
	.A(pixel_data[0]),
	.B(pixel_data[1]),
	.C(pixel_data[2]),
	.D(pixel_data[3]),
	.Z(un3_spram_data_inlto6_4)
);
defparam un3_spram_data_inlto6_4_cZ.INIT="0x0001";
  LUT4 \row_RNIUN23[5]  (
	.A(row[5]),
	.B(row[6]),
	.C(row[7]),
	.D(row[8]),
	.Z(un5_validlt9)
);
defparam \row_RNIUN23[5] .INIT="0x8000";
  LUT4 un2_spram_address (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0),
	.D(GND),
	.Z(un2_spram_address_1z)
);
defparam un2_spram_address.INIT="0x1010";
  LUT4 spram_data_in12 (
	.A(bit_count[0]),
	.B(bit_count[1]),
	.C(bit_count[2]),
	.D(bit_count[3]),
	.Z(spram_data_in12_1z)
);
defparam spram_data_in12.INIT="0x8000";
  LUT4 un1_fsm_state_3 (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0),
	.D(GND),
	.Z(un1_fsm_state_3_1z)
);
defparam un1_fsm_state_3.INIT="0x0606";
  LUT4 \col_RNISMQT[4]  (
	.A(col_Z[4]),
	.B(col_Z[5]),
	.C(col_Z[6]),
	.D(GND),
	.Z(N_27_0)
);
defparam \col_RNISMQT[4] .INIT="0x7E7E";
  LUT4 un1_write_addresslto19_0_0_cZ (
	.A(write_address[16]),
	.B(write_address[17]),
	.C(write_address[18]),
	.D(write_address[19]),
	.Z(un1_write_addresslto19_0_0)
);
defparam un1_write_addresslto19_0_0_cZ.INIT="0x001F";
  LUT4 \row_RNI33R3[1]  (
	.A(N_90_mux),
	.B(row[1]),
	.C(row[5]),
	.D(row[9]),
	.Z(m10_5)
);
defparam \row_RNI33R3[1] .INIT="0x0200";
  LUT4 \row_RNIBBR3[6]  (
	.A(N_90_mux),
	.B(row[6]),
	.C(row[8]),
	.D(row[9]),
	.Z(m37_5)
);
defparam \row_RNIBBR3[6] .INIT="0x0080";
  LUT4 un3_spram_data_inlto6 (
	.A(pixel_data[4]),
	.B(pixel_data[5]),
	.C(pixel_data[6]),
	.D(un3_spram_data_inlto6_4),
	.Z(un3_spram_data_inlt7_0)
);
defparam un3_spram_data_inlto6.INIT="0x0100";
  LUT4 un3_spram_address_0_0 (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0),
	.D(GND),
	.Z(un1_fsm_state27_0)
);
defparam un3_spram_address_0_0.INIT="0x1E1E";
  LUT4 un1_fsm_state30_1 (
	.A(N_155_1),
	.B(fsm_state_0),
	.C(pixel_valid),
	.D(prev_pixel_valid),
	.Z(un1_fsm_state30_1_0)
);
defparam un1_fsm_state30_1.INIT="0x0020";
  LUT4 bit_count_0_sqmuxa (
	.A(pixel_valid),
	.B(prev_pixel_valid),
	.C(spram_data_in12_1z),
	.D(GND),
	.Z(N_155_2)
);
defparam bit_count_0_sqmuxa.INIT="0x2020";
  LUT4 un1_fsm_state_2 (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0),
	.D(GND),
	.Z(un1_fsm_state_2_1z)
);
defparam un1_fsm_state_2.INIT="0x1212";
  LUT4 \col_RNIK0IO[0]  (
	.A(col_Z[0]),
	.B(un2_spram_address_1z),
	.C(write_address[0]),
	.D(GND),
	.Z(spram_address[0])
);
defparam \col_RNIK0IO[0] .INIT="0xB8B8";
  LUT4 \col_RNIM2IO[1]  (
	.A(col_Z[1]),
	.B(un2_spram_address_1z),
	.C(write_address[1]),
	.D(GND),
	.Z(spram_address[1])
);
defparam \col_RNIM2IO[1] .INIT="0xB8B8";
  LUT4 \col_RNIO4IO[2]  (
	.A(col_Z[2]),
	.B(un2_spram_address_1z),
	.C(write_address[2]),
	.D(GND),
	.Z(spram_address[2])
);
defparam \col_RNIO4IO[2] .INIT="0xB8B8";
  LUT4 \col_RNIQ6IO[3]  (
	.A(col_Z[3]),
	.B(un2_spram_address_1z),
	.C(write_address[3]),
	.D(GND),
	.Z(spram_address[3])
);
defparam \col_RNIQ6IO[3] .INIT="0xB8B8";
  LUT4 \col_RNIS8IO[4]  (
	.A(col_Z[4]),
	.B(un2_spram_address_1z),
	.C(write_address[4]),
	.D(GND),
	.Z(spram_address_0)
);
defparam \col_RNIS8IO[4] .INIT="0xB8B8";
  LUT4 \col_RNIUAIO[5]  (
	.A(col_Z[5]),
	.B(un2_spram_address_1z),
	.C(write_address[5]),
	.D(GND),
	.Z(spram_address_1)
);
defparam \col_RNIUAIO[5] .INIT="0xB8B8";
  LUT4 \col_RNI0DIO[6]  (
	.A(col_Z[6]),
	.B(un2_spram_address_1z),
	.C(write_address[6]),
	.D(GND),
	.Z(spram_address_2)
);
defparam \col_RNI0DIO[6] .INIT="0xB8B8";
  LUT4 \col_RNI37E33[5]  (
	.A(col_Z[5]),
	.B(col_Z[6]),
	.C(m22_4),
	.D(m22_5),
	.Z(col11)
);
defparam \col_RNI37E33[5] .INIT="0x1000";
  LUT4 \row_RNILGM11[9]  (
	.A(col[9]),
	.B(row[9]),
	.C(un5_validlt9),
	.D(un10_validlt9_0),
	.Z(valid)
);
defparam \row_RNILGM11[9] .INIT="0x0301";
  LUT4 write_address_0_sqmuxa (
	.A(N_155_1),
	.B(N_155_2),
	.C(fsm_state_0),
	.D(GND),
	.Z(write_address_0_sqmuxa_1z)
);
defparam write_address_0_sqmuxa.INIT="0x0808";
  LUT4 \col_RNI1NLR1[7]  (
	.A(N_27_0),
	.B(col[7]),
	.C(col[8]),
	.D(col[9]),
	.Z(VGA_HSYNC_c)
);
defparam \col_RNI1NLR1[7] .INIT="0x0800";
  LUT4 \row_RNI77M7[2]  (
	.A(row[0]),
	.B(row[2]),
	.C(m37_4),
	.D(m37_5),
	.Z(VGA_VSYNC_0_i)
);
defparam \row_RNI77M7[2] .INIT="0xDFFF";
  LUT4 m3_0_03_3 (
	.A(bit_count[0]),
	.B(bit_count[1]),
	.C(pixel_data[7]),
	.D(un3_spram_data_inlt7_0),
	.Z(m3_0_03)
);
defparam m3_0_03_3.INIT="0x0080";
  LUT4 m88 (
	.A(data_out0[1]),
	.B(data_out1[1]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_89)
);
defparam m88.INIT="0x3535";
  LUT4 m85 (
	.A(data_out0[5]),
	.B(data_out1[5]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_164)
);
defparam m85.INIT="0x3535";
  LUT4 m82 (
	.A(data_out0[6]),
	.B(data_out1[6]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_83_0)
);
defparam m82.INIT="0x3535";
  LUT4 m79 (
	.A(data_out0[9]),
	.B(data_out1[9]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_163)
);
defparam m79.INIT="0x3535";
  LUT4 m76 (
	.A(data_out0[13]),
	.B(data_out1[13]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_162)
);
defparam m76.INIT="0x3535";
  LUT4 m73 (
	.A(data_out0[14]),
	.B(data_out1[14]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_74)
);
defparam m73.INIT="0x3535";
  LUT4 \row_RNO[0]  (
	.A(row[0]),
	.B(m10_4),
	.C(m10_5),
	.D(GND),
	.Z(row_3[0])
);
defparam \row_RNO[0] .INIT="0x1515";
  LUT4 \spram_data_out_0[2]  (
	.A(data_out0[2]),
	.B(data_out1[2]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_43)
);
defparam \spram_data_out_0[2] .INIT="0xCACA";
  LUT4 \spram_data_out_0[3]  (
	.A(data_out0[3]),
	.B(data_out1[3]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_44)
);
defparam \spram_data_out_0[3] .INIT="0xCACA";
  LUT4 \spram_data_out_0[4]  (
	.A(data_out0[4]),
	.B(data_out1[4]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_45)
);
defparam \spram_data_out_0[4] .INIT="0xCACA";
  LUT4 \spram_data_out_0[7]  (
	.A(data_out0[7]),
	.B(data_out1[7]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_48)
);
defparam \spram_data_out_0[7] .INIT="0xCACA";
  LUT4 \spram_data_out_0[8]  (
	.A(data_out0[8]),
	.B(data_out1[8]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_49)
);
defparam \spram_data_out_0[8] .INIT="0xCACA";
  LUT4 \spram_data_out_0[15]  (
	.A(data_out0[15]),
	.B(data_out1[15]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_56)
);
defparam \spram_data_out_0[15] .INIT="0xCACA";
  LUT4 \spram_data_out_0[0]  (
	.A(data_out0[0]),
	.B(data_out1[0]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_93)
);
defparam \spram_data_out_0[0] .INIT="0xCACA";
  LUT4 \spram_data_out_0[12]  (
	.A(data_out0[12]),
	.B(data_out1[12]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_53)
);
defparam \spram_data_out_0[12] .INIT="0xCACA";
  LUT4 \spram_data_out_0[11]  (
	.A(data_out0[11]),
	.B(data_out1[11]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_52)
);
defparam \spram_data_out_0[11] .INIT="0xCACA";
  LUT4 \spram_data_out_0[10]  (
	.A(data_out0[10]),
	.B(data_out1[10]),
	.C(spram_address_14),
	.D(GND),
	.Z(N_51)
);
defparam \spram_data_out_0[10] .INIT="0xCACA";
  LUT4 m24 (
	.A(WR),
	.B(spram_address_14),
	.C(spram_address_15),
	.D(GND),
	.Z(WR1)
);
defparam m24.INIT="0x0808";
  LUT4 WR0 (
	.A(WR),
	.B(spram_address_14),
	.C(spram_address_15),
	.D(GND),
	.Z(WR0_1z)
);
defparam WR0.INIT="0x0202";
  LUT4 WR2 (
	.A(WR),
	.B(spram_address_14),
	.C(spram_address_15),
	.D(GND),
	.Z(WR2_1z)
);
defparam WR2.INIT="0x2020";
  LUT4 m2_0_03_2 (
	.A(bit_count[0]),
	.B(bit_count[1]),
	.C(pixel_data[7]),
	.D(un3_spram_data_inlt7_0),
	.Z(m2_0_03)
);
defparam m2_0_03_2.INIT="0x0040";
  LUT4 \row_RNI20A71[9]  (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0),
	.D(valid),
	.Z(un9_RGB)
);
defparam \row_RNI20A71[9] .INIT="0x0400";
  LUT4 m1_0_03_cZ (
	.A(bit_count[0]),
	.B(bit_count[1]),
	.C(pixel_data[7]),
	.D(un3_spram_data_inlt7_0),
	.Z(m1_0_03)
);
defparam m1_0_03_cZ.INIT="0x0020";
  LUT4 m0_0_03_cZ (
	.A(bit_count[0]),
	.B(bit_count[1]),
	.C(pixel_data[7]),
	.D(un3_spram_data_inlt7_0),
	.Z(m0_0_03)
);
defparam m0_0_03_cZ.INIT="0x0010";
  LUT4 m15_2_03_3 (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m3_0_03),
	.D(GND),
	.Z(m15_2_03_2)
);
defparam m15_2_03_3.INIT="0x8080";
  LUT4 m70 (
	.A(N_89),
	.B(data_out2[1]),
	.C(spram_address_15),
	.D(GND),
	.Z(N_71)
);
defparam m70.INIT="0xC5C5";
  LUT4 m67 (
	.A(N_164),
	.B(data_out2[5]),
	.C(spram_address_15),
	.D(GND),
	.Z(N_68)
);
defparam m67.INIT="0xC5C5";
  LUT4 m64 (
	.A(N_83_0),
	.B(data_out2[6]),
	.C(spram_address_15),
	.D(GND),
	.Z(N_65)
);
defparam m64.INIT="0xC5C5";
  LUT4 m61 (
	.A(N_163),
	.B(data_out2[9]),
	.C(spram_address_15),
	.D(GND),
	.Z(N_62)
);
defparam m61.INIT="0xC5C5";
  LUT4 m58 (
	.A(N_162),
	.B(data_out2[13]),
	.C(spram_address_15),
	.D(GND),
	.Z(N_59)
);
defparam m58.INIT="0xC5C5";
  LUT4 m55 (
	.A(N_74),
	.B(data_out2[14]),
	.C(spram_address_15),
	.D(GND),
	.Z(N_161)
);
defparam m55.INIT="0xC5C5";
  LUT4 \spram_data_out_cZ[2]  (
	.A(N_43),
	.B(data_out2[2]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[2])
);
defparam \spram_data_out_cZ[2] .INIT="0xCACA";
  LUT4 \spram_data_out_cZ[3]  (
	.A(N_44),
	.B(data_out2[3]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[3])
);
defparam \spram_data_out_cZ[3] .INIT="0xCACA";
  LUT4 \spram_data_out_cZ[4]  (
	.A(N_45),
	.B(data_out2[4]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[4])
);
defparam \spram_data_out_cZ[4] .INIT="0xCACA";
  LUT4 \spram_data_out_cZ[7]  (
	.A(N_48),
	.B(data_out2[7]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[7])
);
defparam \spram_data_out_cZ[7] .INIT="0xCACA";
  LUT4 \spram_data_out_cZ[8]  (
	.A(N_49),
	.B(data_out2[8]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[8])
);
defparam \spram_data_out_cZ[8] .INIT="0xCACA";
  LUT4 \spram_data_out_cZ[10]  (
	.A(N_51),
	.B(data_out2[10]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[10])
);
defparam \spram_data_out_cZ[10] .INIT="0xCACA";
  LUT4 \spram_data_out_cZ[11]  (
	.A(N_52),
	.B(data_out2[11]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[11])
);
defparam \spram_data_out_cZ[11] .INIT="0xCACA";
  LUT4 \spram_data_out_cZ[12]  (
	.A(N_53),
	.B(data_out2[12]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[12])
);
defparam \spram_data_out_cZ[12] .INIT="0xCACA";
  LUT4 \spram_data_out_cZ[15]  (
	.A(N_56),
	.B(data_out2[15]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[15])
);
defparam \spram_data_out_cZ[15] .INIT="0xCACA";
  LUT4 \spram_data_out_u[0]  (
	.A(N_93),
	.B(data_out2[0]),
	.C(spram_address_15),
	.D(GND),
	.Z(spram_data_out[0])
);
defparam \spram_data_out_u[0] .INIT="0xCACA";
  LUT4 \spram_data_in_2_0_i_cZ[11]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m3_0_03),
	.D(pixel_accum[11]),
	.Z(spram_data_in_2_0_i[11])
);
defparam \spram_data_in_2_0_i_cZ[11] .INIT="0xFF40";
  LUT4 \spram_data_in_2_0_i_cZ[7]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m3_0_03),
	.D(pixel_accum[7]),
	.Z(spram_data_in_2_0_i[7])
);
defparam \spram_data_in_2_0_i_cZ[7] .INIT="0xFF20";
  LUT4 \spram_data_in_2_0_i_cZ[3]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m3_0_03),
	.D(pixel_accum[3]),
	.Z(spram_data_in_2_0_i[3])
);
defparam \spram_data_in_2_0_i_cZ[3] .INIT="0xFF10";
  LUT4 \spram_data_in_2_0_i_cZ[14]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m2_0_03),
	.D(pixel_accum[14]),
	.Z(spram_data_in_2_0_i[14])
);
defparam \spram_data_in_2_0_i_cZ[14] .INIT="0xFF80";
  LUT4 \spram_data_in_2_0_i_cZ[13]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m1_0_03),
	.D(pixel_accum[13]),
	.Z(spram_data_in_2_0_i[13])
);
defparam \spram_data_in_2_0_i_cZ[13] .INIT="0xFF80";
  LUT4 \spram_data_in_2_0_i_cZ[12]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m0_0_03),
	.D(pixel_accum[12]),
	.Z(spram_data_in_2_0_i[12])
);
defparam \spram_data_in_2_0_i_cZ[12] .INIT="0xFF80";
  LUT4 \spram_data_in_2_0_i_cZ[10]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m2_0_03),
	.D(pixel_accum[10]),
	.Z(spram_data_in_2_0_i[10])
);
defparam \spram_data_in_2_0_i_cZ[10] .INIT="0xFF40";
  LUT4 \spram_data_in_2_0_i_cZ[9]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m1_0_03),
	.D(pixel_accum[9]),
	.Z(spram_data_in_2_0_i[9])
);
defparam \spram_data_in_2_0_i_cZ[9] .INIT="0xFF40";
  LUT4 \spram_data_in_2_0_i_cZ[8]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m0_0_03),
	.D(pixel_accum[8]),
	.Z(spram_data_in_2_0_i[8])
);
defparam \spram_data_in_2_0_i_cZ[8] .INIT="0xFF40";
  LUT4 \spram_data_in_2_0_i_cZ[6]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m2_0_03),
	.D(pixel_accum[6]),
	.Z(spram_data_in_2_0_i[6])
);
defparam \spram_data_in_2_0_i_cZ[6] .INIT="0xFF20";
  LUT4 \spram_data_in_2_0_i_cZ[5]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m1_0_03),
	.D(pixel_accum[5]),
	.Z(spram_data_in_2_0_i[5])
);
defparam \spram_data_in_2_0_i_cZ[5] .INIT="0xFF20";
  LUT4 \spram_data_in_2_0_i_cZ[4]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m0_0_03),
	.D(pixel_accum[4]),
	.Z(spram_data_in_2_0_i[4])
);
defparam \spram_data_in_2_0_i_cZ[4] .INIT="0xFF20";
  LUT4 \spram_data_in_2_0_i_cZ[2]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m2_0_03),
	.D(pixel_accum[2]),
	.Z(spram_data_in_2_0_i[2])
);
defparam \spram_data_in_2_0_i_cZ[2] .INIT="0xFF10";
  LUT4 \spram_data_in_2_0_i_cZ[1]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m1_0_03),
	.D(pixel_accum[1]),
	.Z(spram_data_in_2_0_i[1])
);
defparam \spram_data_in_2_0_i_cZ[1] .INIT="0xFF10";
  LUT4 \spram_data_in_2_0_i_cZ[0]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(m0_0_03),
	.D(pixel_accum[0]),
	.Z(spram_data_in_2_0_i[0])
);
defparam \spram_data_in_2_0_i_cZ[0] .INIT="0xFF10";
  LUT4 \row_RNII4TVR_0[9]  (
	.A(spram_data_out_pmux),
	.B(un2_spram_address_1z),
	.C(valid),
	.D(GND),
	.Z(RGB_c_0)
);
defparam \row_RNII4TVR_0[9] .INIT="0x8080";
  LUT4 \row_RNIK477T[9]  (
	.A(spram_data_out_pmux),
	.B(un2_spram_address_1z),
	.C(un9_RGB),
	.D(valid),
	.Z(RGB_c_2)
);
defparam \row_RNIK477T[9] .INIT="0xB8F0";
  LUT4 \row_RNII4TVR[9]  (
	.A(spram_data_out_pmux),
	.B(un2_spram_address_1z),
	.C(valid),
	.D(GND),
	.Z(RGB_c_4)
);
defparam \row_RNII4TVR[9] .INIT="0xB0B0";
// @38:18
  CCU2_B un3_row_1_cry_8_c_0 (
	.CIN(un3_row_1_cry_7),
	.A0(GND),
	.A1(row[9]),
	.B0(row[8]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_8_c_0_COUT),
	.S0(un3_row_1_cry_8_c_0_S0),
	.S1(N_224)
);
defparam un3_row_1_cry_8_c_0.INIT0="0x9966";
defparam un3_row_1_cry_8_c_0.INIT1="0x55AA";
// @38:18
  CCU2_B un3_row_1_cry_6_c_0 (
	.CIN(un3_row_1_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(row[6]),
	.B1(row[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_7),
	.S0(un3_row_1_cry_6_c_0_S0),
	.S1(un3_row_1_cry_6_c_0_S1)
);
defparam un3_row_1_cry_6_c_0.INIT0="0x9966";
defparam un3_row_1_cry_6_c_0.INIT1="0x9966";
// @38:18
  CCU2_B un3_row_1_cry_4_c_0 (
	.CIN(un3_row_1_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(row[4]),
	.B1(row[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_5),
	.S0(un3_row_1_cry_4_c_0_S0),
	.S1(un3_row_1_cry_4_c_0_S1)
);
defparam un3_row_1_cry_4_c_0.INIT0="0x9966";
defparam un3_row_1_cry_4_c_0.INIT1="0x9966";
// @38:18
  CCU2_B un3_row_1_cry_2_c_0 (
	.CIN(un3_row_1_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(row[2]),
	.B1(row[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_3),
	.S0(N_217),
	.S1(N_218)
);
defparam un3_row_1_cry_2_c_0.INIT0="0x9966";
defparam un3_row_1_cry_2_c_0.INIT1="0x9966";
// @38:18
  CCU2_B un3_row_1_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(row[0]),
	.B1(row[1]),
	.C0(row[0]),
	.C1(GND),
	.COUT(un3_row_1_cry_1),
	.S0(N_1),
	.S1(un3_row_1_cry_1_c_0_S1)
);
defparam un3_row_1_cry_1_c_0.INIT0="0xC33C";
defparam un3_row_1_cry_1_c_0.INIT1="0x9966";
// @38:22
  CCU2_B un2_col_cry_8_c_0 (
	.CIN(un2_col_cry_7),
	.A0(col11),
	.A1(col[9]),
	.B0(col[8]),
	.B1(GND),
	.C0(GND),
	.C1(col11),
	.COUT(un2_col_cry_8_c_0_COUT),
	.S0(col_3[8]),
	.S1(col_3[9])
);
defparam un2_col_cry_8_c_0.INIT0="0x1144";
defparam un2_col_cry_8_c_0.INIT1="0x050A";
// @38:22
  CCU2_B un2_col_cry_6_c_0 (
	.CIN(un2_col_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(col_Z[6]),
	.B1(col[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_7),
	.S0(un2_col_cry_6_c_0_S0),
	.S1(un2_col_cry_6_c_0_S1)
);
defparam un2_col_cry_6_c_0.INIT0="0x9966";
defparam un2_col_cry_6_c_0.INIT1="0x9966";
// @38:22
  CCU2_B un2_col_cry_4_c_0 (
	.CIN(un2_col_cry_3),
	.A0(GND),
	.A1(col11),
	.B0(col_Z[4]),
	.B1(col_Z[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_5),
	.S0(un2_col_cry_4_c_0_S0),
	.S1(col_3[5])
);
defparam un2_col_cry_4_c_0.INIT0="0x9966";
defparam un2_col_cry_4_c_0.INIT1="0x1144";
// @38:22
  CCU2_B un2_col_cry_2_c_0 (
	.CIN(un2_col_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(col_Z[2]),
	.B1(col_Z[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_3),
	.S0(un2_col_cry_2_c_0_S0),
	.S1(un2_col_cry_2_c_0_S1)
);
defparam un2_col_cry_2_c_0.INIT0="0x9966";
defparam un2_col_cry_2_c_0.INIT1="0x9966";
// @38:22
  CCU2_B un2_col_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(col_Z[0]),
	.B1(col_Z[1]),
	.C0(col_Z[0]),
	.C1(GND),
	.COUT(un2_col_cry_1),
	.S0(N_2),
	.S1(un2_col_cry_1_c_0_S1)
);
defparam un2_col_cry_1_c_0.INIT0="0xC33C";
defparam un2_col_cry_1_c_0.INIT1="0x9966";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* vga */

module top (
  clk_12MHz,
  start,
  CAMERA_VSYNC_IN,
  CAMERA_HREF_IN,
  CAMERA_DATA_IN,
  CAMERA_PCLOCK,
  debug_state,
  RGB,
  VGA_HSYNC,
  VGA_VSYNC,
  clk_25MHz
)
;

/*  Synopsys
.origName=top
.langParams="CLK_FREQ VGA_WIDTH VGA_HEIGHT"
CLK_FREQ=25000000
VGA_WIDTH=640
VGA_HEIGHT=480
 */
input clk_12MHz ;
input start ;
input CAMERA_VSYNC_IN ;
input CAMERA_HREF_IN ;
input [7:0] CAMERA_DATA_IN ;
input CAMERA_PCLOCK ;
output [1:0] debug_state ;
output [5:0] RGB ;
output VGA_HSYNC ;
output VGA_VSYNC ;
output clk_25MHz ;
wire clk_12MHz ;
wire start ;
wire CAMERA_VSYNC_IN ;
wire CAMERA_HREF_IN ;
wire CAMERA_PCLOCK ;
wire VGA_HSYNC ;
wire VGA_VSYNC ;
wire clk_25MHz ;
wire [7:0] pixel_data;
wire [9:0] row;
wire [9:7] col;
wire [19:4] spram_address;
wire [15:0] spram_data_in;
wire [15:0] data_out0;
wire [15:0] data_out1;
wire [15:0] data_out2;
wire [2:2] fsm_state;
wire [3:0] bit_count;
wire [19:0] write_address;
wire [14:0] pixel_accum;
wire [1:1] fsm_state_cnst;
wire [0:0] fsm_state_e_1_0;
wire [1:0] un1_read_address;
wire [31:13] un1_read_address_NC;
wire [7:0] CAMERA_DATA_IN_c;
wire [1:0] debug_state_c;
wire [5:1] RGB_c;
wire [3:0] bit_count_RNO;
wire [19:19] write_address_RNO_S0;
wire [14:0] spram_data_in_2_0_i;
wire [0:0] fsm_state_e_1;
wire [9:7] \carry_pack.read_address ;
wire un1_fsm_state_2 ;
wire un1_fsm_state_3 ;
wire O2 ;
wire O3 ;
wire O4 ;
wire O5 ;
wire O6 ;
wire O7 ;
wire O8 ;
wire O9 ;
wire O10 ;
wire O11 ;
wire O12 ;
wire VCC ;
wire pixel_valid ;
wire WR0 ;
wire GND ;
wire WR1 ;
wire WR2 ;
wire prev_pixel_valid ;
wire fsm_state6 ;
wire start_prev ;
wire prev_pixel_valid_3 ;
wire write_address_0_sqmuxa ;
wire WR ;
wire fsm_state_1_sqmuxa_1 ;
wire un1_fsm_state27_2_0 ;
wire un1_fsm_state27_0 ;
wire un1_fsm_state30_1_0 ;
wire spram_data_in12 ;
wire un2_spram_address ;
wire un1_write_address ;
wire N_155_1 ;
wire N_155_2 ;
wire CO ;
wire ACCUMCO ;
wire SIGNEXTOUT ;
wire clk_12MHz_c ;
wire start_c ;
wire CAMERA_VSYNC_IN_c ;
wire CAMERA_HREF_IN_c ;
wire CAMERA_PCLOCK_c ;
wire VGA_HSYNC_c ;
wire clk_25MHz_c ;
wire m15_2_03_2 ;
wire pixel_accum_30 ;
wire un1_write_address_1_cry_0_c_0_S1 ;
wire un1_write_address_1_cry_1_c_0_S0 ;
wire un1_write_address_1_cry_1_c_0_S1 ;
wire un1_write_address_1_cry_3_c_0_S0 ;
wire un1_write_address_1_cry_3_c_0_S1 ;
wire un1_write_address_1_cry_5_c_0_S0 ;
wire un1_write_address_1_cry_5_c_0_S1 ;
wire un1_write_address_1_cry_7_c_0_S0 ;
wire un1_write_address_1_cry_7_c_0_S1 ;
wire un1_write_address_1_cry_9_c_0_S0 ;
wire un1_write_address_1_cry_9_c_0_S1 ;
wire un1_write_address_1_cry_11_c_0_S0 ;
wire un1_write_address_1_cry_11_c_0_S1 ;
wire un1_write_address_1_cry_13_c_0_S0 ;
wire un1_write_address_1_cry_13_c_0_S1 ;
wire un1_write_address_1_cry_15_c_0_S0 ;
wire un1_write_address_1_cry_15_c_0_S1 ;
wire un1_write_address_1_cry_17_c_0_S0 ;
wire un1_write_address_1_cry_17_c_0_S1 ;
wire VGA_VSYNC_0_i ;
wire fsm_state_1_sqmuxa_1_i ;
wire \vga_inst.un1_write_addresslto19_a0_12  ;
wire \vga_inst.un1_write_addresslto19_0_1  ;
wire prev_pixel_valid_0 ;
wire WR_0 ;
wire fsm_state_scalar ;
wire fsm_state_0 ;
wire m3_N_2L1 ;
wire m3_N_3L3 ;
wire m3_N_4L5 ;
wire \fsm_state_cnst_1_0_.m3_N_7L11_1  ;
wire m3_N_6L9 ;
wire \fsm_state_cnst_1_0_.m3_1  ;
wire un1_bit_count_axbxc3_1 ;
wire \carry_pack.un1_write_address_1_cry_0  ;
wire \carry_pack.un1_write_address_1_cry_2  ;
wire \carry_pack.un1_write_address_1_cry_4  ;
wire \carry_pack.un1_write_address_1_cry_6  ;
wire \carry_pack.un1_write_address_1_cry_8  ;
wire \carry_pack.un1_write_address_1_cry_10  ;
wire \carry_pack.un1_write_address_1_cry_12  ;
wire \carry_pack.un1_write_address_1_cry_14  ;
wire \carry_pack.un1_write_address_1_cry_16  ;
wire \carry_pack.un1_write_address_1_cry_18  ;
wire \carry_pack.read_address_cry_7  ;
wire \carry_pack.read_address_cry_9  ;
wire \carry_pack.read_address_cry_11  ;
wire \carry_pack.read_address_cry_13  ;
wire \carry_pack.read_address_cry_15  ;
wire \carry_pack.read_address_cry_17  ;
wire \carry_pack.un2_spram_address_i  ;
wire read_address_cry_18_c_0_COUT ;
wire un1_fsm_state30_1_0_0 ;
wire N_652 ;
wire N_653 ;
wire N_654 ;
wire N_655 ;
wire N_656 ;
wire N_657 ;
wire N_658 ;
wire N_659 ;
wire N_660 ;
wire N_661 ;
wire N_662 ;
wire N_663 ;
wire N_664 ;
wire N_665 ;
wire N_666 ;
wire N_667 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
  INV un2_spram_address_sbtinv (
	.Z(\carry_pack.un2_spram_address_i ),
	.A(un2_spram_address)
);
// @37:186
  FD1P3DZ \bit_count_Z[3]  (
	.Q(bit_count[3]),
	.D(bit_count_RNO[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:186
  FD1P3DZ \bit_count_Z[2]  (
	.Q(bit_count[2]),
	.D(bit_count_RNO[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:186
  FD1P3DZ \bit_count_Z[1]  (
	.Q(bit_count[1]),
	.D(bit_count_RNO[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:186
  FD1P3DZ \bit_count_Z[0]  (
	.Q(bit_count[0]),
	.D(bit_count_RNO[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[19]  (
	.Q(write_address[19]),
	.D(write_address_RNO_S0[19]),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[18]  (
	.Q(write_address[18]),
	.D(un1_write_address_1_cry_17_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[17]  (
	.Q(write_address[17]),
	.D(un1_write_address_1_cry_17_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[16]  (
	.Q(write_address[16]),
	.D(un1_write_address_1_cry_15_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[15]  (
	.Q(write_address[15]),
	.D(un1_write_address_1_cry_15_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[14]  (
	.Q(write_address[14]),
	.D(un1_write_address_1_cry_13_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[13]  (
	.Q(write_address[13]),
	.D(un1_write_address_1_cry_13_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[12]  (
	.Q(write_address[12]),
	.D(un1_write_address_1_cry_11_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[11]  (
	.Q(write_address[11]),
	.D(un1_write_address_1_cry_11_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[10]  (
	.Q(write_address[10]),
	.D(un1_write_address_1_cry_9_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[9]  (
	.Q(write_address[9]),
	.D(un1_write_address_1_cry_9_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[8]  (
	.Q(write_address[8]),
	.D(un1_write_address_1_cry_7_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[7]  (
	.Q(write_address[7]),
	.D(un1_write_address_1_cry_7_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[6]  (
	.Q(write_address[6]),
	.D(un1_write_address_1_cry_5_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[5]  (
	.Q(write_address[5]),
	.D(un1_write_address_1_cry_5_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[4]  (
	.Q(write_address[4]),
	.D(un1_write_address_1_cry_3_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[3]  (
	.Q(write_address[3]),
	.D(un1_write_address_1_cry_3_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[2]  (
	.Q(write_address[2]),
	.D(un1_write_address_1_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[1]  (
	.Q(write_address[1]),
	.D(un1_write_address_1_cry_1_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \write_address_Z[0]  (
	.Q(write_address[0]),
	.D(un1_write_address_1_cry_0_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_3),
	.SP(VCC)
);
// @37:186
  FD1P3DZ prev_pixel_valid_Z (
	.Q(prev_pixel_valid),
	.D(prev_pixel_valid_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:186
  FD1P3DZ WR_Z (
	.Q(WR),
	.D(WR_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[15]  (
	.Q(spram_data_in[15]),
	.D(m15_2_03_2),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[14]  (
	.Q(spram_data_in[14]),
	.D(spram_data_in_2_0_i[14]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[13]  (
	.Q(spram_data_in[13]),
	.D(spram_data_in_2_0_i[13]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[12]  (
	.Q(spram_data_in[12]),
	.D(spram_data_in_2_0_i[12]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[11]  (
	.Q(spram_data_in[11]),
	.D(spram_data_in_2_0_i[11]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[10]  (
	.Q(spram_data_in[10]),
	.D(spram_data_in_2_0_i[10]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[9]  (
	.Q(spram_data_in[9]),
	.D(spram_data_in_2_0_i[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[8]  (
	.Q(spram_data_in[8]),
	.D(spram_data_in_2_0_i[8]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[7]  (
	.Q(spram_data_in[7]),
	.D(spram_data_in_2_0_i[7]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[6]  (
	.Q(spram_data_in[6]),
	.D(spram_data_in_2_0_i[6]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[5]  (
	.Q(spram_data_in[5]),
	.D(spram_data_in_2_0_i[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[4]  (
	.Q(spram_data_in[4]),
	.D(spram_data_in_2_0_i[4]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[3]  (
	.Q(spram_data_in[3]),
	.D(spram_data_in_2_0_i[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[2]  (
	.Q(spram_data_in[2]),
	.D(spram_data_in_2_0_i[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[1]  (
	.Q(spram_data_in[1]),
	.D(spram_data_in_2_0_i[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \spram_data_in_Z[0]  (
	.Q(spram_data_in[0]),
	.D(spram_data_in_2_0_i[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(write_address_0_sqmuxa)
);
// @37:186
  FD1P3DZ \fsm_state_Z[2]  (
	.Q(fsm_state[2]),
	.D(fsm_state_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:186
  FD1P3DZ \fsm_state[1]  (
	.Q(debug_state_c[1]),
	.D(fsm_state_cnst[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(fsm_state_1_sqmuxa_1_i)
);
// @37:186
  FD1P3DZ \fsm_state[0]  (
	.Q(debug_state_c[0]),
	.D(fsm_state_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[14]  (
	.Q(pixel_accum[14]),
	.D(spram_data_in_2_0_i[14]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[13]  (
	.Q(pixel_accum[13]),
	.D(spram_data_in_2_0_i[13]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[12]  (
	.Q(pixel_accum[12]),
	.D(spram_data_in_2_0_i[12]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[11]  (
	.Q(pixel_accum[11]),
	.D(spram_data_in_2_0_i[11]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[10]  (
	.Q(pixel_accum[10]),
	.D(spram_data_in_2_0_i[10]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[9]  (
	.Q(pixel_accum[9]),
	.D(spram_data_in_2_0_i[9]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[8]  (
	.Q(pixel_accum[8]),
	.D(spram_data_in_2_0_i[8]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[7]  (
	.Q(pixel_accum[7]),
	.D(spram_data_in_2_0_i[7]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[6]  (
	.Q(pixel_accum[6]),
	.D(spram_data_in_2_0_i[6]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[5]  (
	.Q(pixel_accum[5]),
	.D(spram_data_in_2_0_i[5]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[4]  (
	.Q(pixel_accum[4]),
	.D(spram_data_in_2_0_i[4]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[3]  (
	.Q(pixel_accum[3]),
	.D(spram_data_in_2_0_i[3]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[2]  (
	.Q(pixel_accum[2]),
	.D(spram_data_in_2_0_i[2]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[1]  (
	.Q(pixel_accum[1]),
	.D(spram_data_in_2_0_i[1]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3IZ \pixel_accum_esr[0]  (
	.Q(pixel_accum[0]),
	.D(spram_data_in_2_0_i[0]),
	.CK(clk_25MHz_c),
	.CD(pixel_accum_30),
	.SP(un1_fsm_state30_1_0_0)
);
// @37:186
  FD1P3DZ start_prev_e_0 (
	.Q(start_prev),
	.D(start_c),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_fsm_state_2)
);
  LUT4 \fsm_state_RNO_0[0]  (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state6),
	.D(fsm_state[2]),
	.Z(fsm_state_e_1[0])
);
defparam \fsm_state_RNO_0[0] .INIT="0x3331";
  LUT4 \bit_count_RNO_cZ[3]  (
	.A(bit_count[2]),
	.B(bit_count[3]),
	.C(un1_bit_count_axbxc3_1),
	.D(un1_fsm_state30_1_0),
	.Z(bit_count_RNO[3])
);
defparam \bit_count_RNO_cZ[3] .INIT="0xC6CC";
  LUT4 \bit_count_RNO_0[3]  (
	.A(bit_count[0]),
	.B(bit_count[1]),
	.C(GND),
	.D(GND),
	.Z(un1_bit_count_axbxc3_1)
);
defparam \bit_count_RNO_0[3] .INIT="0x7777";
  LUT4 \fsm_state_cnst_1_0_.m3_N_2L1  (
	.A(write_address[0]),
	.B(write_address[1]),
	.C(write_address[10]),
	.D(write_address[11]),
	.Z(m3_N_2L1)
);
defparam \fsm_state_cnst_1_0_.m3_N_2L1 .INIT="0x7FFF";
  LUT4 \fsm_state_cnst_1_0_.m3_N_3L3  (
	.A(write_address[16]),
	.B(write_address[17]),
	.C(GND),
	.D(GND),
	.Z(m3_N_3L3)
);
defparam \fsm_state_cnst_1_0_.m3_N_3L3 .INIT="0x1111";
  LUT4 \fsm_state_cnst_1_0_.m3_N_4L5  (
	.A(write_address[2]),
	.B(write_address[3]),
	.C(GND),
	.D(GND),
	.Z(m3_N_4L5)
);
defparam \fsm_state_cnst_1_0_.m3_N_4L5 .INIT="0x7777";
  LUT4 \fsm_state_cnst_1_0_.m3_N_5L7  (
	.A(\vga_inst.un1_write_addresslto19_0_1 ),
	.B(write_address[19]),
	.C(GND),
	.D(GND),
	.Z(\fsm_state_cnst_1_0_.m3_N_7L11_1 )
);
defparam \fsm_state_cnst_1_0_.m3_N_5L7 .INIT="0x2222";
  LUT4 \fsm_state_cnst_1_0_.m3_N_6L9  (
	.A(m3_N_2L1),
	.B(m3_N_3L3),
	.C(m3_N_4L5),
	.D(\vga_inst.un1_write_addresslto19_a0_12 ),
	.Z(m3_N_6L9)
);
defparam \fsm_state_cnst_1_0_.m3_N_6L9 .INIT="0x3733";
  LUT4 \fsm_state_cnst_1_0_.m3_N_7L11  (
	.A(CAMERA_VSYNC_IN_c),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(\fsm_state_cnst_1_0_.m3_N_7L11_1 ),
	.Z(\fsm_state_cnst_1_0_.m3_1 )
);
defparam \fsm_state_cnst_1_0_.m3_N_7L11 .INIT="0x1CDC";
  LUT4 \fsm_state_cnst_1_0_.m3  (
	.A(debug_state_c[0]),
	.B(\fsm_state_cnst_1_0_.m3_1 ),
	.C(m3_N_6L9),
	.D(write_address[18]),
	.Z(fsm_state_e_1_0[0])
);
defparam \fsm_state_cnst_1_0_.m3 .INIT="0xECCC";
  LUT4 \fsm_state_RNO[0]  (
	.A(fsm_state[2]),
	.B(fsm_state_1_sqmuxa_1),
	.C(fsm_state_e_1[0]),
	.D(fsm_state_e_1_0[0]),
	.Z(fsm_state_0)
);
defparam \fsm_state_RNO[0] .INIT="0x2E1F";
  LUT4 start_prev_e_0_RNIG5DE (
	.A(start_c),
	.B(start_prev),
	.C(GND),
	.D(GND),
	.Z(fsm_state6)
);
defparam start_prev_e_0_RNIG5DE.INIT="0x4444";
  LUT4 prev_pixel_valid_RNO (
	.A(debug_state_c[0]),
	.B(fsm_state[2]),
	.C(prev_pixel_valid),
	.D(prev_pixel_valid_3),
	.Z(prev_pixel_valid_0)
);
defparam prev_pixel_valid_RNO.INIT="0xF2D0";
  LUT4 \bit_count_RNO_cZ[0]  (
	.A(bit_count[0]),
	.B(un1_fsm_state30_1_0),
	.C(GND),
	.D(GND),
	.Z(bit_count_RNO[0])
);
defparam \bit_count_RNO_cZ[0] .INIT="0x6666";
  LUT4 pixel_accum_30_cZ (
	.A(spram_data_in12),
	.B(un1_fsm_state30_1_0),
	.C(GND),
	.D(GND),
	.Z(pixel_accum_30)
);
defparam pixel_accum_30_cZ.INIT="0x8888";
  LUT4 \fsm_state_RNITK0K[1]  (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state6),
	.D(fsm_state[2]),
	.Z(fsm_state_1_sqmuxa_1)
);
defparam \fsm_state_RNITK0K[1] .INIT="0x0102";
  LUT4 \bit_count_RNO_cZ[1]  (
	.A(bit_count[0]),
	.B(bit_count[1]),
	.C(un1_fsm_state30_1_0),
	.D(GND),
	.Z(bit_count_RNO[1])
);
defparam \bit_count_RNO_cZ[1] .INIT="0x6C6C";
  LUT4 \fsm_state_RNO[1]  (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state6),
	.D(fsm_state[2]),
	.Z(fsm_state_1_sqmuxa_1_i)
);
defparam \fsm_state_RNO[1] .INIT="0xFEFD";
  LUT4 WR_RNO (
	.A(N_155_1),
	.B(N_155_2),
	.C(WR),
	.D(un1_fsm_state27_0),
	.Z(WR_0)
);
defparam WR_RNO.INIT="0x88F0";
  LUT4 \bit_count_RNO_cZ[2]  (
	.A(bit_count[0]),
	.B(bit_count[1]),
	.C(bit_count[2]),
	.D(un1_fsm_state30_1_0),
	.Z(bit_count_RNO[2])
);
defparam \bit_count_RNO_cZ[2] .INIT="0x78F0";
  LUT4 \fsm_state_RNO[2]  (
	.A(N_155_1),
	.B(fsm_state[2]),
	.C(fsm_state_1_sqmuxa_1),
	.D(un1_write_address),
	.Z(fsm_state_scalar)
);
defparam \fsm_state_RNO[2] .INIT="0xC0C2";
  LUT4 \fsm_state_cnst_1_0_.m8  (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state[2]),
	.D(un1_write_address),
	.Z(fsm_state_cnst[1])
);
defparam \fsm_state_cnst_1_0_.m8 .INIT="0x1E16";
  LUT4 \pixel_accum_esr_ctle[14]  (
	.A(GND),
	.B(un1_fsm_state30_1_0),
	.C(pixel_accum_30),
	.D(GND),
	.Z(un1_fsm_state30_1_0_0)
);
defparam \pixel_accum_esr_ctle[14] .INIT="0xFCFC";
// @37:8
  IB clk_12MHz_ibuf (
	.I(clk_12MHz),
	.O(clk_12MHz_c)
);
// @37:9
  IB start_ibuf (
	.I(start),
	.O(start_c)
);
// @37:12
  IB CAMERA_VSYNC_IN_ibuf (
	.I(CAMERA_VSYNC_IN),
	.O(CAMERA_VSYNC_IN_c)
);
// @37:13
  IB CAMERA_HREF_IN_ibuf (
	.I(CAMERA_HREF_IN),
	.O(CAMERA_HREF_IN_c)
);
// @37:14
  IB \CAMERA_DATA_IN_ibuf[0]  (
	.I(CAMERA_DATA_IN[0]),
	.O(CAMERA_DATA_IN_c[0])
);
// @37:14
  IB \CAMERA_DATA_IN_ibuf[1]  (
	.I(CAMERA_DATA_IN[1]),
	.O(CAMERA_DATA_IN_c[1])
);
// @37:14
  IB \CAMERA_DATA_IN_ibuf[2]  (
	.I(CAMERA_DATA_IN[2]),
	.O(CAMERA_DATA_IN_c[2])
);
// @37:14
  IB \CAMERA_DATA_IN_ibuf[3]  (
	.I(CAMERA_DATA_IN[3]),
	.O(CAMERA_DATA_IN_c[3])
);
// @37:14
  IB \CAMERA_DATA_IN_ibuf[4]  (
	.I(CAMERA_DATA_IN[4]),
	.O(CAMERA_DATA_IN_c[4])
);
// @37:14
  IB \CAMERA_DATA_IN_ibuf[5]  (
	.I(CAMERA_DATA_IN[5]),
	.O(CAMERA_DATA_IN_c[5])
);
// @37:14
  IB \CAMERA_DATA_IN_ibuf[6]  (
	.I(CAMERA_DATA_IN[6]),
	.O(CAMERA_DATA_IN_c[6])
);
// @37:14
  IB \CAMERA_DATA_IN_ibuf[7]  (
	.I(CAMERA_DATA_IN[7]),
	.O(CAMERA_DATA_IN_c[7])
);
// @37:15
  IB CAMERA_PCLOCK_ibuf (
	.I(CAMERA_PCLOCK),
	.O(CAMERA_PCLOCK_c)
);
// @37:17
  OB \debug_state_obuf[0]  (
	.I(debug_state_c[0]),
	.O(debug_state[0])
);
// @37:17
  OB \debug_state_obuf[1]  (
	.I(debug_state_c[1]),
	.O(debug_state[1])
);
// @37:20
  OB \RGB_obuf[0]  (
	.I(RGB_c[1]),
	.O(RGB[0])
);
// @37:20
  OB \RGB_obuf[1]  (
	.I(RGB_c[1]),
	.O(RGB[1])
);
// @37:20
  OB \RGB_obuf[2]  (
	.I(RGB_c[3]),
	.O(RGB[2])
);
// @37:20
  OB \RGB_obuf[3]  (
	.I(RGB_c[3]),
	.O(RGB[3])
);
// @37:20
  OB \RGB_obuf[4]  (
	.I(RGB_c[5]),
	.O(RGB[4])
);
// @37:20
  OB \RGB_obuf[5]  (
	.I(RGB_c[5]),
	.O(RGB[5])
);
// @37:21
  OB VGA_HSYNC_obuf (
	.I(VGA_HSYNC_c),
	.O(VGA_HSYNC)
);
// @37:22
  OB VGA_VSYNC_obuf (
	.I(VGA_VSYNC_0_i),
	.O(VGA_VSYNC)
);
// @37:23
  OB clk_25MHz_obuf (
	.I(clk_25MHz_c),
	.O(clk_25MHz)
);
// @37:106
  CCU2_B read_address_cry_18_c_0 (
	.CIN(\carry_pack.read_address_cry_17 ),
	.A0(write_address[18]),
	.A1(O12),
	.B0(O11),
	.B1(write_address[19]),
	.C0(\carry_pack.un2_spram_address_i ),
	.C1(un2_spram_address),
	.COUT(read_address_cry_18_c_0_COUT),
	.S0(spram_address[18]),
	.S1(spram_address[19])
);
defparam read_address_cry_18_c_0.INIT0="0xA3AC";
defparam read_address_cry_18_c_0.INIT1="0x5CAC";
// @37:106
  CCU2_B read_address_cry_16_c_0 (
	.CIN(\carry_pack.read_address_cry_15 ),
	.A0(write_address[16]),
	.A1(write_address[17]),
	.B0(O9),
	.B1(O10),
	.C0(\carry_pack.un2_spram_address_i ),
	.C1(\carry_pack.un2_spram_address_i ),
	.COUT(\carry_pack.read_address_cry_17 ),
	.S0(spram_address[16]),
	.S1(spram_address[17])
);
defparam read_address_cry_16_c_0.INIT0="0xA3AC";
defparam read_address_cry_16_c_0.INIT1="0xA3AC";
// @37:106
  CCU2_B read_address_cry_14_c_0 (
	.CIN(\carry_pack.read_address_cry_13 ),
	.A0(write_address[14]),
	.A1(write_address[15]),
	.B0(O7),
	.B1(O8),
	.C0(\carry_pack.un2_spram_address_i ),
	.C1(\carry_pack.un2_spram_address_i ),
	.COUT(\carry_pack.read_address_cry_15 ),
	.S0(spram_address[14]),
	.S1(spram_address[15])
);
defparam read_address_cry_14_c_0.INIT0="0xA3AC";
defparam read_address_cry_14_c_0.INIT1="0xA3AC";
// @37:106
  CCU2_B read_address_cry_12_c_0 (
	.CIN(\carry_pack.read_address_cry_11 ),
	.A0(write_address[12]),
	.A1(write_address[13]),
	.B0(O5),
	.B1(O6),
	.C0(\carry_pack.un2_spram_address_i ),
	.C1(\carry_pack.un2_spram_address_i ),
	.COUT(\carry_pack.read_address_cry_13 ),
	.S0(spram_address[12]),
	.S1(spram_address[13])
);
defparam read_address_cry_12_c_0.INIT0="0xA3AC";
defparam read_address_cry_12_c_0.INIT1="0xA3AC";
// @37:106
  CCU2_B read_address_cry_10_c_0 (
	.CIN(\carry_pack.read_address_cry_9 ),
	.A0(write_address[10]),
	.A1(write_address[11]),
	.B0(O3),
	.B1(O4),
	.C0(\carry_pack.un2_spram_address_i ),
	.C1(\carry_pack.un2_spram_address_i ),
	.COUT(\carry_pack.read_address_cry_11 ),
	.S0(spram_address[10]),
	.S1(spram_address[11])
);
defparam read_address_cry_10_c_0.INIT0="0xA3AC";
defparam read_address_cry_10_c_0.INIT1="0xA3AC";
// @37:106
  CCU2_B read_address_cry_8_c_0 (
	.CIN(\carry_pack.read_address_cry_7 ),
	.A0(GND),
	.A1(GND),
	.B0(col[8]),
	.B1(col[9]),
	.C0(row[1]),
	.C1(O2),
	.COUT(\carry_pack.read_address_cry_9 ),
	.S0(\carry_pack.read_address [8]),
	.S1(\carry_pack.read_address [9])
);
defparam read_address_cry_8_c_0.INIT0="0xC33C";
defparam read_address_cry_8_c_0.INIT1="0xC33C";
// @37:106
  CCU2_B read_address_cry_7_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(col[7]),
	.C0(GND),
	.C1(row[0]),
	.COUT(\carry_pack.read_address_cry_7 ),
	.S0(N_1),
	.S1(\carry_pack.read_address [7])
);
defparam read_address_cry_7_c_0.INIT0="0xC33C";
defparam read_address_cry_7_c_0.INIT1="0xC33C";
  CCU2_B \write_address_RNO[19]  (
	.CIN(\carry_pack.un1_write_address_1_cry_18 ),
	.A0(write_address[19]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_2),
	.S0(write_address_RNO_S0[19]),
	.S1(N_3)
);
defparam \write_address_RNO[19] .INIT0="0x55AA";
defparam \write_address_RNO[19] .INIT1="0xC33C";
// @37:231
  CCU2_B un1_write_address_1_cry_17_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_16 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[17]),
	.B1(write_address[18]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_18 ),
	.S0(un1_write_address_1_cry_17_c_0_S0),
	.S1(un1_write_address_1_cry_17_c_0_S1)
);
defparam un1_write_address_1_cry_17_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_17_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_15_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_14 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[15]),
	.B1(write_address[16]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_16 ),
	.S0(un1_write_address_1_cry_15_c_0_S0),
	.S1(un1_write_address_1_cry_15_c_0_S1)
);
defparam un1_write_address_1_cry_15_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_15_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_13_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_12 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[13]),
	.B1(write_address[14]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_14 ),
	.S0(un1_write_address_1_cry_13_c_0_S0),
	.S1(un1_write_address_1_cry_13_c_0_S1)
);
defparam un1_write_address_1_cry_13_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_13_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_11_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_10 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[11]),
	.B1(write_address[12]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_12 ),
	.S0(un1_write_address_1_cry_11_c_0_S0),
	.S1(un1_write_address_1_cry_11_c_0_S1)
);
defparam un1_write_address_1_cry_11_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_11_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_9_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_8 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[9]),
	.B1(write_address[10]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_10 ),
	.S0(un1_write_address_1_cry_9_c_0_S0),
	.S1(un1_write_address_1_cry_9_c_0_S1)
);
defparam un1_write_address_1_cry_9_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_9_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_7_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_6 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[7]),
	.B1(write_address[8]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_8 ),
	.S0(un1_write_address_1_cry_7_c_0_S0),
	.S1(un1_write_address_1_cry_7_c_0_S1)
);
defparam un1_write_address_1_cry_7_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_7_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_5_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_4 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[5]),
	.B1(write_address[6]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_6 ),
	.S0(un1_write_address_1_cry_5_c_0_S0),
	.S1(un1_write_address_1_cry_5_c_0_S1)
);
defparam un1_write_address_1_cry_5_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_5_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_3_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_2 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[3]),
	.B1(write_address[4]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_4 ),
	.S0(un1_write_address_1_cry_3_c_0_S0),
	.S1(un1_write_address_1_cry_3_c_0_S1)
);
defparam un1_write_address_1_cry_3_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_3_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_1_c_0 (
	.CIN(\carry_pack.un1_write_address_1_cry_0 ),
	.A0(GND),
	.A1(GND),
	.B0(write_address[1]),
	.B1(write_address[2]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_2 ),
	.S0(un1_write_address_1_cry_1_c_0_S0),
	.S1(un1_write_address_1_cry_1_c_0_S1)
);
defparam un1_write_address_1_cry_1_c_0.INIT0="0x9966";
defparam un1_write_address_1_cry_1_c_0.INIT1="0x9966";
// @37:231
  CCU2_B un1_write_address_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(un1_fsm_state27_2_0),
	.B1(write_address[0]),
	.C0(un1_fsm_state27_2_0),
	.C1(GND),
	.COUT(\carry_pack.un1_write_address_1_cry_0 ),
	.S0(N_4),
	.S1(un1_write_address_1_cry_0_c_0_S1)
);
defparam un1_write_address_1_cry_0_c_0.INIT0="0xC33C";
defparam un1_write_address_1_cry_0_c_0.INIT1="0x9966";
// @37:106
  MAC16 \un1_read_address_mulonly_0[12:0]  (
	.O31(un1_read_address_NC[31]),
	.O30(un1_read_address_NC[30]),
	.O29(un1_read_address_NC[29]),
	.O28(un1_read_address_NC[28]),
	.O27(un1_read_address_NC[27]),
	.O26(un1_read_address_NC[26]),
	.O25(un1_read_address_NC[25]),
	.O24(un1_read_address_NC[24]),
	.O23(un1_read_address_NC[23]),
	.O22(un1_read_address_NC[22]),
	.O21(un1_read_address_NC[21]),
	.O20(un1_read_address_NC[20]),
	.O19(un1_read_address_NC[19]),
	.O18(un1_read_address_NC[18]),
	.O17(un1_read_address_NC[17]),
	.O16(un1_read_address_NC[16]),
	.O15(un1_read_address_NC[15]),
	.O14(un1_read_address_NC[14]),
	.O13(un1_read_address_NC[13]),
	.O12(O12),
	.O11(O11),
	.O10(O10),
	.O9(O9),
	.O8(O8),
	.O7(O7),
	.O6(O6),
	.O5(O5),
	.O4(O4),
	.O3(O3),
	.O2(O2),
	.O1(un1_read_address[1]),
	.O0(un1_read_address[0]),
	.A15(GND),
	.A14(GND),
	.A13(GND),
	.A12(GND),
	.A11(GND),
	.A10(GND),
	.A9(row[9]),
	.A8(row[8]),
	.A7(row[7]),
	.A6(row[6]),
	.A5(row[5]),
	.A4(row[4]),
	.A3(row[3]),
	.A2(row[2]),
	.A1(row[1]),
	.A0(row[0]),
	.B15(GND),
	.B14(GND),
	.B13(GND),
	.B12(GND),
	.B11(GND),
	.B10(GND),
	.B9(GND),
	.B8(GND),
	.B7(GND),
	.B6(GND),
	.B5(GND),
	.B4(GND),
	.B3(GND),
	.B2(VCC),
	.B1(GND),
	.B0(VCC),
	.C15(GND),
	.C14(GND),
	.C13(GND),
	.C12(GND),
	.C11(GND),
	.C10(GND),
	.C9(GND),
	.C8(GND),
	.C7(GND),
	.C6(GND),
	.C5(GND),
	.C4(GND),
	.C3(GND),
	.C2(GND),
	.C1(GND),
	.C0(GND),
	.D15(GND),
	.D14(GND),
	.D13(GND),
	.D12(GND),
	.D11(GND),
	.D10(GND),
	.D9(GND),
	.D8(GND),
	.D7(GND),
	.D6(GND),
	.D5(GND),
	.D4(GND),
	.D3(GND),
	.D2(GND),
	.D1(GND),
	.D0(GND),
	.CLK(GND),
	.CE(VCC),
	.IRSTTOP(GND),
	.IRSTBOT(GND),
	.ORSTTOP(GND),
	.ORSTBOT(GND),
	.AHOLD(VCC),
	.BHOLD(VCC),
	.CHOLD(GND),
	.DHOLD(GND),
	.OHOLDTOP(GND),
	.OHOLDBOT(GND),
	.OLOADTOP(GND),
	.OLOADBOT(GND),
	.ADDSUBTOP(GND),
	.ADDSUBBOT(GND),
	.CO(CO),
	.CI(GND),
	.ACCUMCI(GND),
	.ACCUMCO(ACCUMCO),
	.SIGNEXTIN(GND),
	.SIGNEXTOUT(SIGNEXTOUT)
);
defparam \un1_read_address_mulonly_0[12:0] .NEG_TRIGGER="0b0";
defparam \un1_read_address_mulonly_0[12:0] .C_REG="0b0";
defparam \un1_read_address_mulonly_0[12:0] .A_REG="0b0";
defparam \un1_read_address_mulonly_0[12:0] .B_REG="0b0";
defparam \un1_read_address_mulonly_0[12:0] .D_REG="0b0";
defparam \un1_read_address_mulonly_0[12:0] .TOP_8x8_MULT_REG="0b0";
defparam \un1_read_address_mulonly_0[12:0] .BOT_8x8_MULT_REG="0b0";
defparam \un1_read_address_mulonly_0[12:0] .PIPELINE_16x16_MULT_REG1="0b0";
defparam \un1_read_address_mulonly_0[12:0] .PIPELINE_16x16_MULT_REG2="0b0";
defparam \un1_read_address_mulonly_0[12:0] .TOPOUTPUT_SELECT="0b11";
defparam \un1_read_address_mulonly_0[12:0] .TOPADDSUB_LOWERINPUT="0b00";
defparam \un1_read_address_mulonly_0[12:0] .TOPADDSUB_UPPERINPUT="0b0";
defparam \un1_read_address_mulonly_0[12:0] .TOPADDSUB_CARRYSELECT="0b00";
defparam \un1_read_address_mulonly_0[12:0] .BOTOUTPUT_SELECT="0b11";
defparam \un1_read_address_mulonly_0[12:0] .BOTADDSUB_LOWERINPUT="0b00";
defparam \un1_read_address_mulonly_0[12:0] .BOTADDSUB_UPPERINPUT="0b0";
defparam \un1_read_address_mulonly_0[12:0] .BOTADDSUB_CARRYSELECT="0b00";
defparam \un1_read_address_mulonly_0[12:0] .MODE_8x8="0b0";
defparam \un1_read_address_mulonly_0[12:0] .A_SIGNED="0b0";
defparam \un1_read_address_mulonly_0[12:0] .B_SIGNED="0b0";
// @37:144
  SP256K SPRAM2 (
	.AD(spram_address[17:4]),
	.DI(spram_data_in[15:0]),
	.MASKWE({VCC, VCC, VCC, VCC}),
	.WE(WR2),
	.CS(VCC),
	.CK(clk_25MHz_c),
	.STDBY(GND),
	.SLEEP(GND),
	.PWROFF_N(VCC),
	.DO(data_out2[15:0])
);
// @37:131
  SP256K SPRAM1 (
	.AD(spram_address[17:4]),
	.DI(spram_data_in[15:0]),
	.MASKWE({VCC, VCC, VCC, VCC}),
	.WE(WR1),
	.CS(VCC),
	.CK(clk_25MHz_c),
	.STDBY(GND),
	.SLEEP(GND),
	.PWROFF_N(VCC),
	.DO(data_out1[15:0])
);
// @37:118
  SP256K SPRAM0 (
	.AD(spram_address[17:4]),
	.DI(spram_data_in[15:0]),
	.MASKWE({VCC, VCC, VCC, VCC}),
	.WE(WR0),
	.CS(VCC),
	.CK(clk_25MHz_c),
	.STDBY(GND),
	.SLEEP(GND),
	.PWROFF_N(VCC),
	.DO(data_out0[15:0])
);
// @37:50
  mypll my_pll (
	.clk_25MHz_c(clk_25MHz_c),
	.clk_12MHz_c(clk_12MHz_c)
);
// @37:58
  camera_read reader (
	.CAMERA_DATA_IN_c(CAMERA_DATA_IN_c[7:0]),
	.pixel_data(pixel_data[7:0]),
	.CAMERA_VSYNC_IN_c(CAMERA_VSYNC_IN_c),
	.CAMERA_HREF_IN_c(CAMERA_HREF_IN_c),
	.pixel_valid_1z(pixel_valid),
	.CAMERA_PCLOCK_c(CAMERA_PCLOCK_c)
);
// @37:69
  vga vga_inst (
	.RGB_c_0(RGB_c[1]),
	.RGB_c_2(RGB_c[3]),
	.RGB_c_4(RGB_c[5]),
	.spram_data_in_2_0_i(spram_data_in_2_0_i[14:0]),
	.pixel_accum(pixel_accum[14:0]),
	.data_out2(data_out2[15:0]),
	.spram_address_3(spram_address[7]),
	.spram_address_4(spram_address[8]),
	.spram_address_5(spram_address[9]),
	.spram_address_0(spram_address[4]),
	.spram_address_1(spram_address[5]),
	.spram_address_2(spram_address[6]),
	.spram_address_14(spram_address[18]),
	.spram_address_15(spram_address[19]),
	.data_out1(data_out1[15:0]),
	.data_out0(data_out0[15:0]),
	.pixel_data(pixel_data[7:0]),
	.write_address(write_address[19:0]),
	.bit_count(bit_count[3:0]),
	.fsm_state_0(fsm_state[2]),
	.debug_state_c(debug_state_c[1:0]),
	.read_address(\carry_pack.read_address [9:7]),
	.row(row[9:0]),
	.col(col[9:7]),
	.m15_2_03_2(m15_2_03_2),
	.WR2_1z(WR2),
	.WR0_1z(WR0),
	.WR1(WR1),
	.WR(WR),
	.VGA_VSYNC_0_i(VGA_VSYNC_0_i),
	.VGA_HSYNC_c(VGA_HSYNC_c),
	.write_address_0_sqmuxa_1z(write_address_0_sqmuxa),
	.un1_fsm_state_2_1z(un1_fsm_state_2),
	.N_155_2(N_155_2),
	.un1_fsm_state30_1_0(un1_fsm_state30_1_0),
	.un1_fsm_state_3_1z(un1_fsm_state_3),
	.N_155_1(N_155_1),
	.prev_pixel_valid_3_1z(prev_pixel_valid_3),
	.un1_write_address(un1_write_address),
	.prev_pixel_valid(prev_pixel_valid),
	.pixel_valid(pixel_valid),
	.un1_fsm_state27_2_0(un1_fsm_state27_2_0),
	.un1_fsm_state27_0(un1_fsm_state27_0),
	.spram_data_in12_1z(spram_data_in12),
	.un2_spram_address_1z(un2_spram_address),
	.un1_write_addresslto19_0_1(\vga_inst.un1_write_addresslto19_0_1 ),
	.un1_write_addresslto19_a0_12(\vga_inst.un1_write_addresslto19_a0_12 ),
	.clk_25MHz_c(clk_25MHz_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* top */

