<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="ConstraintSystem" num="0" >The Period constraint &lt;PERIOD=8 MHz HIGH 50% |&gt; [../../..//fpga/chips/fpga_xc3s50.ucf(45)], is specified using the Net Period method which is not recommended. Please use the Timespec PERIOD method.
</msg>

<msg type="info" file="ConstraintSystem" num="0" >The Period constraint &lt;PERIOD=6 MHz HIGH 50%;&gt; [../../..//fpga/chips/fpga_xc3s50.ucf(135)], is specified using the Net Period method which is not recommended. Please use the Timespec PERIOD method.
</msg>

<msg type="error" file="NgdBuild" num="604" delta="old" ><arg fmt="%s" index="1">logical</arg> block &apos;<arg fmt="%s" index="2">fpga_inst</arg>&apos; with type &apos;<arg fmt="%s" index="3">tlv_gp_ifc</arg>&apos; could not be resolved. A pin name misspelling can cause this, a missing edif or ngc file, case mismatch between the block name and the edif or ngc file name, or the misspelling of a type name. Symbol &apos;<arg fmt="%s" index="4">tlv_gp_ifc</arg>&apos; is not supported in target &apos;<arg fmt="%s" index="5">spartan3</arg>&apos;.
</msg>

</messages>

