Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in --family="Arria 10" --part=10AX066K3F40E2SG
Info: monitor_pio_in.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: monitor_pio_in: "Transforming system: monitor_pio_in"
Info: monitor_pio_in: "Naming system components in system: monitor_pio_in"
Info: monitor_pio_in: "Processing generation queue"
Info: monitor_pio_in: "Generating: monitor_pio_in"
Info: monitor_pio_in: "Generating: monitor_pio_in_altera_avalon_pio_181_tsdoepa"
Info: pio_in: Starting RTL generation for module 'monitor_pio_in_altera_avalon_pio_181_tsdoepa'
Info: pio_in:   Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_pio_in_altera_avalon_pio_181_tsdoepa --dir=/tmp/alt8742_8455501187228505115.dir/0010_pio_in_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8742_8455501187228505115.dir/0010_pio_in_gen//monitor_pio_in_altera_avalon_pio_181_tsdoepa_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8742_8455501187228505115.dir/0010_pio_in_gen/  ]
Info: pio_in: Done RTL generation for module 'monitor_pio_in_altera_avalon_pio_181_tsdoepa'
Info: monitor_pio_in: Done "monitor_pio_in" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in.ip --block-symbol-file --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in --family="Arria 10" --part=10AX066K3F40E2SG
Info: monitor_pio_in.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_pio_in --family="Arria 10" --part=10AX066K3F40E2SG
Info: monitor_pio_in.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Skipping generation of monitor_pio_in: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in monitor_pio_in. No files generated.
Info: Finished: Generate IP Core Documentation
