# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final Project.srcs/sources_1/new/FSM_INIT.v" \
"../../../../Falling_edge_detector.vhd" \
"../../../../my_genpulse_sclr.vhd" \
"../../../../my_pashiftreg_sclr.vhd" \
"../../../../my_rege.vhd" \
"../../../../top.vhd" \

# Do not sort compile order
nosort
