

================================================================
== Vivado HLS Report for 'flatten'
================================================================
* Date:           Sun Nov  3 11:23:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.132 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1345|     1345| 13.450 us | 13.450 us |  1345|  1345|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1344|     1344|        42|          -|          -|    32|    no    |
        | + Loop 1.1      |       40|       40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:112]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%c_0 = phi i6 [ 0, %0 ], [ %c, %.loopexit.loopexit ]"   --->   Operation 7 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %c_0 to i9" [./layer.h:112]   --->   Operation 8 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.42ns)   --->   "%icmp_ln112 = icmp eq i6 %c_0, -32" [./layer.h:112]   --->   Operation 9 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.82ns)   --->   "%c = add i6 %c_0, 1" [./layer.h:112]   --->   Operation 11 'add' 'c' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %2, label %.preheader1.preheader" [./layer.h:112]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %c_0, i2 0)" [./layer.h:116]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %tmp to i9" [./layer.h:113]   --->   Operation 14 'zext' 'zext_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader1" [./layer.h:113]   --->   Operation 15 'br' <Predicate = (!icmp_ln112)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [./layer.h:120]   --->   Operation 16 'ret' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ 0, %.preheader1.preheader ], [ %y, %.preheader1.loopexit ]"   --->   Operation 17 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.13ns)   --->   "%icmp_ln113 = icmp eq i3 %y_0, -4" [./layer.h:113]   --->   Operation 18 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.65ns)   --->   "%y = add i3 %y_0, 1" [./layer.h:113]   --->   Operation 20 'add' 'y' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %.loopexit.loopexit, label %.preheader.preheader" [./layer.h:113]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i3 %y_0 to i9" [./layer.h:116]   --->   Operation 22 'zext' 'zext_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln116 = add i9 %zext_ln116, %zext_ln113" [./layer.h:116]   --->   Operation 23 'add' 'add_ln116' <Predicate = (!icmp_ln113)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_21_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln116, i2 0)" [./layer.h:115]   --->   Operation 24 'bitconcatenate' 'tmp_21_cast' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i3 %y_0 to i2" [./layer.h:115]   --->   Operation 25 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln115, i2 0)" [./layer.h:115]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:114]   --->   Operation 27 'br' <Predicate = (!icmp_ln113)> <Delay = 1.76>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.20>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ %x, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 29 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln114 = icmp eq i3 %x_0, -4" [./layer.h:114]   --->   Operation 30 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 31 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.65ns)   --->   "%x = add i3 %x_0, 1" [./layer.h:114]   --->   Operation 32 'add' 'x' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %.preheader1.loopexit, label %1" [./layer.h:114]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %x_0 to i4" [./layer.h:115]   --->   Operation 34 'zext' 'zext_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln115 = add i4 %shl_ln, %zext_ln115" [./layer.h:115]   --->   Operation 35 'add' 'add_ln115' <Predicate = (!icmp_ln114)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln115_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln115, i5 0)" [./layer.h:115]   --->   Operation 36 'bitconcatenate' 'shl_ln115_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.82ns)   --->   "%o_index = add i9 %shl_ln115_1, %zext_ln112" [./layer.h:115]   --->   Operation 37 'add' 'o_index' <Predicate = (!icmp_ln114)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i3 %x_0 to i11" [./layer.h:116]   --->   Operation 38 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.63ns)   --->   "%add_ln116_1 = add i11 %zext_ln116_1, %tmp_21_cast" [./layer.h:116]   --->   Operation 39 'add' 'add_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i11 %add_ln116_1 to i64" [./layer.h:116]   --->   Operation 40 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [512 x i1]* %input_r, i64 0, i64 %zext_ln116_2" [./layer.h:116]   --->   Operation 41 'getelementptr' 'input_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.56ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:116]   --->   Operation 42 'load' 'input_load' <Predicate = (!icmp_ln114)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 43 'br' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.13>
ST_5 : Operation 44 [1/2] (2.56ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:116]   --->   Operation 44 'load' 'input_load' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i9 %o_index to i64" [./layer.h:116]   --->   Operation 45 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [512 x i1]* %output_r, i64 0, i64 %zext_ln116_3" [./layer.h:116]   --->   Operation 46 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.56ns)   --->   "store i1 %input_load, i1* %output_addr, align 1" [./layer.h:116]   --->   Operation 47 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:114]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', ./layer.h:112) [5]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ./layer.h:112) [5]  (0 ns)
	'add' operation ('c', ./layer.h:112) [9]  (1.83 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ./layer.h:113) [16]  (0 ns)
	'add' operation ('add_ln116', ./layer.h:116) [23]  (1.92 ns)

 <State 4>: 4.21ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ./layer.h:114) [29]  (0 ns)
	'add' operation ('add_ln116_1', ./layer.h:116) [40]  (1.64 ns)
	'getelementptr' operation ('input_addr', ./layer.h:116) [42]  (0 ns)
	'load' operation ('input_load', ./layer.h:116) on array 'input_r' [43]  (2.57 ns)

 <State 5>: 5.13ns
The critical path consists of the following:
	'load' operation ('input_load', ./layer.h:116) on array 'input_r' [43]  (2.57 ns)
	'store' operation ('store_ln116', ./layer.h:116) of variable 'input_load', ./layer.h:116 on array 'output_r' [46]  (2.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
