The following files were generated for 'chipscope_ila_w35_d1k' in directory
F:\DAHENG\svn\hw_mer\branches\xinghaotao\zme\FPGA\2_xilinx_primitive\chipscope\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_ila_w35_d1k.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_ila_w35_d1k.cdc
   * chipscope_ila_w35_d1k.constraints/chipscope_ila_w35_d1k.ucf
   * chipscope_ila_w35_d1k.constraints/chipscope_ila_w35_d1k.xdc
   * chipscope_ila_w35_d1k.ncf
   * chipscope_ila_w35_d1k.ngc
   * chipscope_ila_w35_d1k.ucf
   * chipscope_ila_w35_d1k.v
   * chipscope_ila_w35_d1k.veo
   * chipscope_ila_w35_d1k.xdc
   * chipscope_ila_w35_d1k_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_ila_w35_d1k.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * chipscope_ila_w35_d1k.gise
   * chipscope_ila_w35_d1k.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_ila_w35_d1k_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_ila_w35_d1k_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

