Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 19 11:16:21 2020
| Host         : DESKTOP-P7INVOJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.553        0.000                      0                   68        0.263        0.000                      0                   68        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.553        0.000                      0                   68        0.263        0.000                      0                   68        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 count_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.828ns (18.764%)  route 3.585ns (81.236%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.628     5.149    ck_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  count_reg[29]__0/Q
                         net (fo=2, routed)           0.836     6.442    count_reg[29]__0_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.566 r  count[31]__0_i_8/O
                         net (fo=1, routed)           0.403     6.969    count[31]__0_i_8_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.124     7.093 r  count[31]__0_i_3/O
                         net (fo=32, routed)          2.345     9.438    count[31]__0_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     9.562 r  count[20]__0_i_1/O
                         net (fo=1, routed)           0.000     9.562    count[20]__0_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  count_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.507    14.848    ck_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  count_reg[20]__0/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.029    15.115    count_reg[20]__0
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 count_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.828ns (19.371%)  route 3.446ns (80.629%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.628     5.149    ck_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  count_reg[29]__0/Q
                         net (fo=2, routed)           0.836     6.442    count_reg[29]__0_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.566 r  count[31]__0_i_8/O
                         net (fo=1, routed)           0.403     6.969    count[31]__0_i_8_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.124     7.093 r  count[31]__0_i_3/O
                         net (fo=32, routed)          2.207     9.300    count[31]__0_i_3_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     9.424 r  count[16]__0_i_1/O
                         net (fo=1, routed)           0.000     9.424    count[16]__0_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  count_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.506    14.847    ck_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  count_reg[16]__0/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.031    15.116    count_reg[16]__0
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 count_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.095%)  route 3.292ns (79.905%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.628     5.149    ck_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  count_reg[29]__0/Q
                         net (fo=2, routed)           0.836     6.442    count_reg[29]__0_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.566 r  count[31]__0_i_8/O
                         net (fo=1, routed)           0.403     6.969    count[31]__0_i_8_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.124     7.093 r  count[31]__0_i_3/O
                         net (fo=32, routed)          2.053     9.146    count[31]__0_i_3_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I1_O)        0.124     9.270 r  count[8]__0_i_1/O
                         net (fo=1, routed)           0.000     9.270    count[8]__0_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  count_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.505    14.846    ck_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  count_reg[8]__0/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.029    15.113    count_reg[8]__0
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 count_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.828ns (20.328%)  route 3.245ns (79.672%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.618     5.139    ck_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  count_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  count_reg[4]__0/Q
                         net (fo=2, routed)           0.972     6.567    count_reg[4]__0_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.691 r  count[31]__0_i_9/O
                         net (fo=1, routed)           0.403     7.094    count[31]__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.218 r  count[31]__0_i_4/O
                         net (fo=32, routed)          1.870     9.088    count[31]__0_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  count[26]__0_i_1/O
                         net (fo=1, routed)           0.000     9.212    count[26]__0_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  count_reg[26]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.512    14.853    ck_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  count_reg[26]__0/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.031    15.109    count_reg[26]__0
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.828ns (20.704%)  route 3.171ns (79.296%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.621     5.142    ck_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.457    count_reg_n_0_[5]
    SLICE_X7Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.581 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.984    count[31]_i_9_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  count[31]_i_4/O
                         net (fo=32, routed)          1.909     9.017    count[31]_i_4_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.124     9.141 r  count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.141    count[30]
    SLICE_X7Y34          FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.511    14.852    ck_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.031    15.121    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.828ns (20.967%)  route 3.121ns (79.033%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.621     5.142    ck_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.457    count_reg_n_0_[5]
    SLICE_X7Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.581 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.984    count[31]_i_9_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  count[31]_i_4/O
                         net (fo=32, routed)          1.859     8.967    count[31]_i_4_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I2_O)        0.124     9.091 r  count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.091    count[31]
    SLICE_X5Y34          FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.511    14.852    ck_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.029    15.119    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 count_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.203%)  route 3.077ns (78.797%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.618     5.139    ck_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  count_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  count_reg[4]__0/Q
                         net (fo=2, routed)           0.972     6.567    count_reg[4]__0_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.691 r  count[31]__0_i_9/O
                         net (fo=1, routed)           0.403     7.094    count[31]__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.218 r  count[31]__0_i_4/O
                         net (fo=32, routed)          1.702     8.920    count[31]__0_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.124     9.044 r  count[25]__0_i_1/O
                         net (fo=1, routed)           0.000     9.044    count[25]__0_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  count_reg[25]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.512    14.853    ck_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  count_reg[25]__0/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.031    15.109    count_reg[25]__0
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 count_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.828ns (21.230%)  route 3.072ns (78.770%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.618     5.139    ck_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  count_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  count_reg[4]__0/Q
                         net (fo=2, routed)           0.972     6.567    count_reg[4]__0_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.691 r  count[31]__0_i_9/O
                         net (fo=1, routed)           0.403     7.094    count[31]__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.218 r  count[31]__0_i_4/O
                         net (fo=32, routed)          1.697     8.915    count[31]__0_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.124     9.039 r  count[24]__0_i_1/O
                         net (fo=1, routed)           0.000     9.039    count[24]__0_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  count_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.512    14.853    ck_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  count_reg[24]__0/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.029    15.107    count_reg[24]__0
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 count_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 2.329ns (59.795%)  route 1.566ns (40.205%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.621     5.142    ck_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  count_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  count_reg[2]__0/Q
                         net (fo=2, routed)           0.741     6.340    count_reg[2]__0_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.997 r  count_reg[4]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    count_reg[4]__0_i_2_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  count_reg[8]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    count_reg[8]__0_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  count_reg[12]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.231    count_reg[12]__0_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  count_reg[16]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.348    count_reg[16]__0_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  count_reg[20]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.465    count_reg[20]__0_i_2_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  count_reg[24]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.582    count_reg[24]__0_i_2_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.699 r  count_reg[28]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.699    count_reg[28]__0_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.918 r  count_reg[31]__0_i_6/O[0]
                         net (fo=1, routed)           0.825     8.742    count_reg[31]__0_i_6_n_7
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.295     9.037 r  count[29]__0_i_1/O
                         net (fo=1, routed)           0.000     9.037    count[29]__0_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  count_reg[29]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.511    14.852    ck_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[29]__0/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.029    15.106    count_reg[29]__0
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 count_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.320ns (60.069%)  route 1.542ns (39.931%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.621     5.142    ck_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  count_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  count_reg[2]__0/Q
                         net (fo=2, routed)           0.741     6.340    count_reg[2]__0_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.997 r  count_reg[4]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    count_reg[4]__0_i_2_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  count_reg[8]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    count_reg[8]__0_i_2_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  count_reg[12]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.231    count_reg[12]__0_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  count_reg[16]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.348    count_reg[16]__0_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  count_reg[20]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.465    count_reg[20]__0_i_2_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  count_reg[24]__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.582    count_reg[24]__0_i_2_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.897 r  count_reg[28]__0_i_2/O[3]
                         net (fo=1, routed)           0.801     8.698    count_reg[28]__0_i_2_n_4
    SLICE_X3Y34          LUT5 (Prop_lut5_I4_O)        0.307     9.005 r  count[28]__0_i_1/O
                         net (fo=1, routed)           0.000     9.005    count[28]__0_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  count_reg[28]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.513    14.854    ck_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  count_reg[28]__0/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.031    15.124    count_reg[28]__0
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ck2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.466    ck_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  ck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ck2_reg/Q
                         net (fo=2, routed)           0.168     1.775    ck2_reg_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  ck2_i_1/O
                         net (fo=1, routed)           0.000     1.820    ck2_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  ck2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    ck_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  ck2_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     1.557    ck2_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ck1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.466    ck_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  ck1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ck1_reg/Q
                         net (fo=2, routed)           0.185     1.792    ck1_reg_n_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.045     1.837 r  ck1_i_1/O
                         net (fo=1, routed)           0.000     1.837    ck1_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  ck1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    ck_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  ck1_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.091     1.557    ck1_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.466    ck_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  count_reg[0]/Q
                         net (fo=3, routed)           0.232     1.839    count_reg_n_0_[0]
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    count[0]
    SLICE_X5Y27          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    ck_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.092     1.558    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.466    ck_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  count_reg[0]__0/Q
                         net (fo=3, routed)           0.237     1.844    count_reg[0]__0_n_0
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  count[0]__0_i_1/O
                         net (fo=1, routed)           0.000     1.889    count[0]__0_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    ck_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  count_reg[0]__0/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.092     1.558    count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 n_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.293%)  route 0.287ns (60.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.589     1.472    ck_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  n_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  n_s_reg/Q
                         net (fo=2, routed)           0.287     1.900    n_s
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.045     1.945 r  n_s_i_1/O
                         net (fo=1, routed)           0.000     1.945    n_s_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  n_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.858     1.985    ck_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  n_s_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.563    n_s_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.231ns (47.145%)  route 0.259ns (52.855%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.588     1.471    ck_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[26]/Q
                         net (fo=2, routed)           0.107     1.719    count_reg_n_0_[26]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.764 r  count[31]_i_3/O
                         net (fo=32, routed)          0.152     1.916    count[31]_i_3_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.045     1.961 r  count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.961    count[27]
    SLICE_X7Y33          FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.857     1.984    ck_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.092     1.577    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.899%)  route 0.251ns (52.101%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.466    ck_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  count_reg[1]/Q
                         net (fo=2, routed)           0.123     1.731    count_reg_n_0_[1]
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  count[31]_i_4/O
                         net (fo=32, routed)          0.128     1.903    count[31]_i_4_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.948 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.948    count[4]
    SLICE_X7Y27          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    ck_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.092     1.558    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.767%)  route 0.285ns (55.233%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.584     1.467    ck_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  count_reg[9]/Q
                         net (fo=2, routed)           0.107     1.715    count_reg_n_0_[9]
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.045     1.760 r  count[31]_i_5/O
                         net (fo=32, routed)          0.178     1.938    count[31]_i_5_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.045     1.983 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.983    count[8]
    SLICE_X7Y29          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.853     1.980    ck_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092     1.573    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.014%)  route 0.271ns (53.986%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.588     1.471    ck_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[26]/Q
                         net (fo=2, routed)           0.107     1.719    count_reg_n_0_[26]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.764 r  count[31]_i_3/O
                         net (fo=32, routed)          0.164     1.928    count[31]_i_3_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.045     1.973 r  count[26]_i_1/O
                         net (fo=1, routed)           0.000     1.973    count[26]
    SLICE_X5Y33          FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.857     1.984    ck_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  count_reg[26]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.091     1.562    count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 count_reg[17]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.595%)  route 0.276ns (54.405%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.588     1.471    ck_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  count_reg[17]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[17]__0/Q
                         net (fo=2, routed)           0.124     1.736    count_reg[17]__0_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  count[31]__0_i_2/O
                         net (fo=32, routed)          0.152     1.933    count[31]__0_i_2_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.978 r  count[19]__0_i_1/O
                         net (fo=1, routed)           0.000     1.978    count[19]__0_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  count_reg[19]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.857     1.984    ck_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  count_reg[19]__0/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.563    count_reg[19]__0
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.415    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    ck1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    ck2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y29    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    count_reg[11]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y30    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    count_reg[12]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y30    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    count_reg[13]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    ck1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    ck2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y29    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y29    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    count_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y30    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    count_reg[12]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y30    count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    count_reg[13]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    ck1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    ck2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    count_reg[1]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    count_reg[21]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    count_reg[22]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    count_reg[23]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    count_reg[24]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    count_reg[24]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    count_reg[25]__0/C



