
byggern24_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000f2  00800200  000016a8  0000173c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016a8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000029  008002f2  008002f2  0000182e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000182e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002c8  00000000  00000000  0000188a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000022b4  00000000  00000000  00001b52  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001219  00000000  00000000  00003e06  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000186f  00000000  00000000  0000501f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006a4  00000000  00000000  00006890  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000898  00000000  00000000  00006f34  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000012f3  00000000  00000000  000077cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  00008abf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	a6 c1       	rjmp	.+844    	; 0x362 <__vector_5>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8d c4       	rjmp	.+2330   	; 0x9b8 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	33 c3       	rjmp	.+1638   	; 0x710 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f7 04       	cpc	r15, r7
      e6:	49 05       	cpc	r20, r9
      e8:	49 05       	cpc	r20, r9
      ea:	49 05       	cpc	r20, r9
      ec:	49 05       	cpc	r20, r9
      ee:	49 05       	cpc	r20, r9
      f0:	49 05       	cpc	r20, r9
      f2:	49 05       	cpc	r20, r9
      f4:	f7 04       	cpc	r15, r7
      f6:	49 05       	cpc	r20, r9
      f8:	49 05       	cpc	r20, r9
      fa:	49 05       	cpc	r20, r9
      fc:	49 05       	cpc	r20, r9
      fe:	49 05       	cpc	r20, r9
     100:	49 05       	cpc	r20, r9
     102:	49 05       	cpc	r20, r9
     104:	f9 04       	cpc	r15, r9
     106:	49 05       	cpc	r20, r9
     108:	49 05       	cpc	r20, r9
     10a:	49 05       	cpc	r20, r9
     10c:	49 05       	cpc	r20, r9
     10e:	49 05       	cpc	r20, r9
     110:	49 05       	cpc	r20, r9
     112:	49 05       	cpc	r20, r9
     114:	49 05       	cpc	r20, r9
     116:	49 05       	cpc	r20, r9
     118:	49 05       	cpc	r20, r9
     11a:	49 05       	cpc	r20, r9
     11c:	49 05       	cpc	r20, r9
     11e:	49 05       	cpc	r20, r9
     120:	49 05       	cpc	r20, r9
     122:	49 05       	cpc	r20, r9
     124:	f9 04       	cpc	r15, r9
     126:	49 05       	cpc	r20, r9
     128:	49 05       	cpc	r20, r9
     12a:	49 05       	cpc	r20, r9
     12c:	49 05       	cpc	r20, r9
     12e:	49 05       	cpc	r20, r9
     130:	49 05       	cpc	r20, r9
     132:	49 05       	cpc	r20, r9
     134:	49 05       	cpc	r20, r9
     136:	49 05       	cpc	r20, r9
     138:	49 05       	cpc	r20, r9
     13a:	49 05       	cpc	r20, r9
     13c:	49 05       	cpc	r20, r9
     13e:	49 05       	cpc	r20, r9
     140:	49 05       	cpc	r20, r9
     142:	49 05       	cpc	r20, r9
     144:	45 05       	cpc	r20, r5
     146:	49 05       	cpc	r20, r9
     148:	49 05       	cpc	r20, r9
     14a:	49 05       	cpc	r20, r9
     14c:	49 05       	cpc	r20, r9
     14e:	49 05       	cpc	r20, r9
     150:	49 05       	cpc	r20, r9
     152:	49 05       	cpc	r20, r9
     154:	22 05       	cpc	r18, r2
     156:	49 05       	cpc	r20, r9
     158:	49 05       	cpc	r20, r9
     15a:	49 05       	cpc	r20, r9
     15c:	49 05       	cpc	r20, r9
     15e:	49 05       	cpc	r20, r9
     160:	49 05       	cpc	r20, r9
     162:	49 05       	cpc	r20, r9
     164:	49 05       	cpc	r20, r9
     166:	49 05       	cpc	r20, r9
     168:	49 05       	cpc	r20, r9
     16a:	49 05       	cpc	r20, r9
     16c:	49 05       	cpc	r20, r9
     16e:	49 05       	cpc	r20, r9
     170:	49 05       	cpc	r20, r9
     172:	49 05       	cpc	r20, r9
     174:	16 05       	cpc	r17, r6
     176:	49 05       	cpc	r20, r9
     178:	49 05       	cpc	r20, r9
     17a:	49 05       	cpc	r20, r9
     17c:	49 05       	cpc	r20, r9
     17e:	49 05       	cpc	r20, r9
     180:	49 05       	cpc	r20, r9
     182:	49 05       	cpc	r20, r9
     184:	34 05       	cpc	r19, r4

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 ea       	ldi	r30, 0xA8	; 168
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 3f       	cpi	r26, 0xF2	; 242
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a2 ef       	ldi	r26, 0xF2	; 242
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ab 31       	cpi	r26, 0x1B	; 27
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	53 d1       	rcall	.+678    	; 0x468 <main>
     1c2:	0c 94 52 0b 	jmp	0x16a4	; 0x16a4 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 64       	ori	r24, 0x40	; 64
     1d0:	80 83       	st	Z, r24
     1d2:	80 81       	ld	r24, Z
     1d4:	8f 77       	andi	r24, 0x7F	; 127
     1d6:	80 83       	st	Z, r24
     1d8:	80 81       	ld	r24, Z
     1da:	8f 7d       	andi	r24, 0xDF	; 223
     1dc:	80 83       	st	Z, r24
     1de:	ea e7       	ldi	r30, 0x7A	; 122
     1e0:	f0 e0       	ldi	r31, 0x00	; 0
     1e2:	80 81       	ld	r24, Z
     1e4:	87 68       	ori	r24, 0x87	; 135
     1e6:	80 83       	st	Z, r24
     1e8:	08 95       	ret

000001ea <adc_read>:
     1ea:	ec e7       	ldi	r30, 0x7C	; 124
     1ec:	f0 e0       	ldi	r31, 0x00	; 0
     1ee:	90 81       	ld	r25, Z
     1f0:	87 70       	andi	r24, 0x07	; 7
     1f2:	98 7f       	andi	r25, 0xF8	; 248
     1f4:	98 2b       	or	r25, r24
     1f6:	90 83       	st	Z, r25
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 64       	ori	r24, 0x40	; 64
     200:	80 83       	st	Z, r24
     202:	80 81       	ld	r24, Z
     204:	86 fd       	sbrc	r24, 6
     206:	fd cf       	rjmp	.-6      	; 0x202 <adc_read+0x18>
     208:	80 91 78 00 	lds	r24, 0x0078
     20c:	90 91 79 00 	lds	r25, 0x0079
     210:	08 95       	ret

00000212 <can_controller_reset>:
     212:	2f 98       	cbi	0x05, 7	; 5
     214:	80 ec       	ldi	r24, 0xC0	; 192
     216:	52 d3       	rcall	.+1700   	; 0x8bc <spi_send>
     218:	2f 9a       	sbi	0x05, 7	; 5
     21a:	8f e3       	ldi	r24, 0x3F	; 63
     21c:	9c e9       	ldi	r25, 0x9C	; 156
     21e:	01 97       	sbiw	r24, 0x01	; 1
     220:	f1 f7       	brne	.-4      	; 0x21e <can_controller_reset+0xc>
     222:	00 c0       	rjmp	.+0      	; 0x224 <can_controller_reset+0x12>
     224:	00 00       	nop
     226:	08 95       	ret

00000228 <can_controller_read>:
     228:	cf 93       	push	r28
     22a:	c8 2f       	mov	r28, r24
     22c:	2f 98       	cbi	0x05, 7	; 5
     22e:	83 e0       	ldi	r24, 0x03	; 3
     230:	45 d3       	rcall	.+1674   	; 0x8bc <spi_send>
     232:	8c 2f       	mov	r24, r28
     234:	43 d3       	rcall	.+1670   	; 0x8bc <spi_send>
     236:	44 d3       	rcall	.+1672   	; 0x8c0 <spi_read>
     238:	2f 9a       	sbi	0x05, 7	; 5
     23a:	cf 91       	pop	r28
     23c:	08 95       	ret

0000023e <can_controller_bit_modify>:
     23e:	1f 93       	push	r17
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	18 2f       	mov	r17, r24
     246:	d6 2f       	mov	r29, r22
     248:	c4 2f       	mov	r28, r20
     24a:	2f 98       	cbi	0x05, 7	; 5
     24c:	85 e0       	ldi	r24, 0x05	; 5
     24e:	36 d3       	rcall	.+1644   	; 0x8bc <spi_send>
     250:	81 2f       	mov	r24, r17
     252:	34 d3       	rcall	.+1640   	; 0x8bc <spi_send>
     254:	8d 2f       	mov	r24, r29
     256:	32 d3       	rcall	.+1636   	; 0x8bc <spi_send>
     258:	8c 2f       	mov	r24, r28
     25a:	30 d3       	rcall	.+1632   	; 0x8bc <spi_send>
     25c:	2f 9a       	sbi	0x05, 7	; 5
     25e:	df 91       	pop	r29
     260:	cf 91       	pop	r28
     262:	1f 91       	pop	r17
     264:	08 95       	ret

00000266 <can_controller_set_mode>:
     266:	48 2f       	mov	r20, r24
     268:	60 ee       	ldi	r22, 0xE0	; 224
     26a:	8f e0       	ldi	r24, 0x0F	; 15
     26c:	e8 df       	rcall	.-48     	; 0x23e <can_controller_bit_modify>
     26e:	8e e0       	ldi	r24, 0x0E	; 14
     270:	db df       	rcall	.-74     	; 0x228 <can_controller_read>
     272:	80 7e       	andi	r24, 0xE0	; 224
     274:	08 95       	ret

00000276 <can_controller_write>:
     276:	cf 93       	push	r28
     278:	df 93       	push	r29
     27a:	d8 2f       	mov	r29, r24
     27c:	c6 2f       	mov	r28, r22
     27e:	2f 98       	cbi	0x05, 7	; 5
     280:	82 e0       	ldi	r24, 0x02	; 2
     282:	1c d3       	rcall	.+1592   	; 0x8bc <spi_send>
     284:	8d 2f       	mov	r24, r29
     286:	1a d3       	rcall	.+1588   	; 0x8bc <spi_send>
     288:	8c 2f       	mov	r24, r28
     28a:	18 d3       	rcall	.+1584   	; 0x8bc <spi_send>
     28c:	2f 9a       	sbi	0x05, 7	; 5
     28e:	df 91       	pop	r29
     290:	cf 91       	pop	r28
     292:	08 95       	ret

00000294 <can_controller_init>:
     294:	be df       	rcall	.-132    	; 0x212 <can_controller_reset>
     296:	8e e0       	ldi	r24, 0x0E	; 14
     298:	c7 df       	rcall	.-114    	; 0x228 <can_controller_read>
     29a:	98 2f       	mov	r25, r24
     29c:	90 7e       	andi	r25, 0xE0	; 224
     29e:	90 38       	cpi	r25, 0x80	; 128
     2a0:	69 f0       	breq	.+26     	; 0x2bc <can_controller_init+0x28>
     2a2:	1f 92       	push	r1
     2a4:	8f 93       	push	r24
     2a6:	87 e0       	ldi	r24, 0x07	; 7
     2a8:	92 e0       	ldi	r25, 0x02	; 2
     2aa:	9f 93       	push	r25
     2ac:	8f 93       	push	r24
     2ae:	34 d7       	rcall	.+3688   	; 0x1118 <printf>
     2b0:	0f 90       	pop	r0
     2b2:	0f 90       	pop	r0
     2b4:	0f 90       	pop	r0
     2b6:	0f 90       	pop	r0
     2b8:	81 e0       	ldi	r24, 0x01	; 1
     2ba:	08 95       	ret
     2bc:	41 e0       	ldi	r20, 0x01	; 1
     2be:	6f ef       	ldi	r22, 0xFF	; 255
     2c0:	8b e2       	ldi	r24, 0x2B	; 43
     2c2:	bd df       	rcall	.-134    	; 0x23e <can_controller_bit_modify>
     2c4:	44 e6       	ldi	r20, 0x64	; 100
     2c6:	64 e6       	ldi	r22, 0x64	; 100
     2c8:	80 e6       	ldi	r24, 0x60	; 96
     2ca:	b9 df       	rcall	.-142    	; 0x23e <can_controller_bit_modify>
     2cc:	40 e6       	ldi	r20, 0x60	; 96
     2ce:	60 e6       	ldi	r22, 0x60	; 96
     2d0:	80 e7       	ldi	r24, 0x70	; 112
     2d2:	b5 df       	rcall	.-150    	; 0x23e <can_controller_bit_modify>
     2d4:	60 e0       	ldi	r22, 0x00	; 0
     2d6:	82 e3       	ldi	r24, 0x32	; 50
     2d8:	ce df       	rcall	.-100    	; 0x276 <can_controller_write>
     2da:	80 e0       	ldi	r24, 0x00	; 0
     2dc:	08 95       	ret

000002de <can_init>:
	// 	printf("MCP_CANINTE %02x\n\r", can_controller_read(MCP_CANINTE));
	// 	printf("CANINTF %02x\n\r", can_controller_read(MCP_CANINTF));
	// 	printf("EFLG %02x\n\r", can_controller_read(MCP_EFLG));
	// 	printf("MCP_RXB0CTRL %02x\n\r", can_controller_read(MCP_RXB0CTRL));
	
}
     2de:	80 e0       	ldi	r24, 0x00	; 0
     2e0:	c2 df       	rcall	.-124    	; 0x266 <can_controller_set_mode>
     2e2:	88 23       	and	r24, r24
     2e4:	39 f0       	breq	.+14     	; 0x2f4 <can_init+0x16>
     2e6:	84 e5       	ldi	r24, 0x54	; 84
     2e8:	92 e0       	ldi	r25, 0x02	; 2
     2ea:	9f 93       	push	r25
     2ec:	8f 93       	push	r24
     2ee:	14 d7       	rcall	.+3624   	; 0x1118 <printf>
     2f0:	0f 90       	pop	r0
     2f2:	0f 90       	pop	r0
     2f4:	ea e0       	ldi	r30, 0x0A	; 10
     2f6:	f1 e0       	ldi	r31, 0x01	; 1
     2f8:	80 81       	ld	r24, Z
     2fa:	81 60       	ori	r24, 0x01	; 1
     2fc:	80 83       	st	Z, r24
     2fe:	ea e6       	ldi	r30, 0x6A	; 106
     300:	f0 e0       	ldi	r31, 0x00	; 0
     302:	80 81       	ld	r24, Z
     304:	8e 7f       	andi	r24, 0xFE	; 254
     306:	80 83       	st	Z, r24
     308:	80 81       	ld	r24, Z
     30a:	82 60       	ori	r24, 0x02	; 2
     30c:	80 83       	st	Z, r24
     30e:	ec 9a       	sbi	0x1d, 4	; 29
     310:	60 e0       	ldi	r22, 0x00	; 0
     312:	8c e2       	ldi	r24, 0x2C	; 44
     314:	b0 df       	rcall	.-160    	; 0x276 <can_controller_write>
     316:	60 e0       	ldi	r22, 0x00	; 0
     318:	8d e2       	ldi	r24, 0x2D	; 45
     31a:	ad cf       	rjmp	.-166    	; 0x276 <can_controller_write>
     31c:	08 95       	ret

0000031e <can_recieve_msg>:

// CALLED WHEN  AN INTERRUPTION OCCURS
void can_recieve_msg(uint8_t buffer, can_message* msg)
{
     31e:	0f 93       	push	r16
     320:	1f 93       	push	r17
     322:	cf 93       	push	r28
     324:	df 93       	push	r29
     326:	eb 01       	movw	r28, r22

	//READ RX BUFFER - save ID on RXBnSIDH to Message.id (2 TIMES)
	uint8_t id_high = can_controller_read(MCP_RXB0SIDH + buffer*16);
     328:	18 2f       	mov	r17, r24
     32a:	12 95       	swap	r17
     32c:	10 7f       	andi	r17, 0xF0	; 240
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	81 0f       	add	r24, r17
     332:	7a df       	rcall	.-268    	; 0x228 <can_controller_read>
	uint8_t mask;


	uint8_t data_length = can_controller_read(MCP_RXB0DLC + buffer*16);
     334:	85 e6       	ldi	r24, 0x65	; 101
     336:	81 0f       	add	r24, r17
     338:	77 df       	rcall	.-274    	; 0x228 <can_controller_read>
	mask = 0x0F;
	msg->length = (data_length & mask);
     33a:	98 2f       	mov	r25, r24
     33c:	9f 70       	andi	r25, 0x0F	; 15
     33e:	99 83       	std	Y+1, r25	; 0x01

	//READ RX BUFFER - save DATA RXBnDm to Message.data (8 TIMES)
	for (uint8_t byte = 0; byte < data_length; byte++) {
     340:	88 23       	and	r24, r24
     342:	51 f0       	breq	.+20     	; 0x358 <can_recieve_msg+0x3a>
     344:	1a 59       	subi	r17, 0x9A	; 154
     346:	22 96       	adiw	r28, 0x02	; 2
     348:	08 2f       	mov	r16, r24
     34a:	01 0f       	add	r16, r17
		msg->data[byte] = can_controller_read(MCP_RXB0Dm + buffer*16 + byte);
     34c:	81 2f       	mov	r24, r17
     34e:	6c df       	rcall	.-296    	; 0x228 <can_controller_read>
     350:	89 93       	st	Y+, r24
     352:	1f 5f       	subi	r17, 0xFF	; 255
	uint8_t data_length = can_controller_read(MCP_RXB0DLC + buffer*16);
	mask = 0x0F;
	msg->length = (data_length & mask);

	//READ RX BUFFER - save DATA RXBnDm to Message.data (8 TIMES)
	for (uint8_t byte = 0; byte < data_length; byte++) {
     354:	10 13       	cpse	r17, r16
     356:	fa cf       	rjmp	.-12     	; 0x34c <can_recieve_msg+0x2e>
		msg->data[byte] = can_controller_read(MCP_RXB0Dm + buffer*16 + byte);
	}
	//can_controller_bit_modify(MCP_CANINTF, MCP_RX0IF, 0);
// 	can_controller_write(MCP_CANINTF, 0x00);
// 	can_controller_write(MCP_EFLG, 0x00);
}
     358:	df 91       	pop	r29
     35a:	cf 91       	pop	r28
     35c:	1f 91       	pop	r17
     35e:	0f 91       	pop	r16
     360:	08 95       	ret

00000362 <__vector_5>:
#include "motor_driver.h"
#include "motor_controller.h"


ISR(INT4_vect)
{
     362:	1f 92       	push	r1
     364:	0f 92       	push	r0
     366:	0f b6       	in	r0, 0x3f	; 63
     368:	0f 92       	push	r0
     36a:	11 24       	eor	r1, r1
     36c:	0b b6       	in	r0, 0x3b	; 59
     36e:	0f 92       	push	r0
     370:	2f 93       	push	r18
     372:	3f 93       	push	r19
     374:	4f 93       	push	r20
     376:	5f 93       	push	r21
     378:	6f 93       	push	r22
     37a:	7f 93       	push	r23
     37c:	8f 93       	push	r24
     37e:	9f 93       	push	r25
     380:	af 93       	push	r26
     382:	bf 93       	push	r27
     384:	cf 93       	push	r28
     386:	df 93       	push	r29
     388:	ef 93       	push	r30
     38a:	ff 93       	push	r31
	cli();
     38c:	f8 94       	cli
	can_message* msg = (can_message *) malloc(1*sizeof(can_message));
     38e:	8a e0       	ldi	r24, 0x0A	; 10
     390:	90 e0       	ldi	r25, 0x00	; 0
     392:	51 d5       	rcall	.+2722   	; 0xe36 <malloc>
     394:	ec 01       	movw	r28, r24
	//CHECK WHICH BUFFER RECIEVED MESSAGE
	//printf("message INTERRUPTION recieved\n\r");
	//print(my_buf);
	uint8_t canInt = can_controller_read(MCP_CANINTF);
     396:	8c e2       	ldi	r24, 0x2C	; 44
     398:	47 df       	rcall	.-370    	; 0x228 <can_controller_read>
	if ((canInt & MCP_RX0IF) == MCP_RX0IF)
     39a:	80 ff       	sbrs	r24, 0
     39c:	15 c0       	rjmp	.+42     	; 0x3c8 <__vector_5+0x66>
	{
		can_recieve_msg(0, msg);
     39e:	be 01       	movw	r22, r28
     3a0:	80 e0       	ldi	r24, 0x00	; 0
     3a2:	bd df       	rcall	.-134    	; 0x31e <can_recieve_msg>
		//for (uint8_t byte = 0; byte < msg->length; byte++) {
			//printf("%d \t", (int8_t) msg->data[byte]);
		//}
		
		// Control servo
		timer_driver_set_duty_cycle(msg->data[3]);
     3a4:	8d 81       	ldd	r24, Y+5	; 0x05
     3a6:	90 e0       	ldi	r25, 0x00	; 0
     3a8:	bb d2       	rcall	.+1398   	; 0x920 <timer_driver_set_duty_cycle>
		
		// Control solenoid
		control_solenoid(msg->data[5]);
     3aa:	8f 81       	ldd	r24, Y+7	; 0x07
     3ac:	6b d2       	rcall	.+1238   	; 0x884 <control_solenoid>
		
		// Control Motor
		//control_motor(msg->data[4], msg->data[0]);
		motor_controller_set_point(msg->data[2]);
     3ae:	8c 81       	ldd	r24, Y+4	; 0x04
     3b0:	90 e0       	ldi	r25, 0x00	; 0
     3b2:	8b d1       	rcall	.+790    	; 0x6ca <motor_controller_set_point>
		can_controller_write(MCP_CANINTF, 0x00);
		sei();
		return;
	}
	//printf("before:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
	can_controller_write(MCP_CANINTF, 0x00);
     3b4:	60 e0       	ldi	r22, 0x00	; 0
     3b6:	8c e2       	ldi	r24, 0x2C	; 44
     3b8:	5e df       	rcall	.-324    	; 0x276 <can_controller_write>
	//can_controller_write(MCP_EFLG, 0x00);
	//printf("aftah:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
	//printf("===========================================\n\r");
	free(msg);
     3ba:	ce 01       	movw	r24, r28
     3bc:	d4 d5       	rcall	.+2984   	; 0xf66 <free>
	can_controller_write(MCP_CANINTF, 0x00);
     3be:	60 e0       	ldi	r22, 0x00	; 0
     3c0:	8c e2       	ldi	r24, 0x2C	; 44
     3c2:	59 df       	rcall	.-334    	; 0x276 <can_controller_write>
	sei();
     3c4:	78 94       	sei
     3c6:	09 c0       	rjmp	.+18     	; 0x3da <__vector_5+0x78>
// 			printf("%d \n\r", msg->data[byte]);
// 		}
// 	}
	else
	{
		can_controller_write(MCP_CANINTF, 0x00);
     3c8:	60 e0       	ldi	r22, 0x00	; 0
     3ca:	8c e2       	ldi	r24, 0x2C	; 44
     3cc:	54 df       	rcall	.-344    	; 0x276 <can_controller_write>
		//can_controller_write(MCP_EFLG, 0x00);
		free(msg);
     3ce:	ce 01       	movw	r24, r28
     3d0:	ca d5       	rcall	.+2964   	; 0xf66 <free>
		can_controller_write(MCP_CANINTF, 0x00);
     3d2:	60 e0       	ldi	r22, 0x00	; 0
     3d4:	8c e2       	ldi	r24, 0x2C	; 44
     3d6:	4f df       	rcall	.-354    	; 0x276 <can_controller_write>
		sei();
     3d8:	78 94       	sei
	//printf("aftah:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
	//printf("===========================================\n\r");
	free(msg);
	can_controller_write(MCP_CANINTF, 0x00);
	sei();
}
     3da:	ff 91       	pop	r31
     3dc:	ef 91       	pop	r30
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	bf 91       	pop	r27
     3e4:	af 91       	pop	r26
     3e6:	9f 91       	pop	r25
     3e8:	8f 91       	pop	r24
     3ea:	7f 91       	pop	r23
     3ec:	6f 91       	pop	r22
     3ee:	5f 91       	pop	r21
     3f0:	4f 91       	pop	r20
     3f2:	3f 91       	pop	r19
     3f4:	2f 91       	pop	r18
     3f6:	0f 90       	pop	r0
     3f8:	0b be       	out	0x3b, r0	; 59
     3fa:	0f 90       	pop	r0
     3fc:	0f be       	out	0x3f, r0	; 63
     3fe:	0f 90       	pop	r0
     400:	1f 90       	pop	r1
     402:	18 95       	reti

00000404 <dac_init>:

void dac_init()
{
	//reset ADC and put it to normal mode
	//uint8_t cmd = 0b00010000;
	TWI_Master_Initialise();
     404:	ad d2       	rcall	.+1370   	; 0x960 <TWI_Master_Initialise>
	//sei();
	//set SCL and SDA as outputs
 	set_bit(DDRD, PD0);
     406:	50 9a       	sbi	0x0a, 0	; 10
 	set_bit(DDRD, PD1);	
     408:	51 9a       	sbi	0x0a, 1	; 10
     40a:	08 95       	ret

0000040c <dac_driver_send>:
	//dac_driver_send(cmd, 0, 0);
}

void dac_driver_send(uint8_t data)
{
     40c:	cf 93       	push	r28
     40e:	df 93       	push	r29
     410:	00 d0       	rcall	.+0      	; 0x412 <dac_driver_send+0x6>
     412:	cd b7       	in	r28, 0x3d	; 61
     414:	de b7       	in	r29, 0x3e	; 62
	//DAC address + rd/!wr 01010000;
	uint8_t addr = 0x50;
	uint8_t msg[3];
	
	msg[0] = addr;
     416:	90 e5       	ldi	r25, 0x50	; 80
     418:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = 0x00;
     41a:	1a 82       	std	Y+2, r1	; 0x02
	msg[2] = data;
     41c:	8b 83       	std	Y+3, r24	; 0x03
	
	
	TWI_Start_Transceiver_With_Data( msg, 3);
     41e:	63 e0       	ldi	r22, 0x03	; 3
     420:	ce 01       	movw	r24, r28
     422:	01 96       	adiw	r24, 0x01	; 1
     424:	a7 d2       	rcall	.+1358   	; 0x974 <TWI_Start_Transceiver_With_Data>
// 	}else
// 	{
// 		TWI_Start_Transceiver_With_Data( msg, 2);
// 	}

}
     426:	0f 90       	pop	r0
     428:	0f 90       	pop	r0
     42a:	0f 90       	pop	r0
     42c:	df 91       	pop	r29
     42e:	cf 91       	pop	r28
     430:	08 95       	ret

00000432 <record_score>:
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
     436:	ec 01       	movw	r28, r24
     438:	80 e0       	ldi	r24, 0x00	; 0
     43a:	d7 de       	rcall	.-594    	; 0x1ea <adc_read>
     43c:	8c 32       	cpi	r24, 0x2C	; 44
     43e:	91 40       	sbci	r25, 0x01	; 1
     440:	78 f4       	brcc	.+30     	; 0x460 <record_score+0x2e>
     442:	21 96       	adiw	r28, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     444:	8f ef       	ldi	r24, 0xFF	; 255
     446:	93 ed       	ldi	r25, 0xD3	; 211
     448:	20 e3       	ldi	r18, 0x30	; 48
     44a:	81 50       	subi	r24, 0x01	; 1
     44c:	90 40       	sbci	r25, 0x00	; 0
     44e:	20 40       	sbci	r18, 0x00	; 0
     450:	e1 f7       	brne	.-8      	; 0x44a <record_score+0x18>
     452:	00 c0       	rjmp	.+0      	; 0x454 <record_score+0x22>
     454:	00 00       	nop
     456:	80 e0       	ldi	r24, 0x00	; 0
     458:	c8 de       	rcall	.-624    	; 0x1ea <adc_read>
     45a:	8d 32       	cpi	r24, 0x2D	; 45
     45c:	91 40       	sbci	r25, 0x01	; 1
     45e:	d8 f3       	brcs	.-10     	; 0x456 <record_score+0x24>
     460:	ce 01       	movw	r24, r28
     462:	df 91       	pop	r29
     464:	cf 91       	pop	r28
     466:	08 95       	ret

00000468 <main>:



int main(void)
{
	cli();
     468:	f8 94       	cli
	USART_Init(MYUBRR);
     46a:	87 e6       	ldi	r24, 0x67	; 103
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	37 d3       	rcall	.+1646   	; 0xade <USART_Init>
	spi_init();
     470:	23 d2       	rcall	.+1094   	; 0x8b8 <spi_init>
	can_controller_init();
     472:	10 df       	rcall	.-480    	; 0x294 <can_controller_init>
	can_init();
     474:	34 df       	rcall	.-408    	; 0x2de <can_init>
	timer_driver_init();
     476:	28 d2       	rcall	.+1104   	; 0x8c8 <timer_driver_init>
	adc_init();
     478:	a7 de       	rcall	.-690    	; 0x1c8 <adc_init>
	dac_init();
     47a:	c4 df       	rcall	.-120    	; 0x404 <dac_init>
	motor_init();
     47c:	81 d1       	rcall	.+770    	; 0x780 <motor_init>
	motor_controller_init();
     47e:	37 d0       	rcall	.+110    	; 0x4ee <motor_controller_init>
	sei();
     480:	78 94       	sei
	
	printf("Hello from node 2!\n\r");
     482:	86 e9       	ldi	r24, 0x96	; 150
     484:	92 e0       	ldi	r25, 0x02	; 2
     486:	9f 93       	push	r25
     488:	8f 93       	push	r24
     48a:	46 d6       	rcall	.+3212   	; 0x1118 <printf>
     48c:	0f 90       	pop	r0
     48e:	0f 90       	pop	r0
	
	uint16_t score = 0;
     490:	00 e0       	ldi	r16, 0x00	; 0
     492:	10 e0       	ldi	r17, 0x00	; 0
	
	while (1)
	{
		//printf("inside while \n\r");
		score = record_score(score);
		printf("ADC read: %d\t Score: %d\n\r", adc_read(0), score);
     494:	cb ea       	ldi	r28, 0xAB	; 171
     496:	d2 e0       	ldi	r29, 0x02	; 2
	//uint16_t value = 0;
	
	while (1)
	{
		//printf("inside while \n\r");
		score = record_score(score);
     498:	80 2f       	mov	r24, r16
     49a:	91 2f       	mov	r25, r17
     49c:	ca df       	rcall	.-108    	; 0x432 <record_score>
     49e:	08 2f       	mov	r16, r24
     4a0:	19 2f       	mov	r17, r25
		printf("ADC read: %d\t Score: %d\n\r", adc_read(0), score);
     4a2:	80 e0       	ldi	r24, 0x00	; 0
     4a4:	a2 de       	rcall	.-700    	; 0x1ea <adc_read>
     4a6:	1f 93       	push	r17
     4a8:	0f 93       	push	r16
     4aa:	9f 93       	push	r25
     4ac:	8f 93       	push	r24
     4ae:	df 93       	push	r29
     4b0:	cf 93       	push	r28
     4b2:	32 d6       	rcall	.+3172   	; 0x1118 <printf>
     4b4:	9f ef       	ldi	r25, 0xFF	; 255
     4b6:	29 e6       	ldi	r18, 0x69	; 105
     4b8:	88 e1       	ldi	r24, 0x18	; 24
     4ba:	91 50       	subi	r25, 0x01	; 1
     4bc:	20 40       	sbci	r18, 0x00	; 0
     4be:	80 40       	sbci	r24, 0x00	; 0
     4c0:	e1 f7       	brne	.-8      	; 0x4ba <main+0x52>
     4c2:	00 c0       	rjmp	.+0      	; 0x4c4 <main+0x5c>
     4c4:	00 00       	nop
     4c6:	0f 90       	pop	r0
     4c8:	0f 90       	pop	r0
     4ca:	0f 90       	pop	r0
     4cc:	0f 90       	pop	r0
     4ce:	0f 90       	pop	r0
     4d0:	0f 90       	pop	r0
     4d2:	e2 cf       	rjmp	.-60     	; 0x498 <main+0x30>

000004d4 <motor_controller_calibration>:
// 	max_motor_pos = motor_get_encoder();
// 	motor_move(RIGHT, 100);
// 	_delay_ms(1000);
// 	motor_move(RIGHT, 0);

	max_motor_pos = 8800;
     4d4:	80 e6       	ldi	r24, 0x60	; 96
     4d6:	92 e2       	ldi	r25, 0x22	; 34
     4d8:	90 93 04 03 	sts	0x0304, r25
     4dc:	80 93 03 03 	sts	0x0303, r24
	min_motor_pos = 100;
     4e0:	84 e6       	ldi	r24, 0x64	; 100
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	90 93 fa 02 	sts	0x02FA, r25
     4e8:	80 93 f9 02 	sts	0x02F9, r24
     4ec:	08 95       	ret

000004ee <motor_controller_init>:

}

void motor_controller_init()
{
	kp = 2.5;
     4ee:	80 e0       	ldi	r24, 0x00	; 0
     4f0:	90 e0       	ldi	r25, 0x00	; 0
     4f2:	a0 e2       	ldi	r26, 0x20	; 32
     4f4:	b0 e4       	ldi	r27, 0x40	; 64
     4f6:	80 93 0d 03 	sts	0x030D, r24
     4fa:	90 93 0e 03 	sts	0x030E, r25
     4fe:	a0 93 0f 03 	sts	0x030F, r26
     502:	b0 93 10 03 	sts	0x0310, r27
	ki = 2;
     506:	80 e0       	ldi	r24, 0x00	; 0
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	a0 e0       	ldi	r26, 0x00	; 0
     50c:	b0 e4       	ldi	r27, 0x40	; 64
     50e:	80 93 fd 02 	sts	0x02FD, r24
     512:	90 93 fe 02 	sts	0x02FE, r25
     516:	a0 93 ff 02 	sts	0x02FF, r26
     51a:	b0 93 00 03 	sts	0x0300, r27
	integral = 0;
     51e:	10 92 09 03 	sts	0x0309, r1
     522:	10 92 0a 03 	sts	0x030A, r1
     526:	10 92 0b 03 	sts	0x030B, r1
     52a:	10 92 0c 03 	sts	0x030C, r1
	error = 0;
     52e:	10 92 02 03 	sts	0x0302, r1
     532:	10 92 01 03 	sts	0x0301, r1
	set_point = 0;
     536:	10 92 fc 02 	sts	0x02FC, r1
     53a:	10 92 fb 02 	sts	0x02FB, r1
	dt = 0.1;
     53e:	8d ec       	ldi	r24, 0xCD	; 205
     540:	9c ec       	ldi	r25, 0xCC	; 204
     542:	ac ec       	ldi	r26, 0xCC	; 204
     544:	bd e3       	ldi	r27, 0x3D	; 61
     546:	80 93 05 03 	sts	0x0305, r24
     54a:	90 93 06 03 	sts	0x0306, r25
     54e:	a0 93 07 03 	sts	0x0307, r26
     552:	b0 93 08 03 	sts	0x0308, r27
	
	motor_controller_calibration();
     556:	be df       	rcall	.-132    	; 0x4d4 <motor_controller_calibration>
	cli();
     558:	f8 94       	cli
	
	TCCR4A |= 0;
     55a:	e0 ea       	ldi	r30, 0xA0	; 160
     55c:	f0 e0       	ldi	r31, 0x00	; 0
     55e:	80 81       	ld	r24, Z
     560:	80 83       	st	Z, r24
	// set up timer with prescaler = 64 and CTC mode
	TCCR4B |= (1 << WGM42)|(1 << CS41)|(1 << CS40);
     562:	e1 ea       	ldi	r30, 0xA1	; 161
     564:	f0 e0       	ldi	r31, 0x00	; 0
     566:	80 81       	ld	r24, Z
     568:	8b 60       	ori	r24, 0x0B	; 11
     56a:	80 83       	st	Z, r24
	// initialize counter
	TCNT4 = 0;
     56c:	10 92 a5 00 	sts	0x00A5, r1
     570:	10 92 a4 00 	sts	0x00A4, r1
	// initialize compare value
	OCR4A = 24999;
     574:	87 ea       	ldi	r24, 0xA7	; 167
     576:	91 e6       	ldi	r25, 0x61	; 97
     578:	90 93 a9 00 	sts	0x00A9, r25
     57c:	80 93 a8 00 	sts	0x00A8, r24
	// enable compare interrupt
	TIMSK4 |= (1 << OCIE4A);
     580:	e2 e7       	ldi	r30, 0x72	; 114
     582:	f0 e0       	ldi	r31, 0x00	; 0
     584:	80 81       	ld	r24, Z
     586:	82 60       	ori	r24, 0x02	; 2
     588:	80 83       	st	Z, r24
	sei();
     58a:	78 94       	sei
     58c:	08 95       	ret

0000058e <motor_controller>:
}

void motor_controller()
{
     58e:	8f 92       	push	r8
     590:	9f 92       	push	r9
     592:	af 92       	push	r10
     594:	bf 92       	push	r11
     596:	cf 92       	push	r12
     598:	df 92       	push	r13
     59a:	ef 92       	push	r14
     59c:	ff 92       	push	r15
     59e:	0f 93       	push	r16
     5a0:	1f 93       	push	r17
     5a2:	cf 93       	push	r28
     5a4:	df 93       	push	r29
	enum direction target_dir;
	int8_t speed;
	uint16_t motor_cur_pos = motor_get_encoder();
     5a6:	1e d1       	rcall	.+572    	; 0x7e4 <motor_get_encoder>
     5a8:	8c 01       	movw	r16, r24
	
	
	error = set_point - motor_cur_pos;
     5aa:	c0 91 fb 02 	lds	r28, 0x02FB
     5ae:	d0 91 fc 02 	lds	r29, 0x02FC
     5b2:	c8 1b       	sub	r28, r24
     5b4:	d9 0b       	sbc	r29, r25
     5b6:	d0 93 02 03 	sts	0x0302, r29
     5ba:	c0 93 01 03 	sts	0x0301, r28
	}else
	{
		target_dir = RIGHT;
	}
	
	integral = integral + error * dt;
     5be:	be 01       	movw	r22, r28
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	32 d3       	rcall	.+1636   	; 0xc2a <__floatunsisf>
     5c6:	6b 01       	movw	r12, r22
     5c8:	7c 01       	movw	r14, r24
     5ca:	20 91 05 03 	lds	r18, 0x0305
     5ce:	30 91 06 03 	lds	r19, 0x0306
     5d2:	40 91 07 03 	lds	r20, 0x0307
     5d6:	50 91 08 03 	lds	r21, 0x0308
     5da:	80 90 09 03 	lds	r8, 0x0309
     5de:	90 90 0a 03 	lds	r9, 0x030A
     5e2:	a0 90 0b 03 	lds	r10, 0x030B
     5e6:	b0 90 0c 03 	lds	r11, 0x030C
	if (error < 10){
     5ea:	ca 30       	cpi	r28, 0x0A	; 10
     5ec:	d1 05       	cpc	r29, r1
     5ee:	68 f0       	brcs	.+26     	; 0x60a <motor_controller+0x7c>
	}else
	{
		target_dir = RIGHT;
	}
	
	integral = integral + error * dt;
     5f0:	aa d3       	rcall	.+1876   	; 0xd46 <__mulsf3>
     5f2:	a5 01       	movw	r20, r10
     5f4:	94 01       	movw	r18, r8
     5f6:	84 d2       	rcall	.+1288   	; 0xb00 <__addsf3>
     5f8:	60 93 09 03 	sts	0x0309, r22
     5fc:	70 93 0a 03 	sts	0x030A, r23
     600:	80 93 0b 03 	sts	0x030B, r24
     604:	90 93 0c 03 	sts	0x030C, r25
     608:	08 c0       	rjmp	.+16     	; 0x61a <motor_controller+0x8c>
	if (error < 10){
		integral = 0;
     60a:	10 92 09 03 	sts	0x0309, r1
     60e:	10 92 0a 03 	sts	0x030A, r1
     612:	10 92 0b 03 	sts	0x030B, r1
     616:	10 92 0c 03 	sts	0x030C, r1
	}
	speed = abs((int8_t) (kp*error + ki*integral));
     61a:	20 91 0d 03 	lds	r18, 0x030D
     61e:	30 91 0e 03 	lds	r19, 0x030E
     622:	40 91 0f 03 	lds	r20, 0x030F
     626:	50 91 10 03 	lds	r21, 0x0310
     62a:	c7 01       	movw	r24, r14
     62c:	b6 01       	movw	r22, r12
     62e:	8b d3       	rcall	.+1814   	; 0xd46 <__mulsf3>
     630:	6b 01       	movw	r12, r22
     632:	7c 01       	movw	r14, r24
     634:	20 91 09 03 	lds	r18, 0x0309
     638:	30 91 0a 03 	lds	r19, 0x030A
     63c:	40 91 0b 03 	lds	r20, 0x030B
     640:	50 91 0c 03 	lds	r21, 0x030C
     644:	60 91 fd 02 	lds	r22, 0x02FD
     648:	70 91 fe 02 	lds	r23, 0x02FE
     64c:	80 91 ff 02 	lds	r24, 0x02FF
     650:	90 91 00 03 	lds	r25, 0x0300
     654:	78 d3       	rcall	.+1776   	; 0xd46 <__mulsf3>
     656:	9b 01       	movw	r18, r22
     658:	ac 01       	movw	r20, r24
     65a:	c7 01       	movw	r24, r14
     65c:	b6 01       	movw	r22, r12
     65e:	50 d2       	rcall	.+1184   	; 0xb00 <__addsf3>
     660:	b3 d2       	rcall	.+1382   	; 0xbc8 <__fixsfsi>
     662:	e6 2e       	mov	r14, r22
     664:	ff 24       	eor	r15, r15
     666:	e7 fc       	sbrc	r14, 7
     668:	f0 94       	com	r15
     66a:	ff 20       	and	r15, r15
     66c:	1c f4       	brge	.+6      	; 0x674 <motor_controller+0xe6>
     66e:	f1 94       	neg	r15
     670:	e1 94       	neg	r14
     672:	f1 08       	sbc	r15, r1
	
	if (speed > 255)
	{
		speed = 255;
	}
	printf("ERROR: %d \t SPEED: %d\t DIR: %d \t MPOS: %d\n\r", error, speed, target_dir, motor_cur_pos);
     674:	1f 93       	push	r17
     676:	0f 93       	push	r16
     678:	1f 92       	push	r1
     67a:	82 e0       	ldi	r24, 0x02	; 2
     67c:	8f 93       	push	r24
     67e:	8e 2d       	mov	r24, r14
     680:	99 27       	eor	r25, r25
     682:	87 fd       	sbrc	r24, 7
     684:	90 95       	com	r25
     686:	9f 93       	push	r25
     688:	8f 93       	push	r24
     68a:	df 93       	push	r29
     68c:	cf 93       	push	r28
     68e:	85 ec       	ldi	r24, 0xC5	; 197
     690:	92 e0       	ldi	r25, 0x02	; 2
     692:	9f 93       	push	r25
     694:	8f 93       	push	r24
     696:	40 d5       	rcall	.+2688   	; 0x1118 <printf>
	motor_move(target_dir, speed);
     698:	6e 2d       	mov	r22, r14
     69a:	82 e0       	ldi	r24, 0x02	; 2
     69c:	90 e0       	ldi	r25, 0x00	; 0
     69e:	c7 d0       	rcall	.+398    	; 0x82e <motor_move>
     6a0:	8d b7       	in	r24, 0x3d	; 61
     6a2:	9e b7       	in	r25, 0x3e	; 62
     6a4:	0a 96       	adiw	r24, 0x0a	; 10
     6a6:	0f b6       	in	r0, 0x3f	; 63
     6a8:	f8 94       	cli
     6aa:	9e bf       	out	0x3e, r25	; 62
     6ac:	0f be       	out	0x3f, r0	; 63
     6ae:	8d bf       	out	0x3d, r24	; 61
}
     6b0:	df 91       	pop	r29
     6b2:	cf 91       	pop	r28
     6b4:	1f 91       	pop	r17
     6b6:	0f 91       	pop	r16
     6b8:	ff 90       	pop	r15
     6ba:	ef 90       	pop	r14
     6bc:	df 90       	pop	r13
     6be:	cf 90       	pop	r12
     6c0:	bf 90       	pop	r11
     6c2:	af 90       	pop	r10
     6c4:	9f 90       	pop	r9
     6c6:	8f 90       	pop	r8
     6c8:	08 95       	ret

000006ca <motor_controller_set_point>:

void motor_controller_set_point(uint16_t sp)
{
	set_point = (max_motor_pos-min_motor_pos)*sp/100 + min_motor_pos;
     6ca:	40 91 f9 02 	lds	r20, 0x02F9
     6ce:	50 91 fa 02 	lds	r21, 0x02FA
     6d2:	60 91 03 03 	lds	r22, 0x0303
     6d6:	70 91 04 03 	lds	r23, 0x0304
     6da:	64 1b       	sub	r22, r20
     6dc:	75 0b       	sbc	r23, r21
     6de:	9c 01       	movw	r18, r24
     6e0:	26 9f       	mul	r18, r22
     6e2:	c0 01       	movw	r24, r0
     6e4:	27 9f       	mul	r18, r23
     6e6:	90 0d       	add	r25, r0
     6e8:	36 9f       	mul	r19, r22
     6ea:	90 0d       	add	r25, r0
     6ec:	11 24       	eor	r1, r1
     6ee:	9c 01       	movw	r18, r24
     6f0:	36 95       	lsr	r19
     6f2:	27 95       	ror	r18
     6f4:	36 95       	lsr	r19
     6f6:	27 95       	ror	r18
     6f8:	ab e7       	ldi	r26, 0x7B	; 123
     6fa:	b4 e1       	ldi	r27, 0x14	; 20
     6fc:	8d d3       	rcall	.+1818   	; 0xe18 <__umulhisi3>
     6fe:	96 95       	lsr	r25
     700:	87 95       	ror	r24
     702:	48 0f       	add	r20, r24
     704:	59 1f       	adc	r21, r25
     706:	50 93 fc 02 	sts	0x02FC, r21
     70a:	40 93 fb 02 	sts	0x02FB, r20
     70e:	08 95       	ret

00000710 <__vector_42>:
}

ISR(TIMER4_COMPA_vect){
     710:	1f 92       	push	r1
     712:	0f 92       	push	r0
     714:	0f b6       	in	r0, 0x3f	; 63
     716:	0f 92       	push	r0
     718:	11 24       	eor	r1, r1
     71a:	0b b6       	in	r0, 0x3b	; 59
     71c:	0f 92       	push	r0
     71e:	2f 93       	push	r18
     720:	3f 93       	push	r19
     722:	4f 93       	push	r20
     724:	5f 93       	push	r21
     726:	6f 93       	push	r22
     728:	7f 93       	push	r23
     72a:	8f 93       	push	r24
     72c:	9f 93       	push	r25
     72e:	af 93       	push	r26
     730:	bf 93       	push	r27
     732:	ef 93       	push	r30
     734:	ff 93       	push	r31
	
	cli();
     736:	f8 94       	cli
	motor_controller();
     738:	2a df       	rcall	.-428    	; 0x58e <motor_controller>
	sei();
     73a:	78 94       	sei
     73c:	ff 91       	pop	r31
     73e:	ef 91       	pop	r30
     740:	bf 91       	pop	r27
     742:	af 91       	pop	r26
     744:	9f 91       	pop	r25
     746:	8f 91       	pop	r24
     748:	7f 91       	pop	r23
     74a:	6f 91       	pop	r22
     74c:	5f 91       	pop	r21
     74e:	4f 91       	pop	r20
     750:	3f 91       	pop	r19
     752:	2f 91       	pop	r18
     754:	0f 90       	pop	r0
     756:	0b be       	out	0x3b, r0	; 59
     758:	0f 90       	pop	r0
     75a:	0f be       	out	0x3f, r0	; 63
     75c:	0f 90       	pop	r0
     75e:	1f 90       	pop	r1
     760:	18 95       	reti

00000762 <motor_reset_encoder>:


void motor_set_speed(uint8_t speed)
{
	//send speed through DAC/i2C
	dac_driver_send(speed);
     762:	e2 e0       	ldi	r30, 0x02	; 2
     764:	f1 e0       	ldi	r31, 0x01	; 1
     766:	80 81       	ld	r24, Z
     768:	8f 7b       	andi	r24, 0xBF	; 191
     76a:	80 83       	st	Z, r24
     76c:	87 ec       	ldi	r24, 0xC7	; 199
     76e:	90 e0       	ldi	r25, 0x00	; 0
     770:	01 97       	sbiw	r24, 0x01	; 1
     772:	f1 f7       	brne	.-4      	; 0x770 <motor_reset_encoder+0xe>
     774:	00 c0       	rjmp	.+0      	; 0x776 <motor_reset_encoder+0x14>
     776:	00 00       	nop
     778:	80 81       	ld	r24, Z
     77a:	80 64       	ori	r24, 0x40	; 64
     77c:	80 83       	st	Z, r24
     77e:	08 95       	ret

00000780 <motor_init>:
     780:	e1 e0       	ldi	r30, 0x01	; 1
     782:	f1 e0       	ldi	r31, 0x01	; 1
     784:	80 81       	ld	r24, Z
     786:	80 62       	ori	r24, 0x20	; 32
     788:	80 83       	st	Z, r24
     78a:	80 81       	ld	r24, Z
     78c:	88 60       	ori	r24, 0x08	; 8
     78e:	80 83       	st	Z, r24
     790:	80 81       	ld	r24, Z
     792:	82 60       	ori	r24, 0x02	; 2
     794:	80 83       	st	Z, r24
     796:	80 81       	ld	r24, Z
     798:	80 64       	ori	r24, 0x40	; 64
     79a:	80 83       	st	Z, r24
     79c:	80 81       	ld	r24, Z
     79e:	80 62       	ori	r24, 0x20	; 32
     7a0:	80 83       	st	Z, r24
     7a2:	e7 e0       	ldi	r30, 0x07	; 7
     7a4:	f1 e0       	ldi	r31, 0x01	; 1
     7a6:	80 81       	ld	r24, Z
     7a8:	8e 7f       	andi	r24, 0xFE	; 254
     7aa:	80 83       	st	Z, r24
     7ac:	80 81       	ld	r24, Z
     7ae:	8d 7f       	andi	r24, 0xFD	; 253
     7b0:	80 83       	st	Z, r24
     7b2:	80 81       	ld	r24, Z
     7b4:	8b 7f       	andi	r24, 0xFB	; 251
     7b6:	80 83       	st	Z, r24
     7b8:	80 81       	ld	r24, Z
     7ba:	87 7f       	andi	r24, 0xF7	; 247
     7bc:	80 83       	st	Z, r24
     7be:	80 81       	ld	r24, Z
     7c0:	8f 7e       	andi	r24, 0xEF	; 239
     7c2:	80 83       	st	Z, r24
     7c4:	80 81       	ld	r24, Z
     7c6:	8f 7d       	andi	r24, 0xDF	; 223
     7c8:	80 83       	st	Z, r24
     7ca:	80 81       	ld	r24, Z
     7cc:	8f 7b       	andi	r24, 0xBF	; 191
     7ce:	80 83       	st	Z, r24
     7d0:	80 81       	ld	r24, Z
     7d2:	8f 77       	andi	r24, 0x7F	; 127
     7d4:	80 83       	st	Z, r24
     7d6:	e2 e0       	ldi	r30, 0x02	; 2
     7d8:	f1 e0       	ldi	r31, 0x01	; 1
     7da:	80 81       	ld	r24, Z
     7dc:	80 62       	ori	r24, 0x20	; 32
     7de:	80 83       	st	Z, r24
     7e0:	c0 cf       	rjmp	.-128    	; 0x762 <motor_reset_encoder>
     7e2:	08 95       	ret

000007e4 <motor_get_encoder>:
uint16_t motor_get_encoder()
{
	uint16_t encod_counter;
	uint8_t LSB_counter;
	
	clear_bit(PORTH, MJ1_OE);
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	f1 e0       	ldi	r31, 0x01	; 1
     7e8:	80 81       	ld	r24, Z
     7ea:	8f 7d       	andi	r24, 0xDF	; 223
     7ec:	80 83       	st	Z, r24
	clear_bit(PORTH, MJ1_SEL);
     7ee:	80 81       	ld	r24, Z
     7f0:	87 7f       	andi	r24, 0xF7	; 247
     7f2:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7f4:	2a e6       	ldi	r18, 0x6A	; 106
     7f6:	2a 95       	dec	r18
     7f8:	f1 f7       	brne	.-4      	; 0x7f6 <motor_get_encoder+0x12>
     7fa:	00 c0       	rjmp	.+0      	; 0x7fc <motor_get_encoder+0x18>
	_delay_us(20);
	encod_counter = PINK;
     7fc:	80 91 06 01 	lds	r24, 0x0106
     800:	90 e0       	ldi	r25, 0x00	; 0
	
	set_bit(PORTH, MJ1_SEL);
     802:	20 81       	ld	r18, Z
     804:	28 60       	ori	r18, 0x08	; 8
     806:	20 83       	st	Z, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     808:	3f ef       	ldi	r19, 0xFF	; 255
     80a:	49 ef       	ldi	r20, 0xF9	; 249
     80c:	20 e0       	ldi	r18, 0x00	; 0
     80e:	31 50       	subi	r19, 0x01	; 1
     810:	40 40       	sbci	r20, 0x00	; 0
     812:	20 40       	sbci	r18, 0x00	; 0
     814:	e1 f7       	brne	.-8      	; 0x80e <motor_get_encoder+0x2a>
     816:	00 c0       	rjmp	.+0      	; 0x818 <motor_get_encoder+0x34>
     818:	00 00       	nop
	_delay_ms(20);
	LSB_counter = PINK;
     81a:	20 91 06 01 	lds	r18, 0x0106
	
	set_bit(PORTH, MJ1_OE);
     81e:	30 81       	ld	r19, Z
     820:	30 62       	ori	r19, 0x20	; 32
     822:	30 83       	st	Z, r19
	//motor_reset_encoder();
	
	//8-bit left shift
	encod_counter = encod_counter*256;
     824:	98 2f       	mov	r25, r24
     826:	88 27       	eor	r24, r24
	//add LSB
	encod_counter += LSB_counter;
	
	return encod_counter;
}
     828:	82 0f       	add	r24, r18
     82a:	91 1d       	adc	r25, r1
     82c:	08 95       	ret

0000082e <motor_move>:
	printf("MOTOR COUNTER: %d \n\r", encoder_motor);
}


void motor_move(int dir, int8_t speed)
{
     82e:	1f 93       	push	r17
     830:	cf 93       	push	r28
     832:	df 93       	push	r29
     834:	ec 01       	movw	r28, r24
     836:	16 2f       	mov	r17, r22
	uint16_t encoder_motor;
	
	encoder_motor = motor_get_encoder();
     838:	d5 df       	rcall	.-86     	; 0x7e4 <motor_get_encoder>
	//printf("MOTOR COUNTER: %d \n\r", encoder_motor);
	
	//set motor EN to 1
	set_bit(PORTH, MJ1_EN);
     83a:	e2 e0       	ldi	r30, 0x02	; 2
     83c:	f1 e0       	ldi	r31, 0x01	; 1
     83e:	80 81       	ld	r24, Z
     840:	80 62       	ori	r24, 0x20	; 32
     842:	80 83       	st	Z, r24
	
	//printf("SPEED: %d\n\r", speed);
	
	speed = abs(speed);
     844:	61 2f       	mov	r22, r17
     846:	77 27       	eor	r23, r23
     848:	67 fd       	sbrc	r22, 7
     84a:	70 95       	com	r23
     84c:	77 23       	and	r23, r23
     84e:	1c f4       	brge	.+6      	; 0x856 <motor_move+0x28>
     850:	71 95       	neg	r23
     852:	61 95       	neg	r22
     854:	71 09       	sbc	r23, r1
     856:	cb 01       	movw	r24, r22
	//printf("%d\n\r", speed);

	if (dir == RIGHT)
     858:	c2 30       	cpi	r28, 0x02	; 2
     85a:	d1 05       	cpc	r29, r1
     85c:	31 f4       	brne	.+12     	; 0x86a <motor_move+0x3c>
	{
		//printf("LEFT\n\r");
		set_bit(PORTH, MJ1_DIR);
     85e:	e2 e0       	ldi	r30, 0x02	; 2
     860:	f1 e0       	ldi	r31, 0x01	; 1
     862:	20 81       	ld	r18, Z
     864:	22 60       	ori	r18, 0x02	; 2
     866:	20 83       	st	Z, r18
     868:	07 c0       	rjmp	.+14     	; 0x878 <motor_move+0x4a>
	}else if (dir == LEFT)
     86a:	21 97       	sbiw	r28, 0x01	; 1
     86c:	29 f4       	brne	.+10     	; 0x878 <motor_move+0x4a>
	{
		//printf("RIGHT\n\r");
		clear_bit(PORTH, MJ1_DIR);
     86e:	e2 e0       	ldi	r30, 0x02	; 2
     870:	f1 e0       	ldi	r31, 0x01	; 1
     872:	20 81       	ld	r18, Z
     874:	2d 7f       	andi	r18, 0xFD	; 253
     876:	20 83       	st	Z, r18


void motor_set_speed(uint8_t speed)
{
	//send speed through DAC/i2C
	dac_driver_send(speed);
     878:	99 27       	eor	r25, r25
     87a:	c8 dd       	rcall	.-1136   	; 0x40c <dac_driver_send>
		clear_bit(PORTH, MJ1_DIR);
	}

	//set speed
	motor_set_speed(speed);
}
     87c:	df 91       	pop	r29
     87e:	cf 91       	pop	r28
     880:	1f 91       	pop	r17
     882:	08 95       	ret

00000884 <control_solenoid>:

void control_solenoid(uint8_t push)
{
	if (push == 1)
     884:	81 30       	cpi	r24, 0x01	; 1
     886:	31 f4       	brne	.+12     	; 0x894 <control_solenoid+0x10>
	{
		clear_bit(PORTL, PL0);
     888:	eb e0       	ldi	r30, 0x0B	; 11
     88a:	f1 e0       	ldi	r31, 0x01	; 1
     88c:	80 81       	ld	r24, Z
     88e:	8e 7f       	andi	r24, 0xFE	; 254
     890:	80 83       	st	Z, r24
     892:	08 95       	ret
	}
	else
	{
		set_bit(PORTL, PL0);
     894:	eb e0       	ldi	r30, 0x0B	; 11
     896:	f1 e0       	ldi	r31, 0x01	; 1
     898:	80 81       	ld	r24, Z
     89a:	81 60       	ori	r24, 0x01	; 1
     89c:	80 83       	st	Z, r24
     89e:	08 95       	ret

000008a0 <SPI_MasterInit>:
     8a0:	84 b1       	in	r24, 0x04	; 4
     8a2:	87 68       	ori	r24, 0x87	; 135
     8a4:	84 b9       	out	0x04, r24	; 4
     8a6:	23 98       	cbi	0x04, 3	; 4
     8a8:	81 e5       	ldi	r24, 0x51	; 81
     8aa:	8c bd       	out	0x2c, r24	; 44
     8ac:	08 95       	ret

000008ae <SPI_MasterTransmit>:
     8ae:	8e bd       	out	0x2e, r24	; 46
     8b0:	0d b4       	in	r0, 0x2d	; 45
     8b2:	07 fe       	sbrs	r0, 7
     8b4:	fd cf       	rjmp	.-6      	; 0x8b0 <SPI_MasterTransmit+0x2>
     8b6:	08 95       	ret

000008b8 <spi_init>:
     8b8:	f3 cf       	rjmp	.-26     	; 0x8a0 <SPI_MasterInit>
     8ba:	08 95       	ret

000008bc <spi_send>:
     8bc:	f8 cf       	rjmp	.-16     	; 0x8ae <SPI_MasterTransmit>
     8be:	08 95       	ret

000008c0 <spi_read>:
     8c0:	80 e0       	ldi	r24, 0x00	; 0
     8c2:	f5 df       	rcall	.-22     	; 0x8ae <SPI_MasterTransmit>
     8c4:	8e b5       	in	r24, 0x2e	; 46
     8c6:	08 95       	ret

000008c8 <timer_driver_init>:
#include <avr/io.h>
#include "avr/interrupt.h"

void timer_driver_init()
{
	set_bit(DDRE, PE3);
     8c8:	6b 9a       	sbi	0x0d, 3	; 13
	cli();
     8ca:	f8 94       	cli
	//TOP = 16MHz/pre-scale/50Hz
	ICR3 = 39999;
     8cc:	8f e3       	ldi	r24, 0x3F	; 63
     8ce:	9c e9       	ldi	r25, 0x9C	; 156
     8d0:	90 93 97 00 	sts	0x0097, r25
     8d4:	80 93 96 00 	sts	0x0096, r24
	
	//duty_cycle
	OCR3A = 3999;
     8d8:	8f e9       	ldi	r24, 0x9F	; 159
     8da:	9f e0       	ldi	r25, 0x0F	; 15
     8dc:	90 93 99 00 	sts	0x0099, r25
     8e0:	80 93 98 00 	sts	0x0098, r24
	
	//Set pre-scale to 8
	clear_bit(TCCR3B, CS30);
     8e4:	a1 e9       	ldi	r26, 0x91	; 145
     8e6:	b0 e0       	ldi	r27, 0x00	; 0
     8e8:	8c 91       	ld	r24, X
     8ea:	8e 7f       	andi	r24, 0xFE	; 254
     8ec:	8c 93       	st	X, r24
	set_bit(TCCR3B, CS31);
     8ee:	8c 91       	ld	r24, X
     8f0:	82 60       	ori	r24, 0x02	; 2
     8f2:	8c 93       	st	X, r24
	clear_bit(TCCR3B, CS32);
     8f4:	8c 91       	ld	r24, X
     8f6:	8b 7f       	andi	r24, 0xFB	; 251
     8f8:	8c 93       	st	X, r24
	
	//Set mode of operation to 14 (Fast PWM with ICRn)
	set_bit(TCCR3A, WGM31);
     8fa:	e0 e9       	ldi	r30, 0x90	; 144
     8fc:	f0 e0       	ldi	r31, 0x00	; 0
     8fe:	80 81       	ld	r24, Z
     900:	82 60       	ori	r24, 0x02	; 2
     902:	80 83       	st	Z, r24
	clear_bit(TCCR3A, WGM30);
     904:	80 81       	ld	r24, Z
     906:	8e 7f       	andi	r24, 0xFE	; 254
     908:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM33) | (1 << WGM32);
     90a:	8c 91       	ld	r24, X
     90c:	88 61       	ori	r24, 0x18	; 24
     90e:	8c 93       	st	X, r24
	
	//Enable compare interruption on reg OCRnA
	set_bit(TCCR3A, COM3A1);
     910:	80 81       	ld	r24, Z
     912:	80 68       	ori	r24, 0x80	; 128
     914:	80 83       	st	Z, r24
	clear_bit(TCCR3A, COM3A0);
     916:	80 81       	ld	r24, Z
     918:	8f 7b       	andi	r24, 0xBF	; 191
     91a:	80 83       	st	Z, r24

	sei();
     91c:	78 94       	sei
     91e:	08 95       	ret

00000920 <timer_driver_set_duty_cycle>:
}

void timer_driver_set_duty_cycle(int8_t position)
{
	int duty_cycle = 20 * (100 - position) + 1999;
     920:	24 e6       	ldi	r18, 0x64	; 100
     922:	30 e0       	ldi	r19, 0x00	; 0
     924:	28 1b       	sub	r18, r24
     926:	31 09       	sbc	r19, r1
     928:	87 fd       	sbrc	r24, 7
     92a:	33 95       	inc	r19
     92c:	44 e1       	ldi	r20, 0x14	; 20
     92e:	42 9f       	mul	r20, r18
     930:	c0 01       	movw	r24, r0
     932:	43 9f       	mul	r20, r19
     934:	90 0d       	add	r25, r0
     936:	11 24       	eor	r1, r1
     938:	81 53       	subi	r24, 0x31	; 49
     93a:	98 4f       	sbci	r25, 0xF8	; 248
	//printf("%d\n\r", duty_cycle);
	
	if (duty_cycle < 1999)
     93c:	8f 3c       	cpi	r24, 0xCF	; 207
     93e:	27 e0       	ldi	r18, 0x07	; 7
     940:	92 07       	cpc	r25, r18
     942:	3c f0       	brlt	.+14     	; 0x952 <timer_driver_set_duty_cycle+0x32>
     944:	80 3a       	cpi	r24, 0xA0	; 160
     946:	2f e0       	ldi	r18, 0x0F	; 15
     948:	92 07       	cpc	r25, r18
     94a:	2c f0       	brlt	.+10     	; 0x956 <timer_driver_set_duty_cycle+0x36>
     94c:	8f e9       	ldi	r24, 0x9F	; 159
     94e:	9f e0       	ldi	r25, 0x0F	; 15
     950:	02 c0       	rjmp	.+4      	; 0x956 <timer_driver_set_duty_cycle+0x36>
		duty_cycle = 1999;
     952:	8f ec       	ldi	r24, 0xCF	; 207
     954:	97 e0       	ldi	r25, 0x07	; 7
	else if (duty_cycle > 3999)
		duty_cycle = 3999;
	
	OCR3A = (uint16_t) duty_cycle;
     956:	90 93 99 00 	sts	0x0099, r25
     95a:	80 93 98 00 	sts	0x0098, r24
     95e:	08 95       	ret

00000960 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     960:	8c e0       	ldi	r24, 0x0C	; 12
     962:	80 93 b8 00 	sts	0x00B8, r24
     966:	8f ef       	ldi	r24, 0xFF	; 255
     968:	80 93 bb 00 	sts	0x00BB, r24
     96c:	84 e0       	ldi	r24, 0x04	; 4
     96e:	80 93 bc 00 	sts	0x00BC, r24
     972:	08 95       	ret

00000974 <TWI_Start_Transceiver_With_Data>:
     974:	ec eb       	ldi	r30, 0xBC	; 188
     976:	f0 e0       	ldi	r31, 0x00	; 0
     978:	20 81       	ld	r18, Z
     97a:	20 fd       	sbrc	r18, 0
     97c:	fd cf       	rjmp	.-6      	; 0x978 <TWI_Start_Transceiver_With_Data+0x4>
     97e:	60 93 f4 02 	sts	0x02F4, r22
     982:	fc 01       	movw	r30, r24
     984:	20 81       	ld	r18, Z
     986:	20 93 f5 02 	sts	0x02F5, r18
     98a:	20 fd       	sbrc	r18, 0
     98c:	0c c0       	rjmp	.+24     	; 0x9a6 <TWI_Start_Transceiver_With_Data+0x32>
     98e:	62 30       	cpi	r22, 0x02	; 2
     990:	50 f0       	brcs	.+20     	; 0x9a6 <TWI_Start_Transceiver_With_Data+0x32>
     992:	dc 01       	movw	r26, r24
     994:	11 96       	adiw	r26, 0x01	; 1
     996:	e6 ef       	ldi	r30, 0xF6	; 246
     998:	f2 e0       	ldi	r31, 0x02	; 2
     99a:	81 e0       	ldi	r24, 0x01	; 1
     99c:	9d 91       	ld	r25, X+
     99e:	91 93       	st	Z+, r25
     9a0:	8f 5f       	subi	r24, 0xFF	; 255
     9a2:	86 13       	cpse	r24, r22
     9a4:	fb cf       	rjmp	.-10     	; 0x99c <TWI_Start_Transceiver_With_Data+0x28>
     9a6:	10 92 f3 02 	sts	0x02F3, r1
     9aa:	88 ef       	ldi	r24, 0xF8	; 248
     9ac:	80 93 06 02 	sts	0x0206, r24
     9b0:	85 ea       	ldi	r24, 0xA5	; 165
     9b2:	80 93 bc 00 	sts	0x00BC, r24
     9b6:	08 95       	ret

000009b8 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     9b8:	1f 92       	push	r1
     9ba:	0f 92       	push	r0
     9bc:	0f b6       	in	r0, 0x3f	; 63
     9be:	0f 92       	push	r0
     9c0:	11 24       	eor	r1, r1
     9c2:	0b b6       	in	r0, 0x3b	; 59
     9c4:	0f 92       	push	r0
     9c6:	2f 93       	push	r18
     9c8:	3f 93       	push	r19
     9ca:	8f 93       	push	r24
     9cc:	9f 93       	push	r25
     9ce:	af 93       	push	r26
     9d0:	bf 93       	push	r27
     9d2:	ef 93       	push	r30
     9d4:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9d6:	80 91 b9 00 	lds	r24, 0x00B9
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	fc 01       	movw	r30, r24
     9de:	38 97       	sbiw	r30, 0x08	; 8
     9e0:	e1 35       	cpi	r30, 0x51	; 81
     9e2:	f1 05       	cpc	r31, r1
     9e4:	08 f0       	brcs	.+2      	; 0x9e8 <__vector_39+0x30>
     9e6:	55 c0       	rjmp	.+170    	; 0xa92 <__vector_39+0xda>
     9e8:	ee 58       	subi	r30, 0x8E	; 142
     9ea:	ff 4f       	sbci	r31, 0xFF	; 255
     9ec:	0f c2       	rjmp	.+1054   	; 0xe0c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9ee:	10 92 f2 02 	sts	0x02F2, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9f2:	e0 91 f2 02 	lds	r30, 0x02F2
     9f6:	80 91 f4 02 	lds	r24, 0x02F4
     9fa:	e8 17       	cp	r30, r24
     9fc:	70 f4       	brcc	.+28     	; 0xa1a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     9fe:	81 e0       	ldi	r24, 0x01	; 1
     a00:	8e 0f       	add	r24, r30
     a02:	80 93 f2 02 	sts	0x02F2, r24
     a06:	f0 e0       	ldi	r31, 0x00	; 0
     a08:	eb 50       	subi	r30, 0x0B	; 11
     a0a:	fd 4f       	sbci	r31, 0xFD	; 253
     a0c:	80 81       	ld	r24, Z
     a0e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a12:	85 e8       	ldi	r24, 0x85	; 133
     a14:	80 93 bc 00 	sts	0x00BC, r24
     a18:	43 c0       	rjmp	.+134    	; 0xaa0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a1a:	80 91 f3 02 	lds	r24, 0x02F3
     a1e:	81 60       	ori	r24, 0x01	; 1
     a20:	80 93 f3 02 	sts	0x02F3, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a24:	84 e9       	ldi	r24, 0x94	; 148
     a26:	80 93 bc 00 	sts	0x00BC, r24
     a2a:	3a c0       	rjmp	.+116    	; 0xaa0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a2c:	e0 91 f2 02 	lds	r30, 0x02F2
     a30:	81 e0       	ldi	r24, 0x01	; 1
     a32:	8e 0f       	add	r24, r30
     a34:	80 93 f2 02 	sts	0x02F2, r24
     a38:	80 91 bb 00 	lds	r24, 0x00BB
     a3c:	f0 e0       	ldi	r31, 0x00	; 0
     a3e:	eb 50       	subi	r30, 0x0B	; 11
     a40:	fd 4f       	sbci	r31, 0xFD	; 253
     a42:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a44:	20 91 f2 02 	lds	r18, 0x02F2
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	80 91 f4 02 	lds	r24, 0x02F4
     a4e:	90 e0       	ldi	r25, 0x00	; 0
     a50:	01 97       	sbiw	r24, 0x01	; 1
     a52:	28 17       	cp	r18, r24
     a54:	39 07       	cpc	r19, r25
     a56:	24 f4       	brge	.+8      	; 0xa60 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a58:	85 ec       	ldi	r24, 0xC5	; 197
     a5a:	80 93 bc 00 	sts	0x00BC, r24
     a5e:	20 c0       	rjmp	.+64     	; 0xaa0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a60:	85 e8       	ldi	r24, 0x85	; 133
     a62:	80 93 bc 00 	sts	0x00BC, r24
     a66:	1c c0       	rjmp	.+56     	; 0xaa0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a68:	80 91 bb 00 	lds	r24, 0x00BB
     a6c:	e0 91 f2 02 	lds	r30, 0x02F2
     a70:	f0 e0       	ldi	r31, 0x00	; 0
     a72:	eb 50       	subi	r30, 0x0B	; 11
     a74:	fd 4f       	sbci	r31, 0xFD	; 253
     a76:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a78:	80 91 f3 02 	lds	r24, 0x02F3
     a7c:	81 60       	ori	r24, 0x01	; 1
     a7e:	80 93 f3 02 	sts	0x02F3, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a82:	84 e9       	ldi	r24, 0x94	; 148
     a84:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a88:	0b c0       	rjmp	.+22     	; 0xaa0 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a8a:	85 ea       	ldi	r24, 0xA5	; 165
     a8c:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a90:	07 c0       	rjmp	.+14     	; 0xaa0 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a92:	80 91 b9 00 	lds	r24, 0x00B9
     a96:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a9a:	84 e0       	ldi	r24, 0x04	; 4
     a9c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     aa0:	ff 91       	pop	r31
     aa2:	ef 91       	pop	r30
     aa4:	bf 91       	pop	r27
     aa6:	af 91       	pop	r26
     aa8:	9f 91       	pop	r25
     aaa:	8f 91       	pop	r24
     aac:	3f 91       	pop	r19
     aae:	2f 91       	pop	r18
     ab0:	0f 90       	pop	r0
     ab2:	0b be       	out	0x3b, r0	; 59
     ab4:	0f 90       	pop	r0
     ab6:	0f be       	out	0x3f, r0	; 63
     ab8:	0f 90       	pop	r0
     aba:	1f 90       	pop	r1
     abc:	18 95       	reti

00000abe <USART_Transmit>:
     abe:	e0 ec       	ldi	r30, 0xC0	; 192
     ac0:	f0 e0       	ldi	r31, 0x00	; 0
     ac2:	90 81       	ld	r25, Z
     ac4:	95 ff       	sbrs	r25, 5
     ac6:	fd cf       	rjmp	.-6      	; 0xac2 <USART_Transmit+0x4>
     ac8:	80 93 c6 00 	sts	0x00C6, r24
     acc:	08 95       	ret

00000ace <USART_Receive>:
     ace:	e0 ec       	ldi	r30, 0xC0	; 192
     ad0:	f0 e0       	ldi	r31, 0x00	; 0
     ad2:	80 81       	ld	r24, Z
     ad4:	88 23       	and	r24, r24
     ad6:	ec f7       	brge	.-6      	; 0xad2 <USART_Receive+0x4>
     ad8:	80 91 c6 00 	lds	r24, 0x00C6
     adc:	08 95       	ret

00000ade <USART_Init>:
     ade:	90 93 c5 00 	sts	0x00C5, r25
     ae2:	80 93 c4 00 	sts	0x00C4, r24
     ae6:	88 e1       	ldi	r24, 0x18	; 24
     ae8:	80 93 c1 00 	sts	0x00C1, r24
     aec:	8e e0       	ldi	r24, 0x0E	; 14
     aee:	80 93 c2 00 	sts	0x00C2, r24
     af2:	67 e6       	ldi	r22, 0x67	; 103
     af4:	75 e0       	ldi	r23, 0x05	; 5
     af6:	8f e5       	ldi	r24, 0x5F	; 95
     af8:	95 e0       	ldi	r25, 0x05	; 5
     afa:	c4 c2       	rjmp	.+1416   	; 0x1084 <fdevopen>
     afc:	08 95       	ret

00000afe <__subsf3>:
     afe:	50 58       	subi	r21, 0x80	; 128

00000b00 <__addsf3>:
     b00:	bb 27       	eor	r27, r27
     b02:	aa 27       	eor	r26, r26
     b04:	0e d0       	rcall	.+28     	; 0xb22 <__addsf3x>
     b06:	e5 c0       	rjmp	.+458    	; 0xcd2 <__fp_round>
     b08:	d6 d0       	rcall	.+428    	; 0xcb6 <__fp_pscA>
     b0a:	30 f0       	brcs	.+12     	; 0xb18 <__addsf3+0x18>
     b0c:	db d0       	rcall	.+438    	; 0xcc4 <__fp_pscB>
     b0e:	20 f0       	brcs	.+8      	; 0xb18 <__addsf3+0x18>
     b10:	31 f4       	brne	.+12     	; 0xb1e <__addsf3+0x1e>
     b12:	9f 3f       	cpi	r25, 0xFF	; 255
     b14:	11 f4       	brne	.+4      	; 0xb1a <__addsf3+0x1a>
     b16:	1e f4       	brtc	.+6      	; 0xb1e <__addsf3+0x1e>
     b18:	cb c0       	rjmp	.+406    	; 0xcb0 <__fp_nan>
     b1a:	0e f4       	brtc	.+2      	; 0xb1e <__addsf3+0x1e>
     b1c:	e0 95       	com	r30
     b1e:	e7 fb       	bst	r30, 7
     b20:	c1 c0       	rjmp	.+386    	; 0xca4 <__fp_inf>

00000b22 <__addsf3x>:
     b22:	e9 2f       	mov	r30, r25
     b24:	e7 d0       	rcall	.+462    	; 0xcf4 <__fp_split3>
     b26:	80 f3       	brcs	.-32     	; 0xb08 <__addsf3+0x8>
     b28:	ba 17       	cp	r27, r26
     b2a:	62 07       	cpc	r22, r18
     b2c:	73 07       	cpc	r23, r19
     b2e:	84 07       	cpc	r24, r20
     b30:	95 07       	cpc	r25, r21
     b32:	18 f0       	brcs	.+6      	; 0xb3a <__addsf3x+0x18>
     b34:	71 f4       	brne	.+28     	; 0xb52 <__addsf3x+0x30>
     b36:	9e f5       	brtc	.+102    	; 0xb9e <__addsf3x+0x7c>
     b38:	ff c0       	rjmp	.+510    	; 0xd38 <__fp_zero>
     b3a:	0e f4       	brtc	.+2      	; 0xb3e <__addsf3x+0x1c>
     b3c:	e0 95       	com	r30
     b3e:	0b 2e       	mov	r0, r27
     b40:	ba 2f       	mov	r27, r26
     b42:	a0 2d       	mov	r26, r0
     b44:	0b 01       	movw	r0, r22
     b46:	b9 01       	movw	r22, r18
     b48:	90 01       	movw	r18, r0
     b4a:	0c 01       	movw	r0, r24
     b4c:	ca 01       	movw	r24, r20
     b4e:	a0 01       	movw	r20, r0
     b50:	11 24       	eor	r1, r1
     b52:	ff 27       	eor	r31, r31
     b54:	59 1b       	sub	r21, r25
     b56:	99 f0       	breq	.+38     	; 0xb7e <__addsf3x+0x5c>
     b58:	59 3f       	cpi	r21, 0xF9	; 249
     b5a:	50 f4       	brcc	.+20     	; 0xb70 <__addsf3x+0x4e>
     b5c:	50 3e       	cpi	r21, 0xE0	; 224
     b5e:	68 f1       	brcs	.+90     	; 0xbba <__addsf3x+0x98>
     b60:	1a 16       	cp	r1, r26
     b62:	f0 40       	sbci	r31, 0x00	; 0
     b64:	a2 2f       	mov	r26, r18
     b66:	23 2f       	mov	r18, r19
     b68:	34 2f       	mov	r19, r20
     b6a:	44 27       	eor	r20, r20
     b6c:	58 5f       	subi	r21, 0xF8	; 248
     b6e:	f3 cf       	rjmp	.-26     	; 0xb56 <__addsf3x+0x34>
     b70:	46 95       	lsr	r20
     b72:	37 95       	ror	r19
     b74:	27 95       	ror	r18
     b76:	a7 95       	ror	r26
     b78:	f0 40       	sbci	r31, 0x00	; 0
     b7a:	53 95       	inc	r21
     b7c:	c9 f7       	brne	.-14     	; 0xb70 <__addsf3x+0x4e>
     b7e:	7e f4       	brtc	.+30     	; 0xb9e <__addsf3x+0x7c>
     b80:	1f 16       	cp	r1, r31
     b82:	ba 0b       	sbc	r27, r26
     b84:	62 0b       	sbc	r22, r18
     b86:	73 0b       	sbc	r23, r19
     b88:	84 0b       	sbc	r24, r20
     b8a:	ba f0       	brmi	.+46     	; 0xbba <__addsf3x+0x98>
     b8c:	91 50       	subi	r25, 0x01	; 1
     b8e:	a1 f0       	breq	.+40     	; 0xbb8 <__addsf3x+0x96>
     b90:	ff 0f       	add	r31, r31
     b92:	bb 1f       	adc	r27, r27
     b94:	66 1f       	adc	r22, r22
     b96:	77 1f       	adc	r23, r23
     b98:	88 1f       	adc	r24, r24
     b9a:	c2 f7       	brpl	.-16     	; 0xb8c <__addsf3x+0x6a>
     b9c:	0e c0       	rjmp	.+28     	; 0xbba <__addsf3x+0x98>
     b9e:	ba 0f       	add	r27, r26
     ba0:	62 1f       	adc	r22, r18
     ba2:	73 1f       	adc	r23, r19
     ba4:	84 1f       	adc	r24, r20
     ba6:	48 f4       	brcc	.+18     	; 0xbba <__addsf3x+0x98>
     ba8:	87 95       	ror	r24
     baa:	77 95       	ror	r23
     bac:	67 95       	ror	r22
     bae:	b7 95       	ror	r27
     bb0:	f7 95       	ror	r31
     bb2:	9e 3f       	cpi	r25, 0xFE	; 254
     bb4:	08 f0       	brcs	.+2      	; 0xbb8 <__addsf3x+0x96>
     bb6:	b3 cf       	rjmp	.-154    	; 0xb1e <__addsf3+0x1e>
     bb8:	93 95       	inc	r25
     bba:	88 0f       	add	r24, r24
     bbc:	08 f0       	brcs	.+2      	; 0xbc0 <__addsf3x+0x9e>
     bbe:	99 27       	eor	r25, r25
     bc0:	ee 0f       	add	r30, r30
     bc2:	97 95       	ror	r25
     bc4:	87 95       	ror	r24
     bc6:	08 95       	ret

00000bc8 <__fixsfsi>:
     bc8:	04 d0       	rcall	.+8      	; 0xbd2 <__fixunssfsi>
     bca:	68 94       	set
     bcc:	b1 11       	cpse	r27, r1
     bce:	b5 c0       	rjmp	.+362    	; 0xd3a <__fp_szero>
     bd0:	08 95       	ret

00000bd2 <__fixunssfsi>:
     bd2:	98 d0       	rcall	.+304    	; 0xd04 <__fp_splitA>
     bd4:	88 f0       	brcs	.+34     	; 0xbf8 <__fixunssfsi+0x26>
     bd6:	9f 57       	subi	r25, 0x7F	; 127
     bd8:	90 f0       	brcs	.+36     	; 0xbfe <__fixunssfsi+0x2c>
     bda:	b9 2f       	mov	r27, r25
     bdc:	99 27       	eor	r25, r25
     bde:	b7 51       	subi	r27, 0x17	; 23
     be0:	a0 f0       	brcs	.+40     	; 0xc0a <__fixunssfsi+0x38>
     be2:	d1 f0       	breq	.+52     	; 0xc18 <__fixunssfsi+0x46>
     be4:	66 0f       	add	r22, r22
     be6:	77 1f       	adc	r23, r23
     be8:	88 1f       	adc	r24, r24
     bea:	99 1f       	adc	r25, r25
     bec:	1a f0       	brmi	.+6      	; 0xbf4 <__fixunssfsi+0x22>
     bee:	ba 95       	dec	r27
     bf0:	c9 f7       	brne	.-14     	; 0xbe4 <__fixunssfsi+0x12>
     bf2:	12 c0       	rjmp	.+36     	; 0xc18 <__fixunssfsi+0x46>
     bf4:	b1 30       	cpi	r27, 0x01	; 1
     bf6:	81 f0       	breq	.+32     	; 0xc18 <__fixunssfsi+0x46>
     bf8:	9f d0       	rcall	.+318    	; 0xd38 <__fp_zero>
     bfa:	b1 e0       	ldi	r27, 0x01	; 1
     bfc:	08 95       	ret
     bfe:	9c c0       	rjmp	.+312    	; 0xd38 <__fp_zero>
     c00:	67 2f       	mov	r22, r23
     c02:	78 2f       	mov	r23, r24
     c04:	88 27       	eor	r24, r24
     c06:	b8 5f       	subi	r27, 0xF8	; 248
     c08:	39 f0       	breq	.+14     	; 0xc18 <__fixunssfsi+0x46>
     c0a:	b9 3f       	cpi	r27, 0xF9	; 249
     c0c:	cc f3       	brlt	.-14     	; 0xc00 <__fixunssfsi+0x2e>
     c0e:	86 95       	lsr	r24
     c10:	77 95       	ror	r23
     c12:	67 95       	ror	r22
     c14:	b3 95       	inc	r27
     c16:	d9 f7       	brne	.-10     	; 0xc0e <__fixunssfsi+0x3c>
     c18:	3e f4       	brtc	.+14     	; 0xc28 <__fixunssfsi+0x56>
     c1a:	90 95       	com	r25
     c1c:	80 95       	com	r24
     c1e:	70 95       	com	r23
     c20:	61 95       	neg	r22
     c22:	7f 4f       	sbci	r23, 0xFF	; 255
     c24:	8f 4f       	sbci	r24, 0xFF	; 255
     c26:	9f 4f       	sbci	r25, 0xFF	; 255
     c28:	08 95       	ret

00000c2a <__floatunsisf>:
     c2a:	e8 94       	clt
     c2c:	09 c0       	rjmp	.+18     	; 0xc40 <__floatsisf+0x12>

00000c2e <__floatsisf>:
     c2e:	97 fb       	bst	r25, 7
     c30:	3e f4       	brtc	.+14     	; 0xc40 <__floatsisf+0x12>
     c32:	90 95       	com	r25
     c34:	80 95       	com	r24
     c36:	70 95       	com	r23
     c38:	61 95       	neg	r22
     c3a:	7f 4f       	sbci	r23, 0xFF	; 255
     c3c:	8f 4f       	sbci	r24, 0xFF	; 255
     c3e:	9f 4f       	sbci	r25, 0xFF	; 255
     c40:	99 23       	and	r25, r25
     c42:	a9 f0       	breq	.+42     	; 0xc6e <__floatsisf+0x40>
     c44:	f9 2f       	mov	r31, r25
     c46:	96 e9       	ldi	r25, 0x96	; 150
     c48:	bb 27       	eor	r27, r27
     c4a:	93 95       	inc	r25
     c4c:	f6 95       	lsr	r31
     c4e:	87 95       	ror	r24
     c50:	77 95       	ror	r23
     c52:	67 95       	ror	r22
     c54:	b7 95       	ror	r27
     c56:	f1 11       	cpse	r31, r1
     c58:	f8 cf       	rjmp	.-16     	; 0xc4a <__floatsisf+0x1c>
     c5a:	fa f4       	brpl	.+62     	; 0xc9a <__floatsisf+0x6c>
     c5c:	bb 0f       	add	r27, r27
     c5e:	11 f4       	brne	.+4      	; 0xc64 <__floatsisf+0x36>
     c60:	60 ff       	sbrs	r22, 0
     c62:	1b c0       	rjmp	.+54     	; 0xc9a <__floatsisf+0x6c>
     c64:	6f 5f       	subi	r22, 0xFF	; 255
     c66:	7f 4f       	sbci	r23, 0xFF	; 255
     c68:	8f 4f       	sbci	r24, 0xFF	; 255
     c6a:	9f 4f       	sbci	r25, 0xFF	; 255
     c6c:	16 c0       	rjmp	.+44     	; 0xc9a <__floatsisf+0x6c>
     c6e:	88 23       	and	r24, r24
     c70:	11 f0       	breq	.+4      	; 0xc76 <__floatsisf+0x48>
     c72:	96 e9       	ldi	r25, 0x96	; 150
     c74:	11 c0       	rjmp	.+34     	; 0xc98 <__floatsisf+0x6a>
     c76:	77 23       	and	r23, r23
     c78:	21 f0       	breq	.+8      	; 0xc82 <__floatsisf+0x54>
     c7a:	9e e8       	ldi	r25, 0x8E	; 142
     c7c:	87 2f       	mov	r24, r23
     c7e:	76 2f       	mov	r23, r22
     c80:	05 c0       	rjmp	.+10     	; 0xc8c <__floatsisf+0x5e>
     c82:	66 23       	and	r22, r22
     c84:	71 f0       	breq	.+28     	; 0xca2 <__floatsisf+0x74>
     c86:	96 e8       	ldi	r25, 0x86	; 134
     c88:	86 2f       	mov	r24, r22
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	60 e0       	ldi	r22, 0x00	; 0
     c8e:	2a f0       	brmi	.+10     	; 0xc9a <__floatsisf+0x6c>
     c90:	9a 95       	dec	r25
     c92:	66 0f       	add	r22, r22
     c94:	77 1f       	adc	r23, r23
     c96:	88 1f       	adc	r24, r24
     c98:	da f7       	brpl	.-10     	; 0xc90 <__floatsisf+0x62>
     c9a:	88 0f       	add	r24, r24
     c9c:	96 95       	lsr	r25
     c9e:	87 95       	ror	r24
     ca0:	97 f9       	bld	r25, 7
     ca2:	08 95       	ret

00000ca4 <__fp_inf>:
     ca4:	97 f9       	bld	r25, 7
     ca6:	9f 67       	ori	r25, 0x7F	; 127
     ca8:	80 e8       	ldi	r24, 0x80	; 128
     caa:	70 e0       	ldi	r23, 0x00	; 0
     cac:	60 e0       	ldi	r22, 0x00	; 0
     cae:	08 95       	ret

00000cb0 <__fp_nan>:
     cb0:	9f ef       	ldi	r25, 0xFF	; 255
     cb2:	80 ec       	ldi	r24, 0xC0	; 192
     cb4:	08 95       	ret

00000cb6 <__fp_pscA>:
     cb6:	00 24       	eor	r0, r0
     cb8:	0a 94       	dec	r0
     cba:	16 16       	cp	r1, r22
     cbc:	17 06       	cpc	r1, r23
     cbe:	18 06       	cpc	r1, r24
     cc0:	09 06       	cpc	r0, r25
     cc2:	08 95       	ret

00000cc4 <__fp_pscB>:
     cc4:	00 24       	eor	r0, r0
     cc6:	0a 94       	dec	r0
     cc8:	12 16       	cp	r1, r18
     cca:	13 06       	cpc	r1, r19
     ccc:	14 06       	cpc	r1, r20
     cce:	05 06       	cpc	r0, r21
     cd0:	08 95       	ret

00000cd2 <__fp_round>:
     cd2:	09 2e       	mov	r0, r25
     cd4:	03 94       	inc	r0
     cd6:	00 0c       	add	r0, r0
     cd8:	11 f4       	brne	.+4      	; 0xcde <__fp_round+0xc>
     cda:	88 23       	and	r24, r24
     cdc:	52 f0       	brmi	.+20     	; 0xcf2 <__fp_round+0x20>
     cde:	bb 0f       	add	r27, r27
     ce0:	40 f4       	brcc	.+16     	; 0xcf2 <__fp_round+0x20>
     ce2:	bf 2b       	or	r27, r31
     ce4:	11 f4       	brne	.+4      	; 0xcea <__fp_round+0x18>
     ce6:	60 ff       	sbrs	r22, 0
     ce8:	04 c0       	rjmp	.+8      	; 0xcf2 <__fp_round+0x20>
     cea:	6f 5f       	subi	r22, 0xFF	; 255
     cec:	7f 4f       	sbci	r23, 0xFF	; 255
     cee:	8f 4f       	sbci	r24, 0xFF	; 255
     cf0:	9f 4f       	sbci	r25, 0xFF	; 255
     cf2:	08 95       	ret

00000cf4 <__fp_split3>:
     cf4:	57 fd       	sbrc	r21, 7
     cf6:	90 58       	subi	r25, 0x80	; 128
     cf8:	44 0f       	add	r20, r20
     cfa:	55 1f       	adc	r21, r21
     cfc:	59 f0       	breq	.+22     	; 0xd14 <__fp_splitA+0x10>
     cfe:	5f 3f       	cpi	r21, 0xFF	; 255
     d00:	71 f0       	breq	.+28     	; 0xd1e <__fp_splitA+0x1a>
     d02:	47 95       	ror	r20

00000d04 <__fp_splitA>:
     d04:	88 0f       	add	r24, r24
     d06:	97 fb       	bst	r25, 7
     d08:	99 1f       	adc	r25, r25
     d0a:	61 f0       	breq	.+24     	; 0xd24 <__fp_splitA+0x20>
     d0c:	9f 3f       	cpi	r25, 0xFF	; 255
     d0e:	79 f0       	breq	.+30     	; 0xd2e <__fp_splitA+0x2a>
     d10:	87 95       	ror	r24
     d12:	08 95       	ret
     d14:	12 16       	cp	r1, r18
     d16:	13 06       	cpc	r1, r19
     d18:	14 06       	cpc	r1, r20
     d1a:	55 1f       	adc	r21, r21
     d1c:	f2 cf       	rjmp	.-28     	; 0xd02 <__fp_split3+0xe>
     d1e:	46 95       	lsr	r20
     d20:	f1 df       	rcall	.-30     	; 0xd04 <__fp_splitA>
     d22:	08 c0       	rjmp	.+16     	; 0xd34 <__fp_splitA+0x30>
     d24:	16 16       	cp	r1, r22
     d26:	17 06       	cpc	r1, r23
     d28:	18 06       	cpc	r1, r24
     d2a:	99 1f       	adc	r25, r25
     d2c:	f1 cf       	rjmp	.-30     	; 0xd10 <__fp_splitA+0xc>
     d2e:	86 95       	lsr	r24
     d30:	71 05       	cpc	r23, r1
     d32:	61 05       	cpc	r22, r1
     d34:	08 94       	sec
     d36:	08 95       	ret

00000d38 <__fp_zero>:
     d38:	e8 94       	clt

00000d3a <__fp_szero>:
     d3a:	bb 27       	eor	r27, r27
     d3c:	66 27       	eor	r22, r22
     d3e:	77 27       	eor	r23, r23
     d40:	cb 01       	movw	r24, r22
     d42:	97 f9       	bld	r25, 7
     d44:	08 95       	ret

00000d46 <__mulsf3>:
     d46:	0b d0       	rcall	.+22     	; 0xd5e <__mulsf3x>
     d48:	c4 cf       	rjmp	.-120    	; 0xcd2 <__fp_round>
     d4a:	b5 df       	rcall	.-150    	; 0xcb6 <__fp_pscA>
     d4c:	28 f0       	brcs	.+10     	; 0xd58 <__mulsf3+0x12>
     d4e:	ba df       	rcall	.-140    	; 0xcc4 <__fp_pscB>
     d50:	18 f0       	brcs	.+6      	; 0xd58 <__mulsf3+0x12>
     d52:	95 23       	and	r25, r21
     d54:	09 f0       	breq	.+2      	; 0xd58 <__mulsf3+0x12>
     d56:	a6 cf       	rjmp	.-180    	; 0xca4 <__fp_inf>
     d58:	ab cf       	rjmp	.-170    	; 0xcb0 <__fp_nan>
     d5a:	11 24       	eor	r1, r1
     d5c:	ee cf       	rjmp	.-36     	; 0xd3a <__fp_szero>

00000d5e <__mulsf3x>:
     d5e:	ca df       	rcall	.-108    	; 0xcf4 <__fp_split3>
     d60:	a0 f3       	brcs	.-24     	; 0xd4a <__mulsf3+0x4>

00000d62 <__mulsf3_pse>:
     d62:	95 9f       	mul	r25, r21
     d64:	d1 f3       	breq	.-12     	; 0xd5a <__mulsf3+0x14>
     d66:	95 0f       	add	r25, r21
     d68:	50 e0       	ldi	r21, 0x00	; 0
     d6a:	55 1f       	adc	r21, r21
     d6c:	62 9f       	mul	r22, r18
     d6e:	f0 01       	movw	r30, r0
     d70:	72 9f       	mul	r23, r18
     d72:	bb 27       	eor	r27, r27
     d74:	f0 0d       	add	r31, r0
     d76:	b1 1d       	adc	r27, r1
     d78:	63 9f       	mul	r22, r19
     d7a:	aa 27       	eor	r26, r26
     d7c:	f0 0d       	add	r31, r0
     d7e:	b1 1d       	adc	r27, r1
     d80:	aa 1f       	adc	r26, r26
     d82:	64 9f       	mul	r22, r20
     d84:	66 27       	eor	r22, r22
     d86:	b0 0d       	add	r27, r0
     d88:	a1 1d       	adc	r26, r1
     d8a:	66 1f       	adc	r22, r22
     d8c:	82 9f       	mul	r24, r18
     d8e:	22 27       	eor	r18, r18
     d90:	b0 0d       	add	r27, r0
     d92:	a1 1d       	adc	r26, r1
     d94:	62 1f       	adc	r22, r18
     d96:	73 9f       	mul	r23, r19
     d98:	b0 0d       	add	r27, r0
     d9a:	a1 1d       	adc	r26, r1
     d9c:	62 1f       	adc	r22, r18
     d9e:	83 9f       	mul	r24, r19
     da0:	a0 0d       	add	r26, r0
     da2:	61 1d       	adc	r22, r1
     da4:	22 1f       	adc	r18, r18
     da6:	74 9f       	mul	r23, r20
     da8:	33 27       	eor	r19, r19
     daa:	a0 0d       	add	r26, r0
     dac:	61 1d       	adc	r22, r1
     dae:	23 1f       	adc	r18, r19
     db0:	84 9f       	mul	r24, r20
     db2:	60 0d       	add	r22, r0
     db4:	21 1d       	adc	r18, r1
     db6:	82 2f       	mov	r24, r18
     db8:	76 2f       	mov	r23, r22
     dba:	6a 2f       	mov	r22, r26
     dbc:	11 24       	eor	r1, r1
     dbe:	9f 57       	subi	r25, 0x7F	; 127
     dc0:	50 40       	sbci	r21, 0x00	; 0
     dc2:	8a f0       	brmi	.+34     	; 0xde6 <__mulsf3_pse+0x84>
     dc4:	e1 f0       	breq	.+56     	; 0xdfe <__mulsf3_pse+0x9c>
     dc6:	88 23       	and	r24, r24
     dc8:	4a f0       	brmi	.+18     	; 0xddc <__mulsf3_pse+0x7a>
     dca:	ee 0f       	add	r30, r30
     dcc:	ff 1f       	adc	r31, r31
     dce:	bb 1f       	adc	r27, r27
     dd0:	66 1f       	adc	r22, r22
     dd2:	77 1f       	adc	r23, r23
     dd4:	88 1f       	adc	r24, r24
     dd6:	91 50       	subi	r25, 0x01	; 1
     dd8:	50 40       	sbci	r21, 0x00	; 0
     dda:	a9 f7       	brne	.-22     	; 0xdc6 <__mulsf3_pse+0x64>
     ddc:	9e 3f       	cpi	r25, 0xFE	; 254
     dde:	51 05       	cpc	r21, r1
     de0:	70 f0       	brcs	.+28     	; 0xdfe <__mulsf3_pse+0x9c>
     de2:	60 cf       	rjmp	.-320    	; 0xca4 <__fp_inf>
     de4:	aa cf       	rjmp	.-172    	; 0xd3a <__fp_szero>
     de6:	5f 3f       	cpi	r21, 0xFF	; 255
     de8:	ec f3       	brlt	.-6      	; 0xde4 <__mulsf3_pse+0x82>
     dea:	98 3e       	cpi	r25, 0xE8	; 232
     dec:	dc f3       	brlt	.-10     	; 0xde4 <__mulsf3_pse+0x82>
     dee:	86 95       	lsr	r24
     df0:	77 95       	ror	r23
     df2:	67 95       	ror	r22
     df4:	b7 95       	ror	r27
     df6:	f7 95       	ror	r31
     df8:	e7 95       	ror	r30
     dfa:	9f 5f       	subi	r25, 0xFF	; 255
     dfc:	c1 f7       	brne	.-16     	; 0xdee <__mulsf3_pse+0x8c>
     dfe:	fe 2b       	or	r31, r30
     e00:	88 0f       	add	r24, r24
     e02:	91 1d       	adc	r25, r1
     e04:	96 95       	lsr	r25
     e06:	87 95       	ror	r24
     e08:	97 f9       	bld	r25, 7
     e0a:	08 95       	ret

00000e0c <__tablejump2__>:
     e0c:	ee 0f       	add	r30, r30
     e0e:	ff 1f       	adc	r31, r31

00000e10 <__tablejump__>:
     e10:	05 90       	lpm	r0, Z+
     e12:	f4 91       	lpm	r31, Z
     e14:	e0 2d       	mov	r30, r0
     e16:	19 94       	eijmp

00000e18 <__umulhisi3>:
     e18:	a2 9f       	mul	r26, r18
     e1a:	b0 01       	movw	r22, r0
     e1c:	b3 9f       	mul	r27, r19
     e1e:	c0 01       	movw	r24, r0
     e20:	a3 9f       	mul	r26, r19
     e22:	70 0d       	add	r23, r0
     e24:	81 1d       	adc	r24, r1
     e26:	11 24       	eor	r1, r1
     e28:	91 1d       	adc	r25, r1
     e2a:	b2 9f       	mul	r27, r18
     e2c:	70 0d       	add	r23, r0
     e2e:	81 1d       	adc	r24, r1
     e30:	11 24       	eor	r1, r1
     e32:	91 1d       	adc	r25, r1
     e34:	08 95       	ret

00000e36 <malloc>:
     e36:	cf 93       	push	r28
     e38:	df 93       	push	r29
     e3a:	82 30       	cpi	r24, 0x02	; 2
     e3c:	91 05       	cpc	r25, r1
     e3e:	10 f4       	brcc	.+4      	; 0xe44 <malloc+0xe>
     e40:	82 e0       	ldi	r24, 0x02	; 2
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	e0 91 13 03 	lds	r30, 0x0313
     e48:	f0 91 14 03 	lds	r31, 0x0314
     e4c:	20 e0       	ldi	r18, 0x00	; 0
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	a0 e0       	ldi	r26, 0x00	; 0
     e52:	b0 e0       	ldi	r27, 0x00	; 0
     e54:	30 97       	sbiw	r30, 0x00	; 0
     e56:	39 f1       	breq	.+78     	; 0xea6 <malloc+0x70>
     e58:	40 81       	ld	r20, Z
     e5a:	51 81       	ldd	r21, Z+1	; 0x01
     e5c:	48 17       	cp	r20, r24
     e5e:	59 07       	cpc	r21, r25
     e60:	b8 f0       	brcs	.+46     	; 0xe90 <malloc+0x5a>
     e62:	48 17       	cp	r20, r24
     e64:	59 07       	cpc	r21, r25
     e66:	71 f4       	brne	.+28     	; 0xe84 <malloc+0x4e>
     e68:	82 81       	ldd	r24, Z+2	; 0x02
     e6a:	93 81       	ldd	r25, Z+3	; 0x03
     e6c:	10 97       	sbiw	r26, 0x00	; 0
     e6e:	29 f0       	breq	.+10     	; 0xe7a <malloc+0x44>
     e70:	13 96       	adiw	r26, 0x03	; 3
     e72:	9c 93       	st	X, r25
     e74:	8e 93       	st	-X, r24
     e76:	12 97       	sbiw	r26, 0x02	; 2
     e78:	2c c0       	rjmp	.+88     	; 0xed2 <malloc+0x9c>
     e7a:	90 93 14 03 	sts	0x0314, r25
     e7e:	80 93 13 03 	sts	0x0313, r24
     e82:	27 c0       	rjmp	.+78     	; 0xed2 <malloc+0x9c>
     e84:	21 15       	cp	r18, r1
     e86:	31 05       	cpc	r19, r1
     e88:	31 f0       	breq	.+12     	; 0xe96 <malloc+0x60>
     e8a:	42 17       	cp	r20, r18
     e8c:	53 07       	cpc	r21, r19
     e8e:	18 f0       	brcs	.+6      	; 0xe96 <malloc+0x60>
     e90:	a9 01       	movw	r20, r18
     e92:	db 01       	movw	r26, r22
     e94:	01 c0       	rjmp	.+2      	; 0xe98 <malloc+0x62>
     e96:	ef 01       	movw	r28, r30
     e98:	9a 01       	movw	r18, r20
     e9a:	bd 01       	movw	r22, r26
     e9c:	df 01       	movw	r26, r30
     e9e:	02 80       	ldd	r0, Z+2	; 0x02
     ea0:	f3 81       	ldd	r31, Z+3	; 0x03
     ea2:	e0 2d       	mov	r30, r0
     ea4:	d7 cf       	rjmp	.-82     	; 0xe54 <malloc+0x1e>
     ea6:	21 15       	cp	r18, r1
     ea8:	31 05       	cpc	r19, r1
     eaa:	f9 f0       	breq	.+62     	; 0xeea <malloc+0xb4>
     eac:	28 1b       	sub	r18, r24
     eae:	39 0b       	sbc	r19, r25
     eb0:	24 30       	cpi	r18, 0x04	; 4
     eb2:	31 05       	cpc	r19, r1
     eb4:	80 f4       	brcc	.+32     	; 0xed6 <malloc+0xa0>
     eb6:	8a 81       	ldd	r24, Y+2	; 0x02
     eb8:	9b 81       	ldd	r25, Y+3	; 0x03
     eba:	61 15       	cp	r22, r1
     ebc:	71 05       	cpc	r23, r1
     ebe:	21 f0       	breq	.+8      	; 0xec8 <malloc+0x92>
     ec0:	fb 01       	movw	r30, r22
     ec2:	93 83       	std	Z+3, r25	; 0x03
     ec4:	82 83       	std	Z+2, r24	; 0x02
     ec6:	04 c0       	rjmp	.+8      	; 0xed0 <malloc+0x9a>
     ec8:	90 93 14 03 	sts	0x0314, r25
     ecc:	80 93 13 03 	sts	0x0313, r24
     ed0:	fe 01       	movw	r30, r28
     ed2:	32 96       	adiw	r30, 0x02	; 2
     ed4:	44 c0       	rjmp	.+136    	; 0xf5e <malloc+0x128>
     ed6:	fe 01       	movw	r30, r28
     ed8:	e2 0f       	add	r30, r18
     eda:	f3 1f       	adc	r31, r19
     edc:	81 93       	st	Z+, r24
     ede:	91 93       	st	Z+, r25
     ee0:	22 50       	subi	r18, 0x02	; 2
     ee2:	31 09       	sbc	r19, r1
     ee4:	39 83       	std	Y+1, r19	; 0x01
     ee6:	28 83       	st	Y, r18
     ee8:	3a c0       	rjmp	.+116    	; 0xf5e <malloc+0x128>
     eea:	20 91 11 03 	lds	r18, 0x0311
     eee:	30 91 12 03 	lds	r19, 0x0312
     ef2:	23 2b       	or	r18, r19
     ef4:	41 f4       	brne	.+16     	; 0xf06 <malloc+0xd0>
     ef6:	20 91 02 02 	lds	r18, 0x0202
     efa:	30 91 03 02 	lds	r19, 0x0203
     efe:	30 93 12 03 	sts	0x0312, r19
     f02:	20 93 11 03 	sts	0x0311, r18
     f06:	20 91 00 02 	lds	r18, 0x0200
     f0a:	30 91 01 02 	lds	r19, 0x0201
     f0e:	21 15       	cp	r18, r1
     f10:	31 05       	cpc	r19, r1
     f12:	41 f4       	brne	.+16     	; 0xf24 <malloc+0xee>
     f14:	2d b7       	in	r18, 0x3d	; 61
     f16:	3e b7       	in	r19, 0x3e	; 62
     f18:	40 91 04 02 	lds	r20, 0x0204
     f1c:	50 91 05 02 	lds	r21, 0x0205
     f20:	24 1b       	sub	r18, r20
     f22:	35 0b       	sbc	r19, r21
     f24:	e0 91 11 03 	lds	r30, 0x0311
     f28:	f0 91 12 03 	lds	r31, 0x0312
     f2c:	e2 17       	cp	r30, r18
     f2e:	f3 07       	cpc	r31, r19
     f30:	a0 f4       	brcc	.+40     	; 0xf5a <malloc+0x124>
     f32:	2e 1b       	sub	r18, r30
     f34:	3f 0b       	sbc	r19, r31
     f36:	28 17       	cp	r18, r24
     f38:	39 07       	cpc	r19, r25
     f3a:	78 f0       	brcs	.+30     	; 0xf5a <malloc+0x124>
     f3c:	ac 01       	movw	r20, r24
     f3e:	4e 5f       	subi	r20, 0xFE	; 254
     f40:	5f 4f       	sbci	r21, 0xFF	; 255
     f42:	24 17       	cp	r18, r20
     f44:	35 07       	cpc	r19, r21
     f46:	48 f0       	brcs	.+18     	; 0xf5a <malloc+0x124>
     f48:	4e 0f       	add	r20, r30
     f4a:	5f 1f       	adc	r21, r31
     f4c:	50 93 12 03 	sts	0x0312, r21
     f50:	40 93 11 03 	sts	0x0311, r20
     f54:	81 93       	st	Z+, r24
     f56:	91 93       	st	Z+, r25
     f58:	02 c0       	rjmp	.+4      	; 0xf5e <malloc+0x128>
     f5a:	e0 e0       	ldi	r30, 0x00	; 0
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	cf 01       	movw	r24, r30
     f60:	df 91       	pop	r29
     f62:	cf 91       	pop	r28
     f64:	08 95       	ret

00000f66 <free>:
     f66:	cf 93       	push	r28
     f68:	df 93       	push	r29
     f6a:	00 97       	sbiw	r24, 0x00	; 0
     f6c:	09 f4       	brne	.+2      	; 0xf70 <free+0xa>
     f6e:	87 c0       	rjmp	.+270    	; 0x107e <free+0x118>
     f70:	fc 01       	movw	r30, r24
     f72:	32 97       	sbiw	r30, 0x02	; 2
     f74:	13 82       	std	Z+3, r1	; 0x03
     f76:	12 82       	std	Z+2, r1	; 0x02
     f78:	c0 91 13 03 	lds	r28, 0x0313
     f7c:	d0 91 14 03 	lds	r29, 0x0314
     f80:	20 97       	sbiw	r28, 0x00	; 0
     f82:	81 f4       	brne	.+32     	; 0xfa4 <free+0x3e>
     f84:	20 81       	ld	r18, Z
     f86:	31 81       	ldd	r19, Z+1	; 0x01
     f88:	28 0f       	add	r18, r24
     f8a:	39 1f       	adc	r19, r25
     f8c:	80 91 11 03 	lds	r24, 0x0311
     f90:	90 91 12 03 	lds	r25, 0x0312
     f94:	82 17       	cp	r24, r18
     f96:	93 07       	cpc	r25, r19
     f98:	79 f5       	brne	.+94     	; 0xff8 <free+0x92>
     f9a:	f0 93 12 03 	sts	0x0312, r31
     f9e:	e0 93 11 03 	sts	0x0311, r30
     fa2:	6d c0       	rjmp	.+218    	; 0x107e <free+0x118>
     fa4:	de 01       	movw	r26, r28
     fa6:	20 e0       	ldi	r18, 0x00	; 0
     fa8:	30 e0       	ldi	r19, 0x00	; 0
     faa:	ae 17       	cp	r26, r30
     fac:	bf 07       	cpc	r27, r31
     fae:	50 f4       	brcc	.+20     	; 0xfc4 <free+0x5e>
     fb0:	12 96       	adiw	r26, 0x02	; 2
     fb2:	4d 91       	ld	r20, X+
     fb4:	5c 91       	ld	r21, X
     fb6:	13 97       	sbiw	r26, 0x03	; 3
     fb8:	9d 01       	movw	r18, r26
     fba:	41 15       	cp	r20, r1
     fbc:	51 05       	cpc	r21, r1
     fbe:	09 f1       	breq	.+66     	; 0x1002 <free+0x9c>
     fc0:	da 01       	movw	r26, r20
     fc2:	f3 cf       	rjmp	.-26     	; 0xfaa <free+0x44>
     fc4:	b3 83       	std	Z+3, r27	; 0x03
     fc6:	a2 83       	std	Z+2, r26	; 0x02
     fc8:	40 81       	ld	r20, Z
     fca:	51 81       	ldd	r21, Z+1	; 0x01
     fcc:	84 0f       	add	r24, r20
     fce:	95 1f       	adc	r25, r21
     fd0:	8a 17       	cp	r24, r26
     fd2:	9b 07       	cpc	r25, r27
     fd4:	71 f4       	brne	.+28     	; 0xff2 <free+0x8c>
     fd6:	8d 91       	ld	r24, X+
     fd8:	9c 91       	ld	r25, X
     fda:	11 97       	sbiw	r26, 0x01	; 1
     fdc:	84 0f       	add	r24, r20
     fde:	95 1f       	adc	r25, r21
     fe0:	02 96       	adiw	r24, 0x02	; 2
     fe2:	91 83       	std	Z+1, r25	; 0x01
     fe4:	80 83       	st	Z, r24
     fe6:	12 96       	adiw	r26, 0x02	; 2
     fe8:	8d 91       	ld	r24, X+
     fea:	9c 91       	ld	r25, X
     fec:	13 97       	sbiw	r26, 0x03	; 3
     fee:	93 83       	std	Z+3, r25	; 0x03
     ff0:	82 83       	std	Z+2, r24	; 0x02
     ff2:	21 15       	cp	r18, r1
     ff4:	31 05       	cpc	r19, r1
     ff6:	29 f4       	brne	.+10     	; 0x1002 <free+0x9c>
     ff8:	f0 93 14 03 	sts	0x0314, r31
     ffc:	e0 93 13 03 	sts	0x0313, r30
    1000:	3e c0       	rjmp	.+124    	; 0x107e <free+0x118>
    1002:	d9 01       	movw	r26, r18
    1004:	13 96       	adiw	r26, 0x03	; 3
    1006:	fc 93       	st	X, r31
    1008:	ee 93       	st	-X, r30
    100a:	12 97       	sbiw	r26, 0x02	; 2
    100c:	4d 91       	ld	r20, X+
    100e:	5d 91       	ld	r21, X+
    1010:	a4 0f       	add	r26, r20
    1012:	b5 1f       	adc	r27, r21
    1014:	ea 17       	cp	r30, r26
    1016:	fb 07       	cpc	r31, r27
    1018:	79 f4       	brne	.+30     	; 0x1038 <free+0xd2>
    101a:	80 81       	ld	r24, Z
    101c:	91 81       	ldd	r25, Z+1	; 0x01
    101e:	84 0f       	add	r24, r20
    1020:	95 1f       	adc	r25, r21
    1022:	02 96       	adiw	r24, 0x02	; 2
    1024:	d9 01       	movw	r26, r18
    1026:	11 96       	adiw	r26, 0x01	; 1
    1028:	9c 93       	st	X, r25
    102a:	8e 93       	st	-X, r24
    102c:	82 81       	ldd	r24, Z+2	; 0x02
    102e:	93 81       	ldd	r25, Z+3	; 0x03
    1030:	13 96       	adiw	r26, 0x03	; 3
    1032:	9c 93       	st	X, r25
    1034:	8e 93       	st	-X, r24
    1036:	12 97       	sbiw	r26, 0x02	; 2
    1038:	e0 e0       	ldi	r30, 0x00	; 0
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	8a 81       	ldd	r24, Y+2	; 0x02
    103e:	9b 81       	ldd	r25, Y+3	; 0x03
    1040:	00 97       	sbiw	r24, 0x00	; 0
    1042:	19 f0       	breq	.+6      	; 0x104a <free+0xe4>
    1044:	fe 01       	movw	r30, r28
    1046:	ec 01       	movw	r28, r24
    1048:	f9 cf       	rjmp	.-14     	; 0x103c <free+0xd6>
    104a:	ce 01       	movw	r24, r28
    104c:	02 96       	adiw	r24, 0x02	; 2
    104e:	28 81       	ld	r18, Y
    1050:	39 81       	ldd	r19, Y+1	; 0x01
    1052:	82 0f       	add	r24, r18
    1054:	93 1f       	adc	r25, r19
    1056:	20 91 11 03 	lds	r18, 0x0311
    105a:	30 91 12 03 	lds	r19, 0x0312
    105e:	28 17       	cp	r18, r24
    1060:	39 07       	cpc	r19, r25
    1062:	69 f4       	brne	.+26     	; 0x107e <free+0x118>
    1064:	30 97       	sbiw	r30, 0x00	; 0
    1066:	29 f4       	brne	.+10     	; 0x1072 <free+0x10c>
    1068:	10 92 14 03 	sts	0x0314, r1
    106c:	10 92 13 03 	sts	0x0313, r1
    1070:	02 c0       	rjmp	.+4      	; 0x1076 <free+0x110>
    1072:	13 82       	std	Z+3, r1	; 0x03
    1074:	12 82       	std	Z+2, r1	; 0x02
    1076:	d0 93 12 03 	sts	0x0312, r29
    107a:	c0 93 11 03 	sts	0x0311, r28
    107e:	df 91       	pop	r29
    1080:	cf 91       	pop	r28
    1082:	08 95       	ret

00001084 <fdevopen>:
    1084:	0f 93       	push	r16
    1086:	1f 93       	push	r17
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	ec 01       	movw	r28, r24
    108e:	8b 01       	movw	r16, r22
    1090:	00 97       	sbiw	r24, 0x00	; 0
    1092:	31 f4       	brne	.+12     	; 0x10a0 <fdevopen+0x1c>
    1094:	61 15       	cp	r22, r1
    1096:	71 05       	cpc	r23, r1
    1098:	19 f4       	brne	.+6      	; 0x10a0 <fdevopen+0x1c>
    109a:	80 e0       	ldi	r24, 0x00	; 0
    109c:	90 e0       	ldi	r25, 0x00	; 0
    109e:	37 c0       	rjmp	.+110    	; 0x110e <fdevopen+0x8a>
    10a0:	6e e0       	ldi	r22, 0x0E	; 14
    10a2:	70 e0       	ldi	r23, 0x00	; 0
    10a4:	81 e0       	ldi	r24, 0x01	; 1
    10a6:	90 e0       	ldi	r25, 0x00	; 0
    10a8:	36 d2       	rcall	.+1132   	; 0x1516 <calloc>
    10aa:	fc 01       	movw	r30, r24
    10ac:	00 97       	sbiw	r24, 0x00	; 0
    10ae:	a9 f3       	breq	.-22     	; 0x109a <fdevopen+0x16>
    10b0:	80 e8       	ldi	r24, 0x80	; 128
    10b2:	83 83       	std	Z+3, r24	; 0x03
    10b4:	01 15       	cp	r16, r1
    10b6:	11 05       	cpc	r17, r1
    10b8:	71 f0       	breq	.+28     	; 0x10d6 <fdevopen+0x52>
    10ba:	13 87       	std	Z+11, r17	; 0x0b
    10bc:	02 87       	std	Z+10, r16	; 0x0a
    10be:	81 e8       	ldi	r24, 0x81	; 129
    10c0:	83 83       	std	Z+3, r24	; 0x03
    10c2:	80 91 15 03 	lds	r24, 0x0315
    10c6:	90 91 16 03 	lds	r25, 0x0316
    10ca:	89 2b       	or	r24, r25
    10cc:	21 f4       	brne	.+8      	; 0x10d6 <fdevopen+0x52>
    10ce:	f0 93 16 03 	sts	0x0316, r31
    10d2:	e0 93 15 03 	sts	0x0315, r30
    10d6:	20 97       	sbiw	r28, 0x00	; 0
    10d8:	c9 f0       	breq	.+50     	; 0x110c <fdevopen+0x88>
    10da:	d1 87       	std	Z+9, r29	; 0x09
    10dc:	c0 87       	std	Z+8, r28	; 0x08
    10de:	83 81       	ldd	r24, Z+3	; 0x03
    10e0:	82 60       	ori	r24, 0x02	; 2
    10e2:	83 83       	std	Z+3, r24	; 0x03
    10e4:	80 91 17 03 	lds	r24, 0x0317
    10e8:	90 91 18 03 	lds	r25, 0x0318
    10ec:	89 2b       	or	r24, r25
    10ee:	71 f4       	brne	.+28     	; 0x110c <fdevopen+0x88>
    10f0:	f0 93 18 03 	sts	0x0318, r31
    10f4:	e0 93 17 03 	sts	0x0317, r30
    10f8:	80 91 19 03 	lds	r24, 0x0319
    10fc:	90 91 1a 03 	lds	r25, 0x031A
    1100:	89 2b       	or	r24, r25
    1102:	21 f4       	brne	.+8      	; 0x110c <fdevopen+0x88>
    1104:	f0 93 1a 03 	sts	0x031A, r31
    1108:	e0 93 19 03 	sts	0x0319, r30
    110c:	cf 01       	movw	r24, r30
    110e:	df 91       	pop	r29
    1110:	cf 91       	pop	r28
    1112:	1f 91       	pop	r17
    1114:	0f 91       	pop	r16
    1116:	08 95       	ret

00001118 <printf>:
    1118:	cf 93       	push	r28
    111a:	df 93       	push	r29
    111c:	cd b7       	in	r28, 0x3d	; 61
    111e:	de b7       	in	r29, 0x3e	; 62
    1120:	fe 01       	movw	r30, r28
    1122:	36 96       	adiw	r30, 0x06	; 6
    1124:	61 91       	ld	r22, Z+
    1126:	71 91       	ld	r23, Z+
    1128:	af 01       	movw	r20, r30
    112a:	80 91 17 03 	lds	r24, 0x0317
    112e:	90 91 18 03 	lds	r25, 0x0318
    1132:	03 d0       	rcall	.+6      	; 0x113a <vfprintf>
    1134:	df 91       	pop	r29
    1136:	cf 91       	pop	r28
    1138:	08 95       	ret

0000113a <vfprintf>:
    113a:	2f 92       	push	r2
    113c:	3f 92       	push	r3
    113e:	4f 92       	push	r4
    1140:	5f 92       	push	r5
    1142:	6f 92       	push	r6
    1144:	7f 92       	push	r7
    1146:	8f 92       	push	r8
    1148:	9f 92       	push	r9
    114a:	af 92       	push	r10
    114c:	bf 92       	push	r11
    114e:	cf 92       	push	r12
    1150:	df 92       	push	r13
    1152:	ef 92       	push	r14
    1154:	ff 92       	push	r15
    1156:	0f 93       	push	r16
    1158:	1f 93       	push	r17
    115a:	cf 93       	push	r28
    115c:	df 93       	push	r29
    115e:	cd b7       	in	r28, 0x3d	; 61
    1160:	de b7       	in	r29, 0x3e	; 62
    1162:	2c 97       	sbiw	r28, 0x0c	; 12
    1164:	0f b6       	in	r0, 0x3f	; 63
    1166:	f8 94       	cli
    1168:	de bf       	out	0x3e, r29	; 62
    116a:	0f be       	out	0x3f, r0	; 63
    116c:	cd bf       	out	0x3d, r28	; 61
    116e:	7c 01       	movw	r14, r24
    1170:	6b 01       	movw	r12, r22
    1172:	8a 01       	movw	r16, r20
    1174:	fc 01       	movw	r30, r24
    1176:	17 82       	std	Z+7, r1	; 0x07
    1178:	16 82       	std	Z+6, r1	; 0x06
    117a:	83 81       	ldd	r24, Z+3	; 0x03
    117c:	81 ff       	sbrs	r24, 1
    117e:	b0 c1       	rjmp	.+864    	; 0x14e0 <vfprintf+0x3a6>
    1180:	ce 01       	movw	r24, r28
    1182:	01 96       	adiw	r24, 0x01	; 1
    1184:	4c 01       	movw	r8, r24
    1186:	f7 01       	movw	r30, r14
    1188:	93 81       	ldd	r25, Z+3	; 0x03
    118a:	f6 01       	movw	r30, r12
    118c:	93 fd       	sbrc	r25, 3
    118e:	85 91       	lpm	r24, Z+
    1190:	93 ff       	sbrs	r25, 3
    1192:	81 91       	ld	r24, Z+
    1194:	6f 01       	movw	r12, r30
    1196:	88 23       	and	r24, r24
    1198:	09 f4       	brne	.+2      	; 0x119c <vfprintf+0x62>
    119a:	9e c1       	rjmp	.+828    	; 0x14d8 <vfprintf+0x39e>
    119c:	85 32       	cpi	r24, 0x25	; 37
    119e:	39 f4       	brne	.+14     	; 0x11ae <vfprintf+0x74>
    11a0:	93 fd       	sbrc	r25, 3
    11a2:	85 91       	lpm	r24, Z+
    11a4:	93 ff       	sbrs	r25, 3
    11a6:	81 91       	ld	r24, Z+
    11a8:	6f 01       	movw	r12, r30
    11aa:	85 32       	cpi	r24, 0x25	; 37
    11ac:	21 f4       	brne	.+8      	; 0x11b6 <vfprintf+0x7c>
    11ae:	b7 01       	movw	r22, r14
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	e8 d1       	rcall	.+976    	; 0x1584 <fputc>
    11b4:	e8 cf       	rjmp	.-48     	; 0x1186 <vfprintf+0x4c>
    11b6:	51 2c       	mov	r5, r1
    11b8:	31 2c       	mov	r3, r1
    11ba:	20 e0       	ldi	r18, 0x00	; 0
    11bc:	20 32       	cpi	r18, 0x20	; 32
    11be:	a0 f4       	brcc	.+40     	; 0x11e8 <vfprintf+0xae>
    11c0:	8b 32       	cpi	r24, 0x2B	; 43
    11c2:	69 f0       	breq	.+26     	; 0x11de <vfprintf+0xa4>
    11c4:	30 f4       	brcc	.+12     	; 0x11d2 <vfprintf+0x98>
    11c6:	80 32       	cpi	r24, 0x20	; 32
    11c8:	59 f0       	breq	.+22     	; 0x11e0 <vfprintf+0xa6>
    11ca:	83 32       	cpi	r24, 0x23	; 35
    11cc:	69 f4       	brne	.+26     	; 0x11e8 <vfprintf+0xae>
    11ce:	20 61       	ori	r18, 0x10	; 16
    11d0:	2c c0       	rjmp	.+88     	; 0x122a <vfprintf+0xf0>
    11d2:	8d 32       	cpi	r24, 0x2D	; 45
    11d4:	39 f0       	breq	.+14     	; 0x11e4 <vfprintf+0xaa>
    11d6:	80 33       	cpi	r24, 0x30	; 48
    11d8:	39 f4       	brne	.+14     	; 0x11e8 <vfprintf+0xae>
    11da:	21 60       	ori	r18, 0x01	; 1
    11dc:	26 c0       	rjmp	.+76     	; 0x122a <vfprintf+0xf0>
    11de:	22 60       	ori	r18, 0x02	; 2
    11e0:	24 60       	ori	r18, 0x04	; 4
    11e2:	23 c0       	rjmp	.+70     	; 0x122a <vfprintf+0xf0>
    11e4:	28 60       	ori	r18, 0x08	; 8
    11e6:	21 c0       	rjmp	.+66     	; 0x122a <vfprintf+0xf0>
    11e8:	27 fd       	sbrc	r18, 7
    11ea:	27 c0       	rjmp	.+78     	; 0x123a <vfprintf+0x100>
    11ec:	30 ed       	ldi	r19, 0xD0	; 208
    11ee:	38 0f       	add	r19, r24
    11f0:	3a 30       	cpi	r19, 0x0A	; 10
    11f2:	78 f4       	brcc	.+30     	; 0x1212 <vfprintf+0xd8>
    11f4:	26 ff       	sbrs	r18, 6
    11f6:	06 c0       	rjmp	.+12     	; 0x1204 <vfprintf+0xca>
    11f8:	fa e0       	ldi	r31, 0x0A	; 10
    11fa:	5f 9e       	mul	r5, r31
    11fc:	30 0d       	add	r19, r0
    11fe:	11 24       	eor	r1, r1
    1200:	53 2e       	mov	r5, r19
    1202:	13 c0       	rjmp	.+38     	; 0x122a <vfprintf+0xf0>
    1204:	8a e0       	ldi	r24, 0x0A	; 10
    1206:	38 9e       	mul	r3, r24
    1208:	30 0d       	add	r19, r0
    120a:	11 24       	eor	r1, r1
    120c:	33 2e       	mov	r3, r19
    120e:	20 62       	ori	r18, 0x20	; 32
    1210:	0c c0       	rjmp	.+24     	; 0x122a <vfprintf+0xf0>
    1212:	8e 32       	cpi	r24, 0x2E	; 46
    1214:	21 f4       	brne	.+8      	; 0x121e <vfprintf+0xe4>
    1216:	26 fd       	sbrc	r18, 6
    1218:	5f c1       	rjmp	.+702    	; 0x14d8 <vfprintf+0x39e>
    121a:	20 64       	ori	r18, 0x40	; 64
    121c:	06 c0       	rjmp	.+12     	; 0x122a <vfprintf+0xf0>
    121e:	8c 36       	cpi	r24, 0x6C	; 108
    1220:	11 f4       	brne	.+4      	; 0x1226 <vfprintf+0xec>
    1222:	20 68       	ori	r18, 0x80	; 128
    1224:	02 c0       	rjmp	.+4      	; 0x122a <vfprintf+0xf0>
    1226:	88 36       	cpi	r24, 0x68	; 104
    1228:	41 f4       	brne	.+16     	; 0x123a <vfprintf+0x100>
    122a:	f6 01       	movw	r30, r12
    122c:	93 fd       	sbrc	r25, 3
    122e:	85 91       	lpm	r24, Z+
    1230:	93 ff       	sbrs	r25, 3
    1232:	81 91       	ld	r24, Z+
    1234:	6f 01       	movw	r12, r30
    1236:	81 11       	cpse	r24, r1
    1238:	c1 cf       	rjmp	.-126    	; 0x11bc <vfprintf+0x82>
    123a:	98 2f       	mov	r25, r24
    123c:	9f 7d       	andi	r25, 0xDF	; 223
    123e:	95 54       	subi	r25, 0x45	; 69
    1240:	93 30       	cpi	r25, 0x03	; 3
    1242:	28 f4       	brcc	.+10     	; 0x124e <vfprintf+0x114>
    1244:	0c 5f       	subi	r16, 0xFC	; 252
    1246:	1f 4f       	sbci	r17, 0xFF	; 255
    1248:	ff e3       	ldi	r31, 0x3F	; 63
    124a:	f9 83       	std	Y+1, r31	; 0x01
    124c:	0d c0       	rjmp	.+26     	; 0x1268 <vfprintf+0x12e>
    124e:	83 36       	cpi	r24, 0x63	; 99
    1250:	31 f0       	breq	.+12     	; 0x125e <vfprintf+0x124>
    1252:	83 37       	cpi	r24, 0x73	; 115
    1254:	71 f0       	breq	.+28     	; 0x1272 <vfprintf+0x138>
    1256:	83 35       	cpi	r24, 0x53	; 83
    1258:	09 f0       	breq	.+2      	; 0x125c <vfprintf+0x122>
    125a:	57 c0       	rjmp	.+174    	; 0x130a <vfprintf+0x1d0>
    125c:	21 c0       	rjmp	.+66     	; 0x12a0 <vfprintf+0x166>
    125e:	f8 01       	movw	r30, r16
    1260:	80 81       	ld	r24, Z
    1262:	89 83       	std	Y+1, r24	; 0x01
    1264:	0e 5f       	subi	r16, 0xFE	; 254
    1266:	1f 4f       	sbci	r17, 0xFF	; 255
    1268:	44 24       	eor	r4, r4
    126a:	43 94       	inc	r4
    126c:	51 2c       	mov	r5, r1
    126e:	54 01       	movw	r10, r8
    1270:	14 c0       	rjmp	.+40     	; 0x129a <vfprintf+0x160>
    1272:	38 01       	movw	r6, r16
    1274:	f2 e0       	ldi	r31, 0x02	; 2
    1276:	6f 0e       	add	r6, r31
    1278:	71 1c       	adc	r7, r1
    127a:	f8 01       	movw	r30, r16
    127c:	a0 80       	ld	r10, Z
    127e:	b1 80       	ldd	r11, Z+1	; 0x01
    1280:	26 ff       	sbrs	r18, 6
    1282:	03 c0       	rjmp	.+6      	; 0x128a <vfprintf+0x150>
    1284:	65 2d       	mov	r22, r5
    1286:	70 e0       	ldi	r23, 0x00	; 0
    1288:	02 c0       	rjmp	.+4      	; 0x128e <vfprintf+0x154>
    128a:	6f ef       	ldi	r22, 0xFF	; 255
    128c:	7f ef       	ldi	r23, 0xFF	; 255
    128e:	c5 01       	movw	r24, r10
    1290:	2c 87       	std	Y+12, r18	; 0x0c
    1292:	6d d1       	rcall	.+730    	; 0x156e <strnlen>
    1294:	2c 01       	movw	r4, r24
    1296:	83 01       	movw	r16, r6
    1298:	2c 85       	ldd	r18, Y+12	; 0x0c
    129a:	2f 77       	andi	r18, 0x7F	; 127
    129c:	22 2e       	mov	r2, r18
    129e:	16 c0       	rjmp	.+44     	; 0x12cc <vfprintf+0x192>
    12a0:	38 01       	movw	r6, r16
    12a2:	f2 e0       	ldi	r31, 0x02	; 2
    12a4:	6f 0e       	add	r6, r31
    12a6:	71 1c       	adc	r7, r1
    12a8:	f8 01       	movw	r30, r16
    12aa:	a0 80       	ld	r10, Z
    12ac:	b1 80       	ldd	r11, Z+1	; 0x01
    12ae:	26 ff       	sbrs	r18, 6
    12b0:	03 c0       	rjmp	.+6      	; 0x12b8 <vfprintf+0x17e>
    12b2:	65 2d       	mov	r22, r5
    12b4:	70 e0       	ldi	r23, 0x00	; 0
    12b6:	02 c0       	rjmp	.+4      	; 0x12bc <vfprintf+0x182>
    12b8:	6f ef       	ldi	r22, 0xFF	; 255
    12ba:	7f ef       	ldi	r23, 0xFF	; 255
    12bc:	c5 01       	movw	r24, r10
    12be:	2c 87       	std	Y+12, r18	; 0x0c
    12c0:	44 d1       	rcall	.+648    	; 0x154a <strnlen_P>
    12c2:	2c 01       	movw	r4, r24
    12c4:	2c 85       	ldd	r18, Y+12	; 0x0c
    12c6:	20 68       	ori	r18, 0x80	; 128
    12c8:	22 2e       	mov	r2, r18
    12ca:	83 01       	movw	r16, r6
    12cc:	23 fc       	sbrc	r2, 3
    12ce:	19 c0       	rjmp	.+50     	; 0x1302 <vfprintf+0x1c8>
    12d0:	83 2d       	mov	r24, r3
    12d2:	90 e0       	ldi	r25, 0x00	; 0
    12d4:	48 16       	cp	r4, r24
    12d6:	59 06       	cpc	r5, r25
    12d8:	a0 f4       	brcc	.+40     	; 0x1302 <vfprintf+0x1c8>
    12da:	b7 01       	movw	r22, r14
    12dc:	80 e2       	ldi	r24, 0x20	; 32
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	51 d1       	rcall	.+674    	; 0x1584 <fputc>
    12e2:	3a 94       	dec	r3
    12e4:	f5 cf       	rjmp	.-22     	; 0x12d0 <vfprintf+0x196>
    12e6:	f5 01       	movw	r30, r10
    12e8:	27 fc       	sbrc	r2, 7
    12ea:	85 91       	lpm	r24, Z+
    12ec:	27 fe       	sbrs	r2, 7
    12ee:	81 91       	ld	r24, Z+
    12f0:	5f 01       	movw	r10, r30
    12f2:	b7 01       	movw	r22, r14
    12f4:	90 e0       	ldi	r25, 0x00	; 0
    12f6:	46 d1       	rcall	.+652    	; 0x1584 <fputc>
    12f8:	31 10       	cpse	r3, r1
    12fa:	3a 94       	dec	r3
    12fc:	f1 e0       	ldi	r31, 0x01	; 1
    12fe:	4f 1a       	sub	r4, r31
    1300:	51 08       	sbc	r5, r1
    1302:	41 14       	cp	r4, r1
    1304:	51 04       	cpc	r5, r1
    1306:	79 f7       	brne	.-34     	; 0x12e6 <vfprintf+0x1ac>
    1308:	de c0       	rjmp	.+444    	; 0x14c6 <vfprintf+0x38c>
    130a:	84 36       	cpi	r24, 0x64	; 100
    130c:	11 f0       	breq	.+4      	; 0x1312 <vfprintf+0x1d8>
    130e:	89 36       	cpi	r24, 0x69	; 105
    1310:	31 f5       	brne	.+76     	; 0x135e <vfprintf+0x224>
    1312:	f8 01       	movw	r30, r16
    1314:	27 ff       	sbrs	r18, 7
    1316:	07 c0       	rjmp	.+14     	; 0x1326 <vfprintf+0x1ec>
    1318:	60 81       	ld	r22, Z
    131a:	71 81       	ldd	r23, Z+1	; 0x01
    131c:	82 81       	ldd	r24, Z+2	; 0x02
    131e:	93 81       	ldd	r25, Z+3	; 0x03
    1320:	0c 5f       	subi	r16, 0xFC	; 252
    1322:	1f 4f       	sbci	r17, 0xFF	; 255
    1324:	08 c0       	rjmp	.+16     	; 0x1336 <vfprintf+0x1fc>
    1326:	60 81       	ld	r22, Z
    1328:	71 81       	ldd	r23, Z+1	; 0x01
    132a:	88 27       	eor	r24, r24
    132c:	77 fd       	sbrc	r23, 7
    132e:	80 95       	com	r24
    1330:	98 2f       	mov	r25, r24
    1332:	0e 5f       	subi	r16, 0xFE	; 254
    1334:	1f 4f       	sbci	r17, 0xFF	; 255
    1336:	2f 76       	andi	r18, 0x6F	; 111
    1338:	b2 2e       	mov	r11, r18
    133a:	97 ff       	sbrs	r25, 7
    133c:	09 c0       	rjmp	.+18     	; 0x1350 <vfprintf+0x216>
    133e:	90 95       	com	r25
    1340:	80 95       	com	r24
    1342:	70 95       	com	r23
    1344:	61 95       	neg	r22
    1346:	7f 4f       	sbci	r23, 0xFF	; 255
    1348:	8f 4f       	sbci	r24, 0xFF	; 255
    134a:	9f 4f       	sbci	r25, 0xFF	; 255
    134c:	20 68       	ori	r18, 0x80	; 128
    134e:	b2 2e       	mov	r11, r18
    1350:	2a e0       	ldi	r18, 0x0A	; 10
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	a4 01       	movw	r20, r8
    1356:	48 d1       	rcall	.+656    	; 0x15e8 <__ultoa_invert>
    1358:	a8 2e       	mov	r10, r24
    135a:	a8 18       	sub	r10, r8
    135c:	43 c0       	rjmp	.+134    	; 0x13e4 <vfprintf+0x2aa>
    135e:	85 37       	cpi	r24, 0x75	; 117
    1360:	29 f4       	brne	.+10     	; 0x136c <vfprintf+0x232>
    1362:	2f 7e       	andi	r18, 0xEF	; 239
    1364:	b2 2e       	mov	r11, r18
    1366:	2a e0       	ldi	r18, 0x0A	; 10
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	25 c0       	rjmp	.+74     	; 0x13b6 <vfprintf+0x27c>
    136c:	f2 2f       	mov	r31, r18
    136e:	f9 7f       	andi	r31, 0xF9	; 249
    1370:	bf 2e       	mov	r11, r31
    1372:	8f 36       	cpi	r24, 0x6F	; 111
    1374:	c1 f0       	breq	.+48     	; 0x13a6 <vfprintf+0x26c>
    1376:	18 f4       	brcc	.+6      	; 0x137e <vfprintf+0x244>
    1378:	88 35       	cpi	r24, 0x58	; 88
    137a:	79 f0       	breq	.+30     	; 0x139a <vfprintf+0x260>
    137c:	ad c0       	rjmp	.+346    	; 0x14d8 <vfprintf+0x39e>
    137e:	80 37       	cpi	r24, 0x70	; 112
    1380:	19 f0       	breq	.+6      	; 0x1388 <vfprintf+0x24e>
    1382:	88 37       	cpi	r24, 0x78	; 120
    1384:	21 f0       	breq	.+8      	; 0x138e <vfprintf+0x254>
    1386:	a8 c0       	rjmp	.+336    	; 0x14d8 <vfprintf+0x39e>
    1388:	2f 2f       	mov	r18, r31
    138a:	20 61       	ori	r18, 0x10	; 16
    138c:	b2 2e       	mov	r11, r18
    138e:	b4 fe       	sbrs	r11, 4
    1390:	0d c0       	rjmp	.+26     	; 0x13ac <vfprintf+0x272>
    1392:	8b 2d       	mov	r24, r11
    1394:	84 60       	ori	r24, 0x04	; 4
    1396:	b8 2e       	mov	r11, r24
    1398:	09 c0       	rjmp	.+18     	; 0x13ac <vfprintf+0x272>
    139a:	24 ff       	sbrs	r18, 4
    139c:	0a c0       	rjmp	.+20     	; 0x13b2 <vfprintf+0x278>
    139e:	9f 2f       	mov	r25, r31
    13a0:	96 60       	ori	r25, 0x06	; 6
    13a2:	b9 2e       	mov	r11, r25
    13a4:	06 c0       	rjmp	.+12     	; 0x13b2 <vfprintf+0x278>
    13a6:	28 e0       	ldi	r18, 0x08	; 8
    13a8:	30 e0       	ldi	r19, 0x00	; 0
    13aa:	05 c0       	rjmp	.+10     	; 0x13b6 <vfprintf+0x27c>
    13ac:	20 e1       	ldi	r18, 0x10	; 16
    13ae:	30 e0       	ldi	r19, 0x00	; 0
    13b0:	02 c0       	rjmp	.+4      	; 0x13b6 <vfprintf+0x27c>
    13b2:	20 e1       	ldi	r18, 0x10	; 16
    13b4:	32 e0       	ldi	r19, 0x02	; 2
    13b6:	f8 01       	movw	r30, r16
    13b8:	b7 fe       	sbrs	r11, 7
    13ba:	07 c0       	rjmp	.+14     	; 0x13ca <vfprintf+0x290>
    13bc:	60 81       	ld	r22, Z
    13be:	71 81       	ldd	r23, Z+1	; 0x01
    13c0:	82 81       	ldd	r24, Z+2	; 0x02
    13c2:	93 81       	ldd	r25, Z+3	; 0x03
    13c4:	0c 5f       	subi	r16, 0xFC	; 252
    13c6:	1f 4f       	sbci	r17, 0xFF	; 255
    13c8:	06 c0       	rjmp	.+12     	; 0x13d6 <vfprintf+0x29c>
    13ca:	60 81       	ld	r22, Z
    13cc:	71 81       	ldd	r23, Z+1	; 0x01
    13ce:	80 e0       	ldi	r24, 0x00	; 0
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	0e 5f       	subi	r16, 0xFE	; 254
    13d4:	1f 4f       	sbci	r17, 0xFF	; 255
    13d6:	a4 01       	movw	r20, r8
    13d8:	07 d1       	rcall	.+526    	; 0x15e8 <__ultoa_invert>
    13da:	a8 2e       	mov	r10, r24
    13dc:	a8 18       	sub	r10, r8
    13de:	fb 2d       	mov	r31, r11
    13e0:	ff 77       	andi	r31, 0x7F	; 127
    13e2:	bf 2e       	mov	r11, r31
    13e4:	b6 fe       	sbrs	r11, 6
    13e6:	0b c0       	rjmp	.+22     	; 0x13fe <vfprintf+0x2c4>
    13e8:	2b 2d       	mov	r18, r11
    13ea:	2e 7f       	andi	r18, 0xFE	; 254
    13ec:	a5 14       	cp	r10, r5
    13ee:	50 f4       	brcc	.+20     	; 0x1404 <vfprintf+0x2ca>
    13f0:	b4 fe       	sbrs	r11, 4
    13f2:	0a c0       	rjmp	.+20     	; 0x1408 <vfprintf+0x2ce>
    13f4:	b2 fc       	sbrc	r11, 2
    13f6:	08 c0       	rjmp	.+16     	; 0x1408 <vfprintf+0x2ce>
    13f8:	2b 2d       	mov	r18, r11
    13fa:	2e 7e       	andi	r18, 0xEE	; 238
    13fc:	05 c0       	rjmp	.+10     	; 0x1408 <vfprintf+0x2ce>
    13fe:	7a 2c       	mov	r7, r10
    1400:	2b 2d       	mov	r18, r11
    1402:	03 c0       	rjmp	.+6      	; 0x140a <vfprintf+0x2d0>
    1404:	7a 2c       	mov	r7, r10
    1406:	01 c0       	rjmp	.+2      	; 0x140a <vfprintf+0x2d0>
    1408:	75 2c       	mov	r7, r5
    140a:	24 ff       	sbrs	r18, 4
    140c:	0d c0       	rjmp	.+26     	; 0x1428 <vfprintf+0x2ee>
    140e:	fe 01       	movw	r30, r28
    1410:	ea 0d       	add	r30, r10
    1412:	f1 1d       	adc	r31, r1
    1414:	80 81       	ld	r24, Z
    1416:	80 33       	cpi	r24, 0x30	; 48
    1418:	11 f4       	brne	.+4      	; 0x141e <vfprintf+0x2e4>
    141a:	29 7e       	andi	r18, 0xE9	; 233
    141c:	09 c0       	rjmp	.+18     	; 0x1430 <vfprintf+0x2f6>
    141e:	22 ff       	sbrs	r18, 2
    1420:	06 c0       	rjmp	.+12     	; 0x142e <vfprintf+0x2f4>
    1422:	73 94       	inc	r7
    1424:	73 94       	inc	r7
    1426:	04 c0       	rjmp	.+8      	; 0x1430 <vfprintf+0x2f6>
    1428:	82 2f       	mov	r24, r18
    142a:	86 78       	andi	r24, 0x86	; 134
    142c:	09 f0       	breq	.+2      	; 0x1430 <vfprintf+0x2f6>
    142e:	73 94       	inc	r7
    1430:	23 fd       	sbrc	r18, 3
    1432:	12 c0       	rjmp	.+36     	; 0x1458 <vfprintf+0x31e>
    1434:	20 ff       	sbrs	r18, 0
    1436:	06 c0       	rjmp	.+12     	; 0x1444 <vfprintf+0x30a>
    1438:	5a 2c       	mov	r5, r10
    143a:	73 14       	cp	r7, r3
    143c:	18 f4       	brcc	.+6      	; 0x1444 <vfprintf+0x30a>
    143e:	53 0c       	add	r5, r3
    1440:	57 18       	sub	r5, r7
    1442:	73 2c       	mov	r7, r3
    1444:	73 14       	cp	r7, r3
    1446:	60 f4       	brcc	.+24     	; 0x1460 <vfprintf+0x326>
    1448:	b7 01       	movw	r22, r14
    144a:	80 e2       	ldi	r24, 0x20	; 32
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	2c 87       	std	Y+12, r18	; 0x0c
    1450:	99 d0       	rcall	.+306    	; 0x1584 <fputc>
    1452:	73 94       	inc	r7
    1454:	2c 85       	ldd	r18, Y+12	; 0x0c
    1456:	f6 cf       	rjmp	.-20     	; 0x1444 <vfprintf+0x30a>
    1458:	73 14       	cp	r7, r3
    145a:	10 f4       	brcc	.+4      	; 0x1460 <vfprintf+0x326>
    145c:	37 18       	sub	r3, r7
    145e:	01 c0       	rjmp	.+2      	; 0x1462 <vfprintf+0x328>
    1460:	31 2c       	mov	r3, r1
    1462:	24 ff       	sbrs	r18, 4
    1464:	11 c0       	rjmp	.+34     	; 0x1488 <vfprintf+0x34e>
    1466:	b7 01       	movw	r22, r14
    1468:	80 e3       	ldi	r24, 0x30	; 48
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	2c 87       	std	Y+12, r18	; 0x0c
    146e:	8a d0       	rcall	.+276    	; 0x1584 <fputc>
    1470:	2c 85       	ldd	r18, Y+12	; 0x0c
    1472:	22 ff       	sbrs	r18, 2
    1474:	16 c0       	rjmp	.+44     	; 0x14a2 <vfprintf+0x368>
    1476:	21 ff       	sbrs	r18, 1
    1478:	03 c0       	rjmp	.+6      	; 0x1480 <vfprintf+0x346>
    147a:	88 e5       	ldi	r24, 0x58	; 88
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	02 c0       	rjmp	.+4      	; 0x1484 <vfprintf+0x34a>
    1480:	88 e7       	ldi	r24, 0x78	; 120
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	b7 01       	movw	r22, r14
    1486:	0c c0       	rjmp	.+24     	; 0x14a0 <vfprintf+0x366>
    1488:	82 2f       	mov	r24, r18
    148a:	86 78       	andi	r24, 0x86	; 134
    148c:	51 f0       	breq	.+20     	; 0x14a2 <vfprintf+0x368>
    148e:	21 fd       	sbrc	r18, 1
    1490:	02 c0       	rjmp	.+4      	; 0x1496 <vfprintf+0x35c>
    1492:	80 e2       	ldi	r24, 0x20	; 32
    1494:	01 c0       	rjmp	.+2      	; 0x1498 <vfprintf+0x35e>
    1496:	8b e2       	ldi	r24, 0x2B	; 43
    1498:	27 fd       	sbrc	r18, 7
    149a:	8d e2       	ldi	r24, 0x2D	; 45
    149c:	b7 01       	movw	r22, r14
    149e:	90 e0       	ldi	r25, 0x00	; 0
    14a0:	71 d0       	rcall	.+226    	; 0x1584 <fputc>
    14a2:	a5 14       	cp	r10, r5
    14a4:	30 f4       	brcc	.+12     	; 0x14b2 <vfprintf+0x378>
    14a6:	b7 01       	movw	r22, r14
    14a8:	80 e3       	ldi	r24, 0x30	; 48
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	6b d0       	rcall	.+214    	; 0x1584 <fputc>
    14ae:	5a 94       	dec	r5
    14b0:	f8 cf       	rjmp	.-16     	; 0x14a2 <vfprintf+0x368>
    14b2:	aa 94       	dec	r10
    14b4:	f4 01       	movw	r30, r8
    14b6:	ea 0d       	add	r30, r10
    14b8:	f1 1d       	adc	r31, r1
    14ba:	80 81       	ld	r24, Z
    14bc:	b7 01       	movw	r22, r14
    14be:	90 e0       	ldi	r25, 0x00	; 0
    14c0:	61 d0       	rcall	.+194    	; 0x1584 <fputc>
    14c2:	a1 10       	cpse	r10, r1
    14c4:	f6 cf       	rjmp	.-20     	; 0x14b2 <vfprintf+0x378>
    14c6:	33 20       	and	r3, r3
    14c8:	09 f4       	brne	.+2      	; 0x14cc <vfprintf+0x392>
    14ca:	5d ce       	rjmp	.-838    	; 0x1186 <vfprintf+0x4c>
    14cc:	b7 01       	movw	r22, r14
    14ce:	80 e2       	ldi	r24, 0x20	; 32
    14d0:	90 e0       	ldi	r25, 0x00	; 0
    14d2:	58 d0       	rcall	.+176    	; 0x1584 <fputc>
    14d4:	3a 94       	dec	r3
    14d6:	f7 cf       	rjmp	.-18     	; 0x14c6 <vfprintf+0x38c>
    14d8:	f7 01       	movw	r30, r14
    14da:	86 81       	ldd	r24, Z+6	; 0x06
    14dc:	97 81       	ldd	r25, Z+7	; 0x07
    14de:	02 c0       	rjmp	.+4      	; 0x14e4 <vfprintf+0x3aa>
    14e0:	8f ef       	ldi	r24, 0xFF	; 255
    14e2:	9f ef       	ldi	r25, 0xFF	; 255
    14e4:	2c 96       	adiw	r28, 0x0c	; 12
    14e6:	0f b6       	in	r0, 0x3f	; 63
    14e8:	f8 94       	cli
    14ea:	de bf       	out	0x3e, r29	; 62
    14ec:	0f be       	out	0x3f, r0	; 63
    14ee:	cd bf       	out	0x3d, r28	; 61
    14f0:	df 91       	pop	r29
    14f2:	cf 91       	pop	r28
    14f4:	1f 91       	pop	r17
    14f6:	0f 91       	pop	r16
    14f8:	ff 90       	pop	r15
    14fa:	ef 90       	pop	r14
    14fc:	df 90       	pop	r13
    14fe:	cf 90       	pop	r12
    1500:	bf 90       	pop	r11
    1502:	af 90       	pop	r10
    1504:	9f 90       	pop	r9
    1506:	8f 90       	pop	r8
    1508:	7f 90       	pop	r7
    150a:	6f 90       	pop	r6
    150c:	5f 90       	pop	r5
    150e:	4f 90       	pop	r4
    1510:	3f 90       	pop	r3
    1512:	2f 90       	pop	r2
    1514:	08 95       	ret

00001516 <calloc>:
    1516:	0f 93       	push	r16
    1518:	1f 93       	push	r17
    151a:	cf 93       	push	r28
    151c:	df 93       	push	r29
    151e:	86 9f       	mul	r24, r22
    1520:	80 01       	movw	r16, r0
    1522:	87 9f       	mul	r24, r23
    1524:	10 0d       	add	r17, r0
    1526:	96 9f       	mul	r25, r22
    1528:	10 0d       	add	r17, r0
    152a:	11 24       	eor	r1, r1
    152c:	c8 01       	movw	r24, r16
    152e:	83 dc       	rcall	.-1786   	; 0xe36 <malloc>
    1530:	ec 01       	movw	r28, r24
    1532:	00 97       	sbiw	r24, 0x00	; 0
    1534:	21 f0       	breq	.+8      	; 0x153e <calloc+0x28>
    1536:	a8 01       	movw	r20, r16
    1538:	60 e0       	ldi	r22, 0x00	; 0
    153a:	70 e0       	ldi	r23, 0x00	; 0
    153c:	11 d0       	rcall	.+34     	; 0x1560 <memset>
    153e:	ce 01       	movw	r24, r28
    1540:	df 91       	pop	r29
    1542:	cf 91       	pop	r28
    1544:	1f 91       	pop	r17
    1546:	0f 91       	pop	r16
    1548:	08 95       	ret

0000154a <strnlen_P>:
    154a:	fc 01       	movw	r30, r24
    154c:	05 90       	lpm	r0, Z+
    154e:	61 50       	subi	r22, 0x01	; 1
    1550:	70 40       	sbci	r23, 0x00	; 0
    1552:	01 10       	cpse	r0, r1
    1554:	d8 f7       	brcc	.-10     	; 0x154c <strnlen_P+0x2>
    1556:	80 95       	com	r24
    1558:	90 95       	com	r25
    155a:	8e 0f       	add	r24, r30
    155c:	9f 1f       	adc	r25, r31
    155e:	08 95       	ret

00001560 <memset>:
    1560:	dc 01       	movw	r26, r24
    1562:	01 c0       	rjmp	.+2      	; 0x1566 <memset+0x6>
    1564:	6d 93       	st	X+, r22
    1566:	41 50       	subi	r20, 0x01	; 1
    1568:	50 40       	sbci	r21, 0x00	; 0
    156a:	e0 f7       	brcc	.-8      	; 0x1564 <memset+0x4>
    156c:	08 95       	ret

0000156e <strnlen>:
    156e:	fc 01       	movw	r30, r24
    1570:	61 50       	subi	r22, 0x01	; 1
    1572:	70 40       	sbci	r23, 0x00	; 0
    1574:	01 90       	ld	r0, Z+
    1576:	01 10       	cpse	r0, r1
    1578:	d8 f7       	brcc	.-10     	; 0x1570 <strnlen+0x2>
    157a:	80 95       	com	r24
    157c:	90 95       	com	r25
    157e:	8e 0f       	add	r24, r30
    1580:	9f 1f       	adc	r25, r31
    1582:	08 95       	ret

00001584 <fputc>:
    1584:	0f 93       	push	r16
    1586:	1f 93       	push	r17
    1588:	cf 93       	push	r28
    158a:	df 93       	push	r29
    158c:	18 2f       	mov	r17, r24
    158e:	09 2f       	mov	r16, r25
    1590:	eb 01       	movw	r28, r22
    1592:	8b 81       	ldd	r24, Y+3	; 0x03
    1594:	81 fd       	sbrc	r24, 1
    1596:	03 c0       	rjmp	.+6      	; 0x159e <fputc+0x1a>
    1598:	8f ef       	ldi	r24, 0xFF	; 255
    159a:	9f ef       	ldi	r25, 0xFF	; 255
    159c:	20 c0       	rjmp	.+64     	; 0x15de <fputc+0x5a>
    159e:	82 ff       	sbrs	r24, 2
    15a0:	10 c0       	rjmp	.+32     	; 0x15c2 <fputc+0x3e>
    15a2:	4e 81       	ldd	r20, Y+6	; 0x06
    15a4:	5f 81       	ldd	r21, Y+7	; 0x07
    15a6:	2c 81       	ldd	r18, Y+4	; 0x04
    15a8:	3d 81       	ldd	r19, Y+5	; 0x05
    15aa:	42 17       	cp	r20, r18
    15ac:	53 07       	cpc	r21, r19
    15ae:	7c f4       	brge	.+30     	; 0x15ce <fputc+0x4a>
    15b0:	e8 81       	ld	r30, Y
    15b2:	f9 81       	ldd	r31, Y+1	; 0x01
    15b4:	9f 01       	movw	r18, r30
    15b6:	2f 5f       	subi	r18, 0xFF	; 255
    15b8:	3f 4f       	sbci	r19, 0xFF	; 255
    15ba:	39 83       	std	Y+1, r19	; 0x01
    15bc:	28 83       	st	Y, r18
    15be:	10 83       	st	Z, r17
    15c0:	06 c0       	rjmp	.+12     	; 0x15ce <fputc+0x4a>
    15c2:	e8 85       	ldd	r30, Y+8	; 0x08
    15c4:	f9 85       	ldd	r31, Y+9	; 0x09
    15c6:	81 2f       	mov	r24, r17
    15c8:	19 95       	eicall
    15ca:	89 2b       	or	r24, r25
    15cc:	29 f7       	brne	.-54     	; 0x1598 <fputc+0x14>
    15ce:	2e 81       	ldd	r18, Y+6	; 0x06
    15d0:	3f 81       	ldd	r19, Y+7	; 0x07
    15d2:	2f 5f       	subi	r18, 0xFF	; 255
    15d4:	3f 4f       	sbci	r19, 0xFF	; 255
    15d6:	3f 83       	std	Y+7, r19	; 0x07
    15d8:	2e 83       	std	Y+6, r18	; 0x06
    15da:	81 2f       	mov	r24, r17
    15dc:	90 2f       	mov	r25, r16
    15de:	df 91       	pop	r29
    15e0:	cf 91       	pop	r28
    15e2:	1f 91       	pop	r17
    15e4:	0f 91       	pop	r16
    15e6:	08 95       	ret

000015e8 <__ultoa_invert>:
    15e8:	fa 01       	movw	r30, r20
    15ea:	aa 27       	eor	r26, r26
    15ec:	28 30       	cpi	r18, 0x08	; 8
    15ee:	51 f1       	breq	.+84     	; 0x1644 <__ultoa_invert+0x5c>
    15f0:	20 31       	cpi	r18, 0x10	; 16
    15f2:	81 f1       	breq	.+96     	; 0x1654 <__ultoa_invert+0x6c>
    15f4:	e8 94       	clt
    15f6:	6f 93       	push	r22
    15f8:	6e 7f       	andi	r22, 0xFE	; 254
    15fa:	6e 5f       	subi	r22, 0xFE	; 254
    15fc:	7f 4f       	sbci	r23, 0xFF	; 255
    15fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1600:	9f 4f       	sbci	r25, 0xFF	; 255
    1602:	af 4f       	sbci	r26, 0xFF	; 255
    1604:	b1 e0       	ldi	r27, 0x01	; 1
    1606:	3e d0       	rcall	.+124    	; 0x1684 <__ultoa_invert+0x9c>
    1608:	b4 e0       	ldi	r27, 0x04	; 4
    160a:	3c d0       	rcall	.+120    	; 0x1684 <__ultoa_invert+0x9c>
    160c:	67 0f       	add	r22, r23
    160e:	78 1f       	adc	r23, r24
    1610:	89 1f       	adc	r24, r25
    1612:	9a 1f       	adc	r25, r26
    1614:	a1 1d       	adc	r26, r1
    1616:	68 0f       	add	r22, r24
    1618:	79 1f       	adc	r23, r25
    161a:	8a 1f       	adc	r24, r26
    161c:	91 1d       	adc	r25, r1
    161e:	a1 1d       	adc	r26, r1
    1620:	6a 0f       	add	r22, r26
    1622:	71 1d       	adc	r23, r1
    1624:	81 1d       	adc	r24, r1
    1626:	91 1d       	adc	r25, r1
    1628:	a1 1d       	adc	r26, r1
    162a:	20 d0       	rcall	.+64     	; 0x166c <__ultoa_invert+0x84>
    162c:	09 f4       	brne	.+2      	; 0x1630 <__ultoa_invert+0x48>
    162e:	68 94       	set
    1630:	3f 91       	pop	r19
    1632:	2a e0       	ldi	r18, 0x0A	; 10
    1634:	26 9f       	mul	r18, r22
    1636:	11 24       	eor	r1, r1
    1638:	30 19       	sub	r19, r0
    163a:	30 5d       	subi	r19, 0xD0	; 208
    163c:	31 93       	st	Z+, r19
    163e:	de f6       	brtc	.-74     	; 0x15f6 <__ultoa_invert+0xe>
    1640:	cf 01       	movw	r24, r30
    1642:	08 95       	ret
    1644:	46 2f       	mov	r20, r22
    1646:	47 70       	andi	r20, 0x07	; 7
    1648:	40 5d       	subi	r20, 0xD0	; 208
    164a:	41 93       	st	Z+, r20
    164c:	b3 e0       	ldi	r27, 0x03	; 3
    164e:	0f d0       	rcall	.+30     	; 0x166e <__ultoa_invert+0x86>
    1650:	c9 f7       	brne	.-14     	; 0x1644 <__ultoa_invert+0x5c>
    1652:	f6 cf       	rjmp	.-20     	; 0x1640 <__ultoa_invert+0x58>
    1654:	46 2f       	mov	r20, r22
    1656:	4f 70       	andi	r20, 0x0F	; 15
    1658:	40 5d       	subi	r20, 0xD0	; 208
    165a:	4a 33       	cpi	r20, 0x3A	; 58
    165c:	18 f0       	brcs	.+6      	; 0x1664 <__ultoa_invert+0x7c>
    165e:	49 5d       	subi	r20, 0xD9	; 217
    1660:	31 fd       	sbrc	r19, 1
    1662:	40 52       	subi	r20, 0x20	; 32
    1664:	41 93       	st	Z+, r20
    1666:	02 d0       	rcall	.+4      	; 0x166c <__ultoa_invert+0x84>
    1668:	a9 f7       	brne	.-22     	; 0x1654 <__ultoa_invert+0x6c>
    166a:	ea cf       	rjmp	.-44     	; 0x1640 <__ultoa_invert+0x58>
    166c:	b4 e0       	ldi	r27, 0x04	; 4
    166e:	a6 95       	lsr	r26
    1670:	97 95       	ror	r25
    1672:	87 95       	ror	r24
    1674:	77 95       	ror	r23
    1676:	67 95       	ror	r22
    1678:	ba 95       	dec	r27
    167a:	c9 f7       	brne	.-14     	; 0x166e <__ultoa_invert+0x86>
    167c:	00 97       	sbiw	r24, 0x00	; 0
    167e:	61 05       	cpc	r22, r1
    1680:	71 05       	cpc	r23, r1
    1682:	08 95       	ret
    1684:	9b 01       	movw	r18, r22
    1686:	ac 01       	movw	r20, r24
    1688:	0a 2e       	mov	r0, r26
    168a:	06 94       	lsr	r0
    168c:	57 95       	ror	r21
    168e:	47 95       	ror	r20
    1690:	37 95       	ror	r19
    1692:	27 95       	ror	r18
    1694:	ba 95       	dec	r27
    1696:	c9 f7       	brne	.-14     	; 0x168a <__ultoa_invert+0xa2>
    1698:	62 0f       	add	r22, r18
    169a:	73 1f       	adc	r23, r19
    169c:	84 1f       	adc	r24, r20
    169e:	95 1f       	adc	r25, r21
    16a0:	a0 1d       	adc	r26, r0
    16a2:	08 95       	ret

000016a4 <_exit>:
    16a4:	f8 94       	cli

000016a6 <__stop_program>:
    16a6:	ff cf       	rjmp	.-2      	; 0x16a6 <__stop_program>
