

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Tue Jul 26 16:15:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.591 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     9819|     9819|  0.102 ms|  0.102 ms|  9820|  9820|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_304_1   |     3744|     3744|       234|          -|          -|    16|        no|
        |- VITIS_LOOP_322_1   |      328|      328|        82|          -|          -|     4|        no|
        | + VITIS_LOOP_325_2  |       80|       80|         5|          -|          -|    16|        no|
        |- VITIS_LOOP_341_2   |      108|      108|        27|          -|          -|     4|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 13 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 19 14 
14 --> 15 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 14 
19 --> 20 
20 --> 21 
21 --> 22 48 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 21 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 49 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%m_3_10_loc = alloca i64 1"   --->   Operation 50 'alloca' 'm_3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%m_3_7_loc = alloca i64 1"   --->   Operation 51 'alloca' 'm_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%m_2_03_loc = alloca i64 1"   --->   Operation 52 'alloca' 'm_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%m_3_04_loc = alloca i64 1"   --->   Operation 53 'alloca' 'm_3_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%num_V_7_loc = alloca i64 1"   --->   Operation 54 'alloca' 'num_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv1 = alloca i64 1"   --->   Operation 55 'alloca' 'conv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%max1_V_0 = alloca i64 1" [master.cpp:9]   --->   Operation 56 'alloca' 'max1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv2_0 = alloca i64 1"   --->   Operation 57 'alloca' 'conv2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%max2_V_0 = alloca i64 1" [master.cpp:11]   --->   Operation 58 'alloca' 'max2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%den1_V_0 = alloca i64 1" [master.cpp:12]   --->   Operation 59 'alloca' 'den1_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 60 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln304 = store i5 0, i5 %d" [model_functions.cpp:304]   --->   Operation 61 'store' 'store_ln304' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 62 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2, i35 %conv1, i35 %max1_V_0"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2, i35 %conv1, i35 %max1_V_0"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V" [master.cpp:17]   --->   Operation 65 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V" [master.cpp:17]   --->   Operation 66 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2, i35 %conv2_0, i35 %max2_V_0"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 68 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2, i35 %conv2_0, i35 %max2_V_0"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln304 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit" [model_functions.cpp:304]   --->   Operation 74 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.36>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%d_2 = load i5 %d" [model_functions.cpp:304]   --->   Operation 75 'load' 'd_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.36ns)   --->   "%icmp_ln304 = icmp_eq  i5 %d_2, i5 16" [model_functions.cpp:304]   --->   Operation 76 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.78ns)   --->   "%add_ln304 = add i5 %d_2, i5 1" [model_functions.cpp:304]   --->   Operation 78 'add' 'add_ln304' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %.split17, void %_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader" [model_functions.cpp:304]   --->   Operation 79 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i5 %d_2" [model_functions.cpp:304]   --->   Operation 80 'zext' 'zext_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %zext_ln304" [model_functions.cpp:305]   --->   Operation 81 'getelementptr' 'thirdBias_f_V_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (2.32ns)   --->   "%num_V = load i4 %thirdBias_f_V_addr" [model_functions.cpp:305]   --->   Operation 82 'load' 'num_V' <Predicate = (!icmp_ln304)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_9 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln304 = store i5 %add_ln304, i5 %d" [model_functions.cpp:304]   --->   Operation 83 'store' 'store_ln304' <Predicate = (!icmp_ln304)> <Delay = 1.58>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 84 'alloca' 'd_1' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%den2_V_0_3 = alloca i32 1"   --->   Operation 85 'alloca' 'den2_V_0_3' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%den2_V_0_3_1 = alloca i32 1"   --->   Operation 86 'alloca' 'den2_V_0_3_1' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%den2_V_0_3_2 = alloca i32 1"   --->   Operation 87 'alloca' 'den2_V_0_3_2' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%den2_V_0_3_3 = alloca i32 1"   --->   Operation 88 'alloca' 'den2_V_0_3_3' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln1171 = store i3 0, i3 %d_1"   --->   Operation 89 'store' 'store_ln1171' <Predicate = (icmp_ln304)> <Delay = 1.58>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln1171 = br void %_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit"   --->   Operation 90 'br' 'br_ln1171' <Predicate = (icmp_ln304)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %d_2, i4 0" [model_functions.cpp:309]   --->   Operation 91 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i9 %tmp_s" [model_functions.cpp:309]   --->   Operation 92 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %d_2, i1 0" [model_functions.cpp:309]   --->   Operation 93 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln309_4 = zext i6 %tmp_3" [model_functions.cpp:309]   --->   Operation 94 'zext' 'zext_ln309_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.82ns)   --->   "%sub_ln309 = sub i10 %zext_ln309, i10 %zext_ln309_4" [model_functions.cpp:309]   --->   Operation 95 'sub' 'sub_ln309' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/2] (2.32ns)   --->   "%num_V = load i4 %thirdBias_f_V_addr" [model_functions.cpp:305]   --->   Operation 96 'load' 'num_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_10 : Operation 97 [2/2] (1.58ns)   --->   "%call_ln305 = call void @master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, i21 %num_V, i10 %sub_ln309, i35 %max2_V_0, i36 %num_V_7_loc, i21 %firstDense_f_V" [model_functions.cpp:305]   --->   Operation 97 'call' 'call_ln305' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln305 = call void @master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, i21 %num_V, i10 %sub_ln309, i35 %max2_V_0, i36 %num_V_7_loc, i21 %firstDense_f_V" [model_functions.cpp:305]   --->   Operation 98 'call' 'call_ln305' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [model_functions.cpp:299]   --->   Operation 99 'specloopname' 'specloopname_ln299' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%num_V_7_loc_load = load i36 %num_V_7_loc"   --->   Operation 100 'load' 'num_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i36 %num_V_7_loc_load" [model_functions.cpp:306]   --->   Operation 101 'trunc' 'trunc_ln306' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %num_V_7_loc_load, i32 35"   --->   Operation 102 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (1.02ns)   --->   "%num_V_3 = select i1 %tmp, i35 0, i35 %trunc_ln306" [model_functions.cpp:313]   --->   Operation 103 'select' 'num_V_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%den1_V_0_addr = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln304" [model_functions.cpp:314]   --->   Operation 104 'getelementptr' 'den1_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln314 = store i35 %num_V_3, i4 %den1_V_0_addr" [model_functions.cpp:314]   --->   Operation 105 'store' 'store_ln314' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 6.80>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%d_3 = load i3 %d_1"   --->   Operation 107 'load' 'd_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i3 %d_3"   --->   Operation 108 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1171, i4 0" [model_functions.cpp:322]   --->   Operation 109 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (1.13ns)   --->   "%icmp_ln322 = icmp_eq  i3 %d_3, i3 4" [model_functions.cpp:322]   --->   Operation 110 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 111 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.65ns)   --->   "%add_ln322 = add i3 %d_3, i3 1" [model_functions.cpp:322]   --->   Operation 112 'add' 'add_ln322' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %.split12, void %_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader" [model_functions.cpp:322]   --->   Operation 113 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [model_functions.cpp:320]   --->   Operation 114 'specloopname' 'specloopname_ln320' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (1.82ns)   --->   "%tmp_2 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68718728804, i36 571519, i36 68718843845, i36 68719379821, i2 %trunc_ln1171" [model_functions.cpp:324]   --->   Operation 115 'mux' 'tmp_2' <Predicate = (!icmp_ln322)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln325 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109" [model_functions.cpp:325]   --->   Operation 116 'br' 'br_ln325' <Predicate = (!icmp_ln322)> <Delay = 1.58>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 117 'alloca' 'sum' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 118 'alloca' 'i' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%den2_V_0_3_load = load i36 %den2_V_0_3"   --->   Operation 119 'load' 'den2_V_0_3_load' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%den2_V_0_3_1_load = load i36 %den2_V_0_3_1"   --->   Operation 120 'load' 'den2_V_0_3_1_load' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%den2_V_0_3_2_load = load i36 %den2_V_0_3_2"   --->   Operation 121 'load' 'den2_V_0_3_2_load' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%den2_V_0_3_3_load = load i36 %den2_V_0_3_3"   --->   Operation 122 'load' 'den2_V_0_3_3_load' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (5.67ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_335_1, i36 %den2_V_0_3_load, i36 %den2_V_0_3_1_load, i36 %den2_V_0_3_2_load, i36 %den2_V_0_3_3_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 123 'call' 'call_ln0' <Predicate = (icmp_ln322)> <Delay = 5.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln341 = store i3 0, i3 %i" [model_functions.cpp:341]   --->   Operation 124 'store' 'store_ln341' <Predicate = (icmp_ln322)> <Delay = 1.58>
ST_13 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln341 = store i64 0, i64 %sum" [model_functions.cpp:341]   --->   Operation 125 'store' 'store_ln341' <Predicate = (icmp_ln322)> <Delay = 1.58>

State 14 <SV = 10> <Delay = 5.07>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %add_ln325, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109.split, i5 0, void %.split12" [model_functions.cpp:325]   --->   Operation 126 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%den2_V_0_0 = phi i36 %add_ln415, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109.split, i36 %tmp_2, void %.split12"   --->   Operation 127 'phi' 'den2_V_0_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i5 %i_4"   --->   Operation 128 'zext' 'zext_ln736' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i5 %i_4"   --->   Operation 129 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln1171 = add i6 %tmp_16_cast, i6 %zext_ln1171"   --->   Operation 130 'add' 'add_ln1171' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i6 %add_ln1171"   --->   Operation 131 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%secondDense_f_V_addr = getelementptr i19 %secondDense_f_V, i64 0, i64 %zext_ln1171_1"   --->   Operation 132 'getelementptr' 'secondDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (1.36ns)   --->   "%icmp_ln325 = icmp_eq  i5 %i_4, i5 16" [model_functions.cpp:325]   --->   Operation 133 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 134 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.78ns)   --->   "%add_ln325 = add i5 %i_4, i5 1" [model_functions.cpp:325]   --->   Operation 135 'add' 'add_ln325' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109.split, void" [model_functions.cpp:325]   --->   Operation 136 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%den1_V_0_addr_1 = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln736"   --->   Operation 137 'getelementptr' 'den1_V_0_addr_1' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_14 : Operation 138 [2/2] (2.32ns)   --->   "%r_V = load i4 %den1_V_0_addr_1"   --->   Operation 138 'load' 'r_V' <Predicate = (!icmp_ln325)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_14 : Operation 139 [2/2] (3.25ns)   --->   "%secondDense_f_V_load = load i6 %secondDense_f_V_addr"   --->   Operation 139 'load' 'secondDense_f_V_load' <Predicate = (!icmp_ln325)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 64> <ROM>
ST_14 : Operation 140 [1/1] (1.30ns)   --->   "%switch_ln736 = switch i2 %trunc_ln1171, void %branch7, i2 0, void %.branch4_crit_edge, i2 1, void %branch5, i2 2, void %branch6"   --->   Operation 140 'switch' 'switch_ln736' <Predicate = (icmp_ln325)> <Delay = 1.30>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_2"   --->   Operation 141 'store' 'store_ln736' <Predicate = (icmp_ln325 & trunc_ln1171 == 2)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 142 'br' 'br_ln736' <Predicate = (icmp_ln325 & trunc_ln1171 == 2)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_1"   --->   Operation 143 'store' 'store_ln736' <Predicate = (icmp_ln325 & trunc_ln1171 == 1)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 144 'br' 'br_ln736' <Predicate = (icmp_ln325 & trunc_ln1171 == 1)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3"   --->   Operation 145 'store' 'store_ln736' <Predicate = (icmp_ln325 & trunc_ln1171 == 0)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 146 'br' 'br_ln736' <Predicate = (icmp_ln325 & trunc_ln1171 == 0)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_3"   --->   Operation 147 'store' 'store_ln736' <Predicate = (icmp_ln325 & trunc_ln1171 == 3)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 148 'br' 'br_ln736' <Predicate = (icmp_ln325 & trunc_ln1171 == 3)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln322 = store i3 %add_ln322, i3 %d_1" [model_functions.cpp:322]   --->   Operation 149 'store' 'store_ln322' <Predicate = (icmp_ln325)> <Delay = 1.58>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln325)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 3.25>
ST_15 : Operation 151 [1/2] (2.32ns)   --->   "%r_V = load i4 %den1_V_0_addr_1"   --->   Operation 151 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_15 : Operation 152 [1/2] (3.25ns)   --->   "%secondDense_f_V_load = load i6 %secondDense_f_V_addr"   --->   Operation 152 'load' 'secondDense_f_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 64> <ROM>

State 16 <SV = 12> <Delay = 6.91>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i35 %r_V"   --->   Operation 153 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i19 %secondDense_f_V_load"   --->   Operation 154 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [2/2] (6.91ns)   --->   "%r_V_3 = mul i54 %sext_ln1171, i54 %zext_ln1168"   --->   Operation 155 'mul' 'r_V_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 6.91>
ST_17 : Operation 156 [1/2] (6.91ns)   --->   "%r_V_3 = mul i54 %sext_ln1171, i54 %zext_ln1168"   --->   Operation 156 'mul' 'r_V_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i54 %r_V_3"   --->   Operation 157 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 6.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [model_functions.cpp:320]   --->   Operation 158 'specloopname' 'specloopname_ln320' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %den2_V_0_0, i19 0"   --->   Operation 159 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i54 %r_V_3"   --->   Operation 160 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_1, i55 %sext_ln1245"   --->   Operation 161 'add' 'ret_V' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Val2_4 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V, i32 19, i32 54"   --->   Operation 162 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 19"   --->   Operation 163 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %r_V_3, i32 18"   --->   Operation 164 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (2.43ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 165 'icmp' 'r' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 166 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_10"   --->   Operation 167 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 168 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415 = add i36 %p_Val2_4, i36 %zext_ln415"   --->   Operation 169 'add' 'add_ln415' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109"   --->   Operation 170 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 10> <Delay = 0.00>
ST_19 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_335_1, i36 %den2_V_0_3_load, i36 %den2_V_0_3_1_load, i36 %den2_V_0_3_2_load, i36 %den2_V_0_3_3_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 171 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 11> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%m_3_04_loc_load = load i64 %m_3_04_loc"   --->   Operation 172 'load' 'm_3_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%m_2_03_loc_load = load i64 %m_2_03_loc"   --->   Operation 173 'load' 'm_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%m_3_7_loc_load = load i64 %m_3_7_loc"   --->   Operation 174 'load' 'm_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%m_3_10_loc_load = load i64 %m_3_10_loc"   --->   Operation 175 'load' 'm_3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln341 = br void %.preheader8" [model_functions.cpp:341]   --->   Operation 176 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>

State 21 <SV = 12> <Delay = 3.23>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [model_functions.cpp:343]   --->   Operation 177 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (1.13ns)   --->   "%icmp_ln341 = icmp_eq  i3 %i_3, i3 4" [model_functions.cpp:341]   --->   Operation 178 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 179 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (1.65ns)   --->   "%add_ln341 = add i3 %i_3, i3 1" [model_functions.cpp:341]   --->   Operation 180 'add' 'add_ln341' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %icmp_ln341, void %.split7, void %.preheader.preheader" [model_functions.cpp:341]   --->   Operation 181 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln343 = trunc i3 %i_3" [model_functions.cpp:343]   --->   Operation 182 'trunc' 'trunc_ln343' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (1.82ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln343" [model_functions.cpp:343]   --->   Operation 183 'mux' 'tmp_5' <Predicate = (!icmp_ln341)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln341 = store i3 %add_ln341, i3 %i" [model_functions.cpp:341]   --->   Operation 184 'store' 'store_ln341' <Predicate = (!icmp_ln341)> <Delay = 1.58>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 185 'load' 'sum_load_1' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_21 : Operation 186 [2/2] (1.82ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_346_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 186 'call' 'call_ln0' <Predicate = (icmp_ln341)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 13> <Delay = 7.32>
ST_22 : Operation 187 [18/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 187 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 14> <Delay = 7.32>
ST_23 : Operation 188 [17/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 188 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 15> <Delay = 7.32>
ST_24 : Operation 189 [16/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 189 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 16> <Delay = 7.32>
ST_25 : Operation 190 [15/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 190 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 7.32>
ST_26 : Operation 191 [14/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 191 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 7.32>
ST_27 : Operation 192 [13/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 192 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 7.32>
ST_28 : Operation 193 [12/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 193 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 20> <Delay = 7.32>
ST_29 : Operation 194 [11/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 194 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 7.32>
ST_30 : Operation 195 [10/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 195 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 7.32>
ST_31 : Operation 196 [9/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 196 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 23> <Delay = 7.32>
ST_32 : Operation 197 [8/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 197 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 24> <Delay = 7.32>
ST_33 : Operation 198 [7/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 198 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 25> <Delay = 7.32>
ST_34 : Operation 199 [6/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 199 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 26> <Delay = 7.32>
ST_35 : Operation 200 [5/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 200 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 27> <Delay = 7.32>
ST_36 : Operation 201 [4/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 201 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 28> <Delay = 7.32>
ST_37 : Operation 202 [3/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 202 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 29> <Delay = 7.32>
ST_38 : Operation 203 [2/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 203 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 30> <Delay = 7.32>
ST_39 : Operation 204 [1/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 204 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 31> <Delay = 7.29>
ST_40 : Operation 205 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [model_functions.cpp:343]   --->   Operation 205 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 206 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 206 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 32> <Delay = 7.29>
ST_41 : Operation 207 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 207 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 33> <Delay = 7.29>
ST_42 : Operation 208 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 208 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 34> <Delay = 7.29>
ST_43 : Operation 209 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 209 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 35> <Delay = 7.29>
ST_44 : Operation 210 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 210 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 36> <Delay = 7.29>
ST_45 : Operation 211 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 211 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 37> <Delay = 7.29>
ST_46 : Operation 212 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 212 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 38> <Delay = 1.58>
ST_47 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [model_functions.cpp:334]   --->   Operation 213 'specloopname' 'specloopname_ln334' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln343 = store i64 %sum_1, i64 %sum" [model_functions.cpp:343]   --->   Operation 214 'store' 'store_ln343' <Predicate = true> <Delay = 1.58>
ST_47 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 13> <Delay = 0.00>
ST_48 : Operation 216 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_346_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 216 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [master.cpp:23]   --->   Operation 217 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('d') [52]  (0 ns)
	'store' operation ('store_ln304', model_functions.cpp:304) of constant 0 on local variable 'd' [72]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.37ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:304) on local variable 'd' [75]  (0 ns)
	'add' operation ('add_ln304', model_functions.cpp:304) [78]  (1.78 ns)
	'store' operation ('store_ln304', model_functions.cpp:304) of variable 'add_ln304', model_functions.cpp:304 on local variable 'd' [97]  (1.59 ns)

 <State 10>: 3.91ns
The critical path consists of the following:
	'load' operation ('num.V', model_functions.cpp:305) on array 'thirdBias_f_V' [89]  (2.32 ns)
	'call' operation ('call_ln305', model_functions.cpp:305) to 'master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3' [90]  (1.59 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.34ns
The critical path consists of the following:
	'load' operation ('num_V_7_loc_load') on local variable 'num_V_7_loc' [91]  (0 ns)
	'select' operation ('num.V', model_functions.cpp:313) [94]  (1.02 ns)
	'store' operation ('store_ln314', model_functions.cpp:314) of variable 'num.V', model_functions.cpp:313 on array 'den1.V[0]', master.cpp:12 [96]  (2.32 ns)

 <State 13>: 6.8ns
The critical path consists of the following:
	'load' operation ('den2_V_0_3_load') on local variable 'den2.V[0][3]' [172]  (0 ns)
	'call' operation ('call_ln0') to 'master_fix_Pipeline_VITIS_LOOP_335_1' [176]  (5.67 ns)
	blocking operation 1.13 ns on control path)

 <State 14>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i', model_functions.cpp:325) with incoming values : ('add_ln325', model_functions.cpp:325) [120]  (0 ns)
	'add' operation ('add_ln1171') [124]  (1.83 ns)
	'getelementptr' operation ('secondDense_f_V_addr') [126]  (0 ns)
	'load' operation ('secondDense_f_V_load') on array 'secondDense_f_V' [136]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('secondDense_f_V_load') on array 'secondDense_f_V' [136]  (3.25 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [138]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [138]  (6.91 ns)

 <State 18>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [141]  (3.29 ns)
	'add' operation ('add_ln415') [150]  (2.71 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 3.24ns
The critical path consists of the following:
	'load' operation ('i', model_functions.cpp:343) on local variable 'i' [185]  (0 ns)
	'add' operation ('add_ln341', model_functions.cpp:341) [188]  (1.65 ns)
	'store' operation ('store_ln341', model_functions.cpp:341) of variable 'add_ln341', model_functions.cpp:341 on local variable 'i' [197]  (1.59 ns)

 <State 22>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 23>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 24>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 25>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 26>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 27>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 28>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 29>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 30>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 31>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 32>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 33>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 34>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 35>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 36>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 37>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 38>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 39>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [195]  (7.32 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'load' operation ('sum_load', model_functions.cpp:343) on local variable 'sum' [191]  (0 ns)
	'dadd' operation ('sum', model_functions.cpp:343) [196]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [196]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [196]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [196]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [196]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [196]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [196]  (7.3 ns)

 <State 47>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln343', model_functions.cpp:343) of variable 'sum', model_functions.cpp:343 on local variable 'sum' [198]  (1.59 ns)

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
