# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do inst_fetch_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:46 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:06:46 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu_controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:46 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu_controller.sv 
# -- Compiling module alu_controller
# 
# Top level modules:
# 	alu_controller
# End time: 12:06:47 on Nov 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:47 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv 
# -- Compiling module inst_decode
# 
# Top level modules:
# 	inst_decode
# End time: 12:06:47 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/immGen.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:47 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/immGen.sv 
# -- Compiling module immGen
# 
# Top level modules:
# 	immGen
# End time: 12:06:47 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:47 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv 
# -- Compiling module rename
# 
# Top level modules:
# 	rename
# End time: 12:06:47 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:47 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 12:06:47 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_fetch.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:47 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_fetch.sv 
# -- Compiling module inst_fetch
# 
# Top level modules:
# 	inst_fetch
# End time: 12:06:47 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:47 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:06:47 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:06:47 on Nov 18,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.processor(fast)
# Loading work.inst_fetch(fast)
# Loading work.inst_decode(fast)
# Loading work.controller(fast)
# Loading work.immGen(fast)
# Loading work.alu_controller(fast)
# Loading work.rename(fast)
# 
# do C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is tim@TIM-FRAMEWORK.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:52 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:06:53 on Nov 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu_controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:53 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu_controller.sv 
# -- Compiling module alu_controller
# 
# Top level modules:
# 	alu_controller
# End time: 12:06:53 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:53 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv 
# -- Compiling module inst_decode
# 
# Top level modules:
# 	inst_decode
# End time: 12:06:54 on Nov 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/immGen.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:54 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/immGen.sv 
# -- Compiling module immGen
# 
# Top level modules:
# 	immGen
# End time: 12:06:54 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:54 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv 
# -- Compiling module rename
# 
# Top level modules:
# 	rename
# End time: 12:06:54 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:54 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 12:06:54 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_fetch.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:54 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_fetch.sv 
# -- Compiling module inst_fetch
# 
# Top level modules:
# 	inst_fetch
# End time: 12:06:54 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch {C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:54 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tim/Documents/Quartus/M116C/inst_fetch" C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:06:54 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 12:06:55 on Nov 18,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:06:55 on Nov 18,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.processor(fast)
# Loading work.inst_fetch(fast)
# Loading work.inst_decode(fast)
# Loading work.controller(fast)
# Loading work.immGen(fast)
# Loading work.alu_controller(fast)
# Loading work.rename(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv(10)
#    Time: 256 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv line 10
add wave -position insertpoint  \
sim:/testbench/cpu/fetch/out1 \
sim:/testbench/cpu/fetch/out2
add wave -position insertpoint  \
sim:/testbench/cpu/decode/rd_1 \
sim:/testbench/cpu/decode/rd_2
add wave -position insertpoint  \
sim:/testbench/cpu/decode/rs1_1 \
sim:/testbench/cpu/decode/rs1_2 \
sim:/testbench/cpu/decode/rs2_1 \
sim:/testbench/cpu/decode/rs2_2
add wave -position insertpoint  \
sim:/testbench/cpu/rn/p1_1 \
sim:/testbench/cpu/rn/p1_2 \
sim:/testbench/cpu/rn/p2_1 \
sim:/testbench/cpu/rn/p2_2 \
sim:/testbench/cpu/rn/pd_1 \
sim:/testbench/cpu/rn/pd_2
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench(fast)
# Loading work.processor(fast)
# Loading work.inst_fetch(fast)
# Loading work.inst_decode(fast)
# Loading work.controller(fast)
# Loading work.immGen(fast)
# Loading work.alu_controller(fast)
# Loading work.rename(fast)
run -all
# ** Note: $stop    : C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv(10)
#    Time: 256 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv line 10
add wave -position insertpoint  \
sim:/testbench/cpu/rn/rat
add wave -position insertpoint  \
sim:/testbench/cpu/rn/free
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench(fast)
# Loading work.processor(fast)
# Loading work.inst_fetch(fast)
# Loading work.inst_decode(fast)
# Loading work.controller(fast)
# Loading work.immGen(fast)
# Loading work.alu_controller(fast)
# Loading work.rename(fast)
run -all
# ** Note: $stop    : C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv(10)
#    Time: 256 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv line 10
# End time: 12:27:16 on Nov 23,2022, Elapsed time: 120:20:21
# Errors: 0, Warnings: 0
