// Seed: 1880043494
`timescale 1ps / 1ps
module module_0;
  logic id_0 = 1;
  assign id_1 = id_1;
  assign id_1 = 1;
  type_5(
      id_0, 1'b0, id_0
  );
  logic id_3;
  assign id_2 = 1;
endmodule
