m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
Earray_arith
Z1 w1544171252
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx8 synopsys 10 attributes 0 22 liCm]LV3<lX4Zl>o6^8IV1
Z4 DPx4 ieee 14 std_logic_misc 0 22 BLzBaQbXS>Q1z>5YO]m[52
Z5 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z6 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z7 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z8 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z9 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd
Z10 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd
l0
L4158
V9QQc3MNE:jM=BmD8zMGI<0
!s100 nmfGC?=]CW861;]^^MQ810
Z11 OL;C;10.6b;65
31
Z12 !s110 1556885073
!i10b 1
Z13 !s108 1556885073.000000
Z14 !s90 -64|-93|-work|axi_pcie_v2_9_0|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_pcie_v2_9_0/.cxl.vhdl.axi_pcie_v2_9_0.axi_pcie_v2_9_0.lin64.cmf|
Z15 !s107 /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd|
!i113 0
Z16 o-93 -work axi_pcie_v2_9_0
Z17 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
R6
R7
R8
DEx4 work 11 array_arith 0 22 9QQc3MNE:jM=BmD8zMGI<0
l4172
L4166
VTcYQ[TBGDlH3SS`@iN0D:2
!s100 4KJ>7mREO?54eje5_3iQK3
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_enhanced_pcie
R1
R3
R4
R2
R5
R6
R7
R8
R0
R9
R10
l0
L77
Vce8<=bJa:83X0:QA@f2ho1
!s100 8X1H@l1HH]D?PI`C]Qm;=0
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
R3
R4
R2
R5
R6
R7
R8
DEx4 work 17 axi_enhanced_pcie 0 22 ce8<=bJa:83X0:QA@f2ho1
l1675
L853
VBe@^kh@g<@cXO6oG5B`GR1
!s100 AObe5R0Mf`]DOLJn`h:nI2
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_mm_masterbridge_rd
R1
Z18 DPx15 axi_pcie_v2_9_0 17 axi_pcie_mm_s_pkg 0 22 E7`U0=i^S4Tg@^ROF9K6@1
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L2659
V?E3BGlVQiTHcdH_HjDJ_C3
!s100 C<fQ^QR>NaRYe?f`PCM>^2
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Abehavioral
R18
R3
R4
R5
R6
R7
R8
DEx4 work 22 axi_mm_masterbridge_rd 0 22 ?E3BGlVQiTHcdH_HjDJ_C3
l2771
L2720
VHICjzf;7OgHUlcYJoOHBa0
!s100 M73Jh=G1WfhmEAYzVC;4k1
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_mm_masterbridge_wr
R1
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L3373
Vd<_R7E@;PZ6BUT@i6`:B[0
!s100 2A9d5eM]Em1PX7k6>0@bD0
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Abehavioral
R3
R4
R5
R6
R7
R8
DEx4 work 22 axi_mm_masterbridge_wr 0 22 d<_R7E@;PZ6BUT@i6`:B[0
l3491
L3435
VMZ_]Fe5DXN;CfEJ2GMLz23
!s100 <mJ>zkJoHok?=ieW^5McG0
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_mm_s_masterbridge
R1
R18
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L10029
Vf9DMQnA;Dh[D4`US2oDY?2
!s100 T3]`9[;>n[^9dXG^5<bGQ0
R11
31
Z19 !s110 1556885074
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Abehavioral
Z20 DPx14 lib_pkg_v1_0_2 7 lib_pkg 0 22 [AUAFNJW:`2SG<Ko:5ggg3
DEx15 axi_pcie_v2_9_0 24 axi_mm_s_masterbridge_rd 0 22 8WAHXN1OBo?m;eLXm@KkK2
Z21 DPx3 xpm 11 vcomponents 0 22 C<]@]U4OV64JleZR`Uj2f2
R2
DEx15 axi_pcie_v2_9_0 24 axi_mm_s_masterbridge_wr 0 22 ChkeenHlHA:B`V]SmBVIh2
R18
R3
R4
R5
R6
R7
R8
DEx4 work 21 axi_mm_s_masterbridge 0 22 f9DMQnA;Dh[D4`US2oDY?2
l10157
L10136
VQdT7Rol^>J[Bf0Z]hRQmO1
!s100 c^^SF2omNK>Pzofj<ezZW3
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_mm_s_masterbridge_rd
R1
R18
R20
R21
R2
Z22 DEx16 lib_fifo_v1_0_12 12 sync_fifo_fg 0 22 XbLfXM9hRSm8CSW;6M3B@0
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L9332
V8WAHXN1OBo?m;eLXm@KkK2
!s100 LMV7f]_8ofOmg`O1:n`eB2
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Abehavioral
DEx15 axi_pcie_v2_9_0 22 axi_mm_masterbridge_rd 0 22 ?E3BGlVQiTHcdH_HjDJ_C3
DEx15 axi_pcie_v2_9_0 21 axi_s_masterbridge_rd 0 22 ZIYJjIhiLR[XmPR75K8z60
R22
R18
R20
R21
R2
R3
R4
R5
R6
R7
R8
DEx4 work 24 axi_mm_s_masterbridge_rd 0 22 8WAHXN1OBo?m;eLXm@KkK2
l9434
L9417
VGiWdTM[7k_:HzmBcC3OR]0
!s100 Kf@a=TK@FkihH16CBMJQi2
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_mm_s_masterbridge_wr
R1
R21
R2
R22
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L9684
VChkeenHlHA:B`V]SmBVIh2
!s100 E`ihE`3^PBEdJLllZRG2X0
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Abehavioral
DEx15 axi_pcie_v2_9_0 22 axi_mm_masterbridge_wr 0 22 d<_R7E@;PZ6BUT@i6`:B[0
DEx15 axi_pcie_v2_9_0 21 axi_s_masterbridge_wr 0 22 h>7fdOkCDeSdC1WFz`gVQ1
R22
R21
R2
R3
R4
R5
R6
R7
R8
DEx4 work 24 axi_mm_s_masterbridge_wr 0 22 ChkeenHlHA:B`V]SmBVIh2
l9774
L9746
VWU^5IcIf;zfT^b2]@AaBj0
!s100 Bz2gXMYHJ78T<[Umej2jF0
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_pcie
R1
R20
R3
R4
R2
R5
R6
R7
R8
R0
R9
R10
l0
L18610
VhXOOh3IWUBBU6z`hazZFe0
!s100 143n_8mW]j8?Pdz1YKPFT3
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
DEx15 axi_pcie_v2_9_0 17 axi_enhanced_pcie 0 22 ce8<=bJa:83X0:QA@f2ho1
DEx15 axi_pcie_v2_9_0 13 axi_pcie_mm_s 0 22 f;1QVMKcm1>eJ>dj2oG@G0
R20
R3
R4
R2
R5
R6
R7
R8
DEx4 work 8 axi_pcie 0 22 hXOOh3IWUBBU6z`hazZFe0
l19757
L18956
VK]30XVgAZHPZ9GT91QNKX0
!s100 1C_0d71TQF<;aCKa?k=Qe0
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_pcie_mm_s
R1
R3
R4
R2
R5
R6
R7
R8
R0
R9
R10
l0
L17692
Vf;1QVMKcm1>eJ>dj2oG@G0
!s100 K3iLH_iWd6n5idegg@WiM3
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
R21
R20
DEx15 axi_pcie_v2_9_0 12 slave_bridge 0 22 ;GgdQXG[>^1H^Y31?ZRJe2
R18
DEx15 axi_pcie_v2_9_0 21 axi_mm_s_masterbridge 0 22 f9DMQnA;Dh[D4`US2oDY?2
DEx15 axi_pcie_v2_9_0 14 register_block 0 22 DoA;fN79O`@PKzOF>g]Q52
R3
R4
R2
R5
R6
R7
R8
DEx4 work 13 axi_pcie_mm_s 0 22 f;1QVMKcm1>eJ>dj2oG@G0
l17954
L17936
V;ge_@EMm`a<L:4oniRK]70
!s100 63bz63C=mY_kLRB3SKBEN2
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Paxi_pcie_mm_s_pkg
R7
R8
R1
R0
R9
R10
l0
L2563
VE7`U0=i^S4Tg@^ROF9K6@1
!s100 Y7N`;]1nMofSaODj^Z?:Y1
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_pcie_msi_irq
R1
R2
R7
R8
R0
R9
R10
l0
L18324
V8Rbj6eoN<>X1S=1e8iBIc0
!s100 g1:j;OGUfg=9GU?l:M6I]0
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Abehavior
R2
R7
R8
DEx4 work 16 axi_pcie_msi_irq 0 22 8Rbj6eoN<>X1S=1e8iBIc0
l18376
L18347
Vd@3Jd98NYU;z`U^G[P>D22
!s100 PXbFI`;X`Zjd>V^24<iN]1
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Paxi_pcie_msi_irq_pkg
R2
R3
R4
R7
R8
R1
R0
R9
R10
l0
L18292
VzVgGIOW8[WfCPn[l3>oJY1
!s100 _XVhJkk9]ReR]9II7KNUJ0
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
vaxi_pcie_v2_9_0_a_upsizer
R19
!i10b 1
!s100 cBIzDTAXPbR<2eoD?lBfD3
IzORn6J7fm8zOcL?]>H[`A3
Z23 VDg1SIo80bB@j0V0VzS_@n1
R0
R1
Z24 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v
Z25 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v
L0 62
Z26 OL;L;10.6b;65
r1
!s85 0
31
Z27 !s108 1556885074.000000
Z28 !s107 /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v|
Z29 !s90 -64|+incdir+/home/dmonk/.cxl.ip/incl|-work|axi_pcie_v2_9_0|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_pcie_v2_9_0/.cxl.verilog.axi_pcie_v2_9_0.axi_pcie_v2_9_0.lin64.cmf|
!i113 0
Z30 o-work axi_pcie_v2_9_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z31 !s92 +incdir+/home/dmonk/.cxl.ip/incl -work axi_pcie_v2_9_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z32 tCvgOpt 0
vaxi_pcie_v2_9_0_address_decoder
R19
!i10b 1
!s100 :2nJP[`dI`2iCWINHizoW0
IG33SO<JGfE1=cf`[lT9Ph2
R23
R0
R1
R24
R25
L0 1256
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_cfg
R19
!i10b 1
!s100 46hYY_HPVLG[>Kg:Sn:^^1
IoMVP=5[ZD5]DRg?a<Vo411
R23
R0
R1
R24
R25
L0 1508
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_cfg_block_bridge
R19
!i10b 1
!s100 UY[>BIlm4TlY=GeD[;6g]2
I=i_5icOk8SZ[8Ib_RilgA1
R23
R0
R1
R24
R25
L0 2290
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_cfg_event_handler
R19
!i10b 1
!s100 `LPGZA`hfHcY:>]bNVARf1
Im;G@3Ce[D`e;[fnzSl@P>3
R23
R0
R1
R24
R25
L0 2690
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_cfg_gen_sink
R19
!i10b 1
!s100 z6l<TlCfK?nCe6Q`Xa:GO2
IIJMc0o9o7=l4QjzlkUDd92
R23
R0
R1
R24
R25
L0 4169
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_cfg_slave
R19
!i10b 1
!s100 cfmB^_Z4OK0H;EOJ;e9Yd1
I1gl_1NP1FUAYFZi:H<V5X0
R23
R0
R1
R24
R25
L0 4892
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_rx
R19
!i10b 1
!s100 2P>DkmF89fJjofl2klAH[3
IZAHgRnFV<?SOGZ]l=1jko0
R23
R0
R1
R24
R25
L0 7143
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_rx_demux
R19
!i10b 1
!s100 9iRRObLj>3lZPNh;dCfGF3
I:l[I4I]ab=jPl;HRAY6e82
R23
R0
R1
R24
R25
L0 7515
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_rx_destraddler
R19
!i10b 1
!s100 fjEnP<ao@EJO3>ZiG<GKF3
ICiQfHf57bAf07jBlDSk3X1
R23
R0
R1
R24
R25
L0 8355
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_rx_null_gen
R19
!i10b 1
!s100 giUSL<W[zj_]UF@[>PjQ]0
I2K47co7OdGegVo:^RG6Jo2
R23
R0
R1
R24
R25
L0 8663
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_rx_pipeline
R19
!i10b 1
!s100 Q7>]1JPDG`moUhzXhGR_I1
I:oDHM=N5S3BD=nk_YYBbj0
R23
R0
R1
R24
R25
L0 8991
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_top
R19
!i10b 1
!s100 H=m8aV`_?^Dh<1cFdzPEW0
Ig7UP2Cm6Sa0MUCdJ376[T3
R23
R0
R1
R24
R25
L0 9734
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_tx
R19
!i10b 1
!s100 S?A4TQcVenLO0Cmi;V<H:3
ID6dDJGET[YG2G4McY^czW1
R23
R0
R1
R24
R25
L0 10309
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_tx_arbiter
R19
!i10b 1
!s100 Njah94Wo143?BdgzFNn2Q3
I?liTK058^Bh<mZ3>Q:Sio3
R23
R0
R1
R24
R25
L0 10557
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_tx_pipeline
R19
!i10b 1
!s100 ^02KcBj9`nYz=6Y5D:<N_1
Ib5B]YnO7<OC9f<dEAX=Qi3
R23
R0
R1
R24
R25
L0 11024
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_enhanced_tx_port_mux
R19
!i10b 1
!s100 9Zk1<1m5OSTfo;`C>K2`h2
I_Ichfd9ad6z:kKc015lDO3
R23
R0
R1
R24
R25
L0 11438
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_lite_ipif
R19
!i10b 1
!s100 4ZM;FO<o=`HI@_@7Rz=Xm0
IRZMNl>fe`[MYOTTcBF`TP0
R23
R0
R1
R24
R25
L0 11739
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_pcie_enhanced_core_top
R19
!i10b 1
!s100 IbzJ2YHYY;PS_Zob61Sn73
I>20ho60hl<8LZ0]C]44jT0
R23
R0
R1
R24
R25
L0 11917
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_register_slice
R19
!i10b 1
!s100 J`Jbn`cXce]YaH`7[SSin2
Ig550Yof_QUJGD=<V2BB?h0
R23
R0
R1
R24
R25
L0 13495
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axi_upsizer
R19
!i10b 1
!s100 9;AVDTefc]B25@R3nfLbf0
I<9SU_?UkN^FY@a8KM:FMe1
R23
R0
R1
R24
R25
L0 14058
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_axic_register_slice
R19
!i10b 1
!s100 HCB^]nmO2DkXmkUZDPoG23
I5Nz_4EG?0D31alGQXHf@51
R23
R0
R1
R24
R25
L0 14953
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_carry_and
R19
!i10b 1
!s100 fOFD6:kEURQgX39H6hYBH2
IbaaEo[NS=HHQHcYP[aK@<1
R23
R0
R1
R24
R25
L0 15708
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_carry_latch_and
R19
!i10b 1
!s100 M5;jf4=LgTQ?R^oGTmI7[0
IP1dC66_Fh9S6ikP?CO<G42
R23
R0
R1
R24
R25
L0 15825
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_carry_latch_or
R19
!i10b 1
!s100 oJR=3;1BQdMoJ;XeJEa[R0
IhYC7hS=L1[^2MbYAY]LA?3
R23
R0
R1
R24
R25
L0 15945
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_carry_or
R19
!i10b 1
!s100 :gX[OVzS]1gPBYQE@F^Y:0
In8C5b`;SfW09Xe5mU@@?51
R23
R0
R1
R24
R25
L0 16061
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_command_fifo
R19
!i10b 1
!s100 IXho<=B0?=eG`CXhQ7;Z61
IJaX16^36Gob_2BjEjJNPQ2
R23
R0
R1
R24
R25
L0 16182
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_comparator
R19
!i10b 1
!s100 B[<<EMAbOj;AdnOZ8cf=j2
IDGzg6kUFZ8R`KC6Mfh_eY1
R23
R0
R1
R24
R25
L0 16653
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_comparator_sel
R19
!i10b 1
!s100 F5d^]JN<VIXbjfzPbGi?50
I^68fJnJXjYn1o>:Re61`h1
R23
R0
R1
R24
R25
L0 16811
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_comparator_sel_static
R19
!i10b 1
!s100 1:ML5;ESIYWMW`M2WK69l2
IfG5L@TGPe9HLF?I0_8V?;3
R23
R0
R1
R24
R25
L0 16976
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_enhanced_core_top_wrap
R19
!i10b 1
!s100 DJ7OBhcjMEZ@zOC3A?XYM0
IOCKm9HK1Ba`BaVS=F]g<61
R23
R0
R1
R24
R25
L0 17152
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_fifo
R19
!i10b 1
!s100 aTBai4S5V[eMM3I>P@Umb1
IgKEm8E<h1RaAAV<zzez5U2
R23
R0
R1
R24
R25
L0 18795
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_GTPA1_DUAL_WRAPPER
R19
!i10b 1
!s100 hK_[XeGZl?Oak@bEPn72]0
ITzgzHAW95XSW=Tzz^;SCD1
R23
R0
R1
R24
R25
L0 18909
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
naxi_pcie_v2_9_0_@g@t@p@a1_@d@u@a@l_@w@r@a@p@p@e@r
vaxi_pcie_v2_9_0_GTPA1_DUAL_WRAPPER_TILE
R19
!i10b 1
!s100 XNe6EH7<?7n4K1b0M`BXS1
IU_02c9]C?1V=GndLMXd?b3
R23
R0
R1
R24
R25
L0 19266
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
naxi_pcie_v2_9_0_@g@t@p@a1_@d@u@a@l_@w@r@a@p@p@e@r_@t@i@l@e
vaxi_pcie_v2_9_0_pcie_7x_v1_6_gt_top_ies
R19
!i10b 1
!s100 boSTJAz]j1j:CON2YH<8b0
I`R0HUSF^jn:X?=OHlmOe=1
R23
R0
R1
R24
R25
L0 21174
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_gt_wrapper_ies
R19
!i10b 1
!s100 MKTP]<9<6_Q1PJBZ>O[d70
IM7K_J0CdbL1SB@F]WOjjn0
R23
R0
R1
R24
R25
L0 24219
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_pipe_clock_ies
R19
!i10b 1
!s100 :gXYS?M[o_03FW]`?@:kZ2
IoR62_4[_5Z^?P7AAPB:0h3
R23
R0
R1
R24
R25
L0 33172
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_pipe_eq_ies
R19
!i10b 1
!s100 0Y559lD`WVT=4[zQM7AAP0
I1XUG;n2_mBG]dmm7AoXl72
R23
R0
R1
R24
R25
L0 35363
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_pipe_rate_ies
R19
!i10b 1
!s100 im:R4>20Z_P<X0JQlTzdm2
Io3BiTdlf>S_2H`h[G81jd3
R23
R0
R1
R24
R25
L0 37287
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_pipe_sync_ies
R19
!i10b 1
!s100 1ZGKaVlcT6[J_LVIAc7NI3
INoMGlL^in8omKl6n_31XN1
R23
R0
R1
R24
R25
L0 39442
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_pipe_user_ies
R19
!i10b 1
!s100 ^0HAi]90HcAA0o;KTW^cP2
Ij=>o=DRZcWaVH;o8fb8Bz0
R23
R0
R1
R24
R25
L0 40670
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_pipe_wrapper_ies
R19
!i10b 1
!s100 =WzQiSEV2od>:nY99gg5b3
I2T^CUOV?2nNIBnNXXV=oA2
R23
R0
R1
R24
R25
L0 43178
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_qpll_drp_ies
R19
!i10b 1
!s100 WX]Bi]1B_IO:7H`6Ez7G72
IjzJVUX1`kYV>P@zN32F7j3
R23
R0
R1
R24
R25
L0 44498
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v1_6_qpll_wrapper_ies
R19
!i10b 1
!s100 N9gKT^ZmIcI?e383Nj7F41
IdIo^F0RFhTMRA3moR_IeM2
R23
R0
R1
R24
R25
L0 45319
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_gt_rx_valid_filter_7x
R19
!i10b 1
!s100 7;[Rg_9o5cXKBc`o23DYW1
IXTTSMY1nW1nf?<@9`[kzj0
R23
R0
R1
R24
R25
L0 20027
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_gt_top
R19
!i10b 1
!s100 K;:GVHL=CVPeUDB:8e@k]2
Ij`YO65e3Qn?73kHNJfmHI3
R23
R0
R1
R24
R25
L0 20313
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_gt_wrapper
R19
!i10b 1
!s100 figAF[0STQdb_Q4<3^MN=2
I^3?RW1h[ARR4BneY@ARmj2
R23
R0
R1
R24
R25
L0 21816
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_gtp_pipe_drp
R19
!i10b 1
!s100 HaYoal]Jf6AUPGm=30[M;0
I;5NF3?386Q09MeGENEfWH3
R23
R0
R1
R24
R25
L0 26248
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_gtp_pipe_rate
R19
!i10b 1
!s100 7^BTfC=50g]^DIEH=NVbX2
IPQz6O0fz2R`>5l9==MA?K1
R23
R0
R1
R24
R25
L0 25786
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_gtp_pipe_reset
R19
!i10b 1
!s100 0O2P<3D5C:=HhSGAecoW@0
Ifz3g;5AQfT9>zPAGG^6B91
R23
R0
R1
R24
R25
L0 26619
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_gtx_cpllpd_ovrd
R19
!i10b 1
!s100 HMBUT]A3Mn@HCU;?@ANHO3
I:FocXHS;Chd@Y^bO_Y>Ci1
R23
R0
R1
R24
R25
L0 24137
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pcie_7x
R19
!i10b 1
!s100 EiUiL??`ab^g?d`cUSA`h0
IneUDlz^P1j>T<R@9EUWSh0
R23
R0
R1
R24
R25
L0 27153
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pcie_bram_7x
R19
!i10b 1
!s100 FgRaA5l]A<bd5<I8h:6D>2
In7<am5VTzeFeIZdkWh7Ic3
R23
R0
R1
R24
R25
L0 28784
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pcie_bram_top_7x
R19
!i10b 1
!s100 2;6W07jkO^dde[_mXkJ5`1
IMQ=hG>zd0e=28P@fj7PVj1
R23
R0
R1
R24
R25
L0 29006
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pcie_brams_7x
R19
!i10b 1
!s100 8gFf^0M=TS>cMX8<=Pb:91
IIjUFR8L2@3ZkUd0;Qai<02
R23
R0
R1
R24
R25
L0 29184
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pcie_pipe_lane
R19
!i10b 1
!s100 kPK><GeB3iRYo@c4[9[Rg0
Iaj_zcNDSRY4YEcdC7VH^f3
R23
R0
R1
R24
R25
L0 29478
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pcie_pipe_misc
R19
!i10b 1
!s100 ?B?jmV@X=ZSQ:Wbfd;0_Y0
IKn`W_jNTGIAW=TeAe<IdV2
R23
R0
R1
R24
R25
L0 29806
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pcie_pipe_pipeline
R19
!i10b 1
!s100 Ni<9]1UV^GQNFA7Bf>BL53
I[eMn`QC5=OZ4OjQi:=okm2
R23
R0
R1
R24
R25
L0 30025
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pcie_top
R19
!i10b 1
!s100 _D@hlC4:IQWLIljm4dj`51
IK2>z[UoW`4_^=kZU5]26D2
R23
R0
R1
R24
R25
L0 30823
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pipe_drp
R19
!i10b 1
!s100 kGPCNk_RY>R1F:kc?4`DZ1
If6MIW8>^Ke8H@nAF8D_<I0
R23
R0
R1
R24
R25
L0 33747
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pipe_eq
R19
!i10b 1
!s100 5W@kUBN[bJ;obMFbAVJK>0
IT1]d42:BgZ?fClXZ9AO812
R23
R0
R1
R24
R25
L0 34532
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pipe_rate
R19
!i10b 1
!s100 Rc^ci`RC4mAoYQ^;MLl2F3
I9T6JVhhdKa1GIQka^W4N01
R23
R0
R1
R24
R25
L0 36101
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pipe_reset
R19
!i10b 1
!s100 9M>Ol_O>m7e<F5To[F8AK3
I>:KBCZdMiFR0fVTN?XcQ51
R23
R0
R1
R24
R25
L0 38211
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pipe_sync
R19
!i10b 1
!s100 N8;h[B3dG[[41<_5;D0c@3
I6_WVYSOc<>;n;GVikT19V2
R23
R0
R1
R24
R25
L0 38795
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pipe_user
R19
!i10b 1
!s100 7d?<_^h^1G;O@13N6E`PO1
I^`YJKf?IzPzY;iN;=oJMD2
R23
R0
R1
R24
R25
L0 40064
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_pipe_wrapper
R19
!i10b 1
!s100 E5[I;TU9<gF6hTFXl?8KF1
I@i2V5;DYKDgJ7LT?KG3GT1
R23
R0
R1
R24
R25
L0 41232
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_qpll_reset
R19
!i10b 1
!s100 l0eKR0dOnhXTgF1LBM9JN3
I@8X`TNUZgUeB=S2J;ZS_i1
R23
R0
R1
R24
R25
L0 44947
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_rxeq_scan
R19
!i10b 1
!s100 49eFm7PDj75B<e3J>M`kG3
Ih34FSA11@AhH;Sh;US`BC1
R23
R0
R1
R24
R25
L0 45636
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pcie_7x_v2_0_2_sys_clk_gen_ps
R19
!i10b 1
!s100 hQoElicfWJ]1MgQFKD3YG0
Id@gl=fk@nK4D:R:9lGRf`3
R23
R0
R1
R24
R25
L0 48941
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_pselect_f
R19
!i10b 1
!s100 1d[F?BcGXhghYjXKM[4Nf2
IHdJa6>eAcob_Db@:Ja^VQ0
R23
R0
R1
R24
R25
L0 46010
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_r_upsizer
R19
!i10b 1
!s100 PYbnjl]XORhY:o@cmjEkJ0
I6Ca;>oMZhiZPbRXfVA<N32
R23
R0
R1
R24
R25
L0 46101
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_slave_attachment
R19
!i10b 1
!s100 ?:Be96__k<X2XB_Pb3Ada0
IJZBNaCY;RTbOXhB;lTmzA1
R23
R0
R1
R24
R25
L0 47065
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
vaxi_pcie_v2_9_0_w_upsizer
R19
!i10b 1
!s100 `9T5?o4TYIf=3d78eBDR_0
IFVBZ@D7X_z]k@JN;7GUXZ3
R23
R0
R1
R24
R25
L0 47459
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R32
Eaxi_s_masterbridge_rd
R1
R18
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L4190
VZIYJjIhiLR[XmPR75K8z60
!s100 cHP2?zn7aKml>R6YRg90_3
R11
31
R12
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Abehavioral
R18
R3
R4
R5
R6
R7
R8
DEx4 work 21 axi_s_masterbridge_rd 0 22 ZIYJjIhiLR[XmPR75K8z60
l4415
L4250
VTS3DKQ>SETHhYhV820R1F3
!s100 M]54LBi3@nA31d3]`HGB>3
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_s_masterbridge_wr
R1
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L8100
Vh>7fdOkCDeSdC1WFz`gVQ1
!s100 jiaF9Fd=kVQoYY]5KJjnf3
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Abehavioral
R3
R4
R5
R6
R7
R8
DEx4 work 21 axi_s_masterbridge_wr 0 22 h>7fdOkCDeSdC1WFz`gVQ1
l8181
L8140
V9oCmIO:g2`[EC;Z;oJdk_0
!s100 6?@:R[n5T6b=_doTMIJQf1
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_slave_read
R1
R20
R18
R2
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L14119
VlBAbW`;BF?R`MY9fOT>O60
!s100 hYP0QRlfYigRH>ZV6KE0P2
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
R20
R18
R2
R3
R4
R5
R6
R7
R8
DEx4 work 14 axi_slave_read 0 22 lBAbW`;BF?R`MY9fOT>O60
l14357
L14212
V9U75PPIc0CieHbAa5Fdz23
!s100 M0al_cmiL5;J1@0DhH?0=2
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eaxi_slave_write
R1
R20
R2
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L15179
V26^A[2VVn>XK@DPTB_4NC0
!s100 BcKCmz`jXd@z_eGfAkIl<1
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
R20
R2
R3
R4
R5
R6
R7
R8
DEx4 work 15 axi_slave_write 0 22 26^A[2VVn>XK@DPTB_4NC0
l15445
L15262
VCi;mHLR0JLTh6Rh`RREI10
!s100 RTi5m[CW`1KGiPC7[HODk2
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eregister_block
R1
R2
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L10455
VDoA;fN79O`@PKzOF>g]Q52
!s100 =1^cWE?O8Qa<6A_ib>^L72
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 14 register_block 0 22 DoA;fN79O`@PKzOF>g]Q52
l10571
L10500
VQBRiPY[J]=LCKP9Hf1?R:0
!s100 jPlb^AB0hVjlHn6XHl5?92
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eslave_bridge
R1
Z33 DEx15 lib_bmg_v1_0_11 19 blk_mem_gen_wrapper 0 22 gH5K7Dh]3eQV8?:>@ZI8_0
R21
R22
R20
R18
R2
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L16375
V;GgdQXG[>^1H^Y31?ZRJe2
!s100 _9S2JAcL3H^o?LY2:SzYN0
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
DEx15 axi_pcie_v2_9_0 18 slave_read_cpl_tlp 0 22 7JTzo=gaV_g9kNjkmU=bS0
DEx15 axi_pcie_v2_9_0 18 slave_read_req_tlp 0 22 >zafO^4oZPY953NgJM;i23
DEx15 axi_pcie_v2_9_0 19 slave_write_req_tlp 0 22 lLRT[mSK7hDUoNbV5m8a?1
R33
R22
DEx15 axi_pcie_v2_9_0 14 axi_slave_read 0 22 lBAbW`;BF?R`MY9fOT>O60
DEx15 axi_pcie_v2_9_0 15 axi_slave_write 0 22 26^A[2VVn>XK@DPTB_4NC0
R21
R20
R18
R2
R3
R4
R5
R6
R7
R8
DEx4 work 12 slave_bridge 0 22 ;GgdQXG[>^1H^Y31?ZRJe2
l16808
L16524
V]I4=O;B:AKkH=VQ[Wih7k1
!s100 kdOBz8UUQDb[ZMF8VN9g61
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eslave_read_cpl_tlp
R1
R21
R33
R20
R18
R2
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L10912
V7JTzo=gaV_g9kNjkmU=bS0
!s100 zRok9_SU?A3X6@CaOEUV^2
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
R33
R21
R20
R18
R2
R3
R4
R5
R6
R7
R8
DEx4 work 18 slave_read_cpl_tlp 0 22 7JTzo=gaV_g9kNjkmU=bS0
l11145
L10969
VfW3g?4lCd>3=<e1ZJlzSA2
!s100 fIY?n]EVlIeNOAoj=Y4G]3
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eslave_read_req_tlp
R1
R2
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L12618
V>zafO^4oZPY953NgJM;i23
!s100 XbenS@8RT8VGXW?e7C_RE2
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 18 slave_read_req_tlp 0 22 >zafO^4oZPY953NgJM;i23
l12806
L12691
VYfBYiI<b0<nG<kj]6hDM^2
!s100 OUD_n6R?gQ6`kgokQ@A<M3
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Eslave_write_req_tlp
R1
R2
R3
R4
R5
R6
R7
R8
R0
R9
R10
l0
L13280
VlLRT[mSK7hDUoNbV5m8a?1
!s100 o[E57L]_YaBm_0Qz`=;9Z1
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 19 slave_write_req_tlp 0 22 lLRT[mSK7hDUoNbV5m8a?1
l13484
L13358
V3L^W;Dbi5UF8n@J:^40HV3
!s100 Oc_UH^S9AXQ3TCKlb>3GV0
R11
31
R19
!i10b 1
R13
R14
R15
!i113 0
R16
R17
