# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do simple_ver2_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {simple_ver2_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:37 on Apr 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." simple_ver2_7_1200mv_100c_slow.vo 
# -- Compiling module simple_ver2
# -- Compiling module hard_block
# 
# Top level modules:
# 	simple_ver2
# End time: 15:25:37 on Apr 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/momon/le3hw/simple_ver2/simulation/modelsim {C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/simple_ver2_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:37 on Apr 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/momon/le3hw/simple_ver2/simulation/modelsim" C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/simple_ver2_test1.vt 
# -- Compiling module simple_ver2_vlg_tst
# 
# Top level modules:
# 	simple_ver2_vlg_tst
# End time: 15:25:37 on Apr 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  simple_ver2_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" simple_ver2_vlg_tst 
# Start time: 15:25:37 on Apr 22,2021
# Loading work.simple_ver2_vlg_tst
# Loading work.simple_ver2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from simple_ver2_7_1200mv_100c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from simple_ver2_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /simple_ver2_vlg_tst File: C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/simple_ver2_test1.vt
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: momon  Hostname: LAPTOP-TCJL1GEE  ProcessID: 17180
#           Attempting to use alternate WLF file "./wlftyshs2a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyshs2a
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2500 ns
# Running testbench
# End time: 15:38:59 on Apr 22,2021, Elapsed time: 0:13:22
# Errors: 0, Warnings: 2
