design_1_IF_stage_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_IF_stage_0_1/sim/design_1_IF_stage_0_1.v,
design_1_ID_stage_reg_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ID_stage_reg_0_0/sim/design_1_ID_stage_reg_0_0.v,
design_1_IF_stage_reg_0_8.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_IF_stage_reg_0_8/sim/design_1_IF_stage_reg_0_8.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_1,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v,
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,
design_1_ID_stage_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ID_stage_0_1/sim/design_1_ID_stage_0_1.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/d46a/simulation/dist_mem_gen_v8_0.v,
design_1_dist_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,
design_1_EXE_stage_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_EXE_stage_0_0/sim/design_1_EXE_stage_0_0.v,
design_1_StatusRgister_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_StatusRgister_0_0/sim/design_1_StatusRgister_0_0.v,
design_1_EXE_stage_reg_0_5.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_EXE_stage_reg_0_5/sim/design_1_EXE_stage_reg_0_5.v,
design_1_MEM_stage_reg_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_MEM_stage_reg_0_0/sim/design_1_MEM_stage_reg_0_0.v,
design_1_MEM_stage_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_MEM_stage_0_0/sim/design_1_MEM_stage_0_0.v,
design_1_WB_stage_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_WB_stage_0_0/sim/design_1_WB_stage_0_0.v,
design_1_Hazard_Unit_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Hazard_Unit_0_0/sim/design_1_Hazard_Unit_0_0.v,
design_1_dist_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dist_mem_gen_0_1/sim/design_1_dist_mem_gen_0_1.v,
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
