library (bus_test) {
    type (ram_64x15_DATA) {
        base_type : array ;
        data_type : bit ;
        bit_width : 15;
        bit_from : 14;
        bit_to : 0 ;
        downto : true ;
    }
    type (ram_64x15_ADDRESS) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6;
        bit_from : 5;
        bit_to : 0 ;
        downto : true ;
    }

    cell (ram) {
        pin(clk)   {
            direction : input;
            clock : true;
        } 
        bus(rd_out) {
            bus_type : ram_64x15_DATA;
            direction : output; 
        }
        bus(wd_in)   {
            bus_type : ram_64x15_DATA;
            direction : input;
        }
        bus(addr_in)   {
            bus_type : ram_64x15_ADDRESS;
            direction : input;
        }
    }
}