// Seed: 1107120558
module module_0 (
    input  supply0 id_0,
    output uwire   id_1
);
  id_3(
      .id_0(id_0), .id_1(id_1), .id_2(id_1)
  );
  wire id_5;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    output logic id_2,
    input  tri   id_3,
    output tri1  id_4,
    output logic id_5,
    output uwire id_6
);
  logic [7:0] id_8;
  initial begin
    id_5 <= 1;
  end
  wire id_9;
  assign id_8[1] = 1;
  initial begin
    id_2 <= 1;
  end
  module_0(
      id_3, id_6
  );
endmodule
