-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_load_linear_weights is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weights_dst_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights_dst_ce0 : OUT STD_LOGIC;
    weights_dst_we0 : OUT STD_LOGIC;
    weights_dst_d0 : OUT STD_LOGIC_VECTOR (4095 downto 0);
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    weights_src : IN STD_LOGIC_VECTOR (63 downto 0);
    out_dim_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    in_dim_offset : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ViT_act_load_linear_weights is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_F : STD_LOGIC_VECTOR (9 downto 0) := "0000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_127_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_reg_416 : STD_LOGIC_VECTOR (9 downto 0);
    signal num_src_col_blocks_fu_145_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal num_src_col_blocks_reg_426 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal last_src_col_block_fu_159_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal last_src_col_block_reg_441 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_409_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal num_src_blocks_reg_446 : STD_LOGIC_VECTOR (15 downto 0);
    signal last_src_row_fu_165_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal last_src_row_reg_451 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_265_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_reg_456 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_1_fu_274_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_1_reg_461 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_2_fu_283_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_2_reg_466 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_3_fu_292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_3_reg_471 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_4_fu_301_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_4_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_5_fu_310_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_5_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_6_fu_319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_6_reg_486 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_7_fu_328_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_7_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_8_fu_337_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_8_reg_496 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_9_fu_346_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_9_reg_501 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_s_fu_355_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_s_reg_506 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_10_fu_364_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_10_reg_511 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_11_fu_373_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_11_reg_516 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_12_fu_382_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_12_reg_521 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_13_fu_391_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_13_reg_526 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_14_fu_400_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_14_reg_531 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_idle : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_ready : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_ce0 : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_we0 : STD_LOGIC;
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_d0 : STD_LOGIC_VECTOR (4095 downto 0);
    signal grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal empty_203_fu_135_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln70_fu_139_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln46_fu_171_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_fu_175_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_1_fu_181_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_2_fu_187_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_3_fu_193_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_4_fu_199_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_5_fu_205_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_6_fu_211_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln46_fu_217_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_7_fu_223_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_8_fu_229_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_9_fu_235_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_10_fu_241_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_11_fu_247_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_12_fu_253_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_13_fu_259_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_409_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_409_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal grp_fu_409_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_409_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        num_src_blocks : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln30 : IN STD_LOGIC_VECTOR (9 downto 0);
        weights_src : IN STD_LOGIC_VECTOR (63 downto 0);
        zext_ln28 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln65_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_6 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_7 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_8 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_9 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_10 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_11 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_12 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_13 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln65_14 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln46 : IN STD_LOGIC_VECTOR (7 downto 0);
        weights_dst_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_dst_ce0 : OUT STD_LOGIC;
        weights_dst_we0 : OUT STD_LOGIC;
        weights_dst_d0 : OUT STD_LOGIC_VECTOR (4095 downto 0) );
    end component;


    component ViT_act_mul_mul_6ns_10ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98 : component ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start,
        ap_done => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done,
        ap_idle => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_idle,
        ap_ready => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_ready,
        m_axi_weights_AWVALID => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RFIFONUM => m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        num_src_blocks => num_src_blocks_reg_446,
        zext_ln30 => last_src_row_reg_451,
        weights_src => weights_src,
        zext_ln28 => last_src_col_block_reg_441,
        zext_ln65_1 => shl_ln_reg_456,
        zext_ln65 => shl_ln65_1_reg_461,
        zext_ln65_2 => shl_ln65_2_reg_466,
        zext_ln65_3 => shl_ln65_3_reg_471,
        zext_ln65_4 => shl_ln65_4_reg_476,
        zext_ln65_5 => shl_ln65_5_reg_481,
        zext_ln65_6 => shl_ln65_6_reg_486,
        zext_ln65_7 => shl_ln65_7_reg_491,
        zext_ln65_8 => shl_ln65_8_reg_496,
        zext_ln65_9 => shl_ln65_9_reg_501,
        zext_ln65_10 => shl_ln65_s_reg_506,
        zext_ln65_11 => shl_ln65_10_reg_511,
        zext_ln65_12 => shl_ln65_11_reg_516,
        zext_ln65_13 => shl_ln65_12_reg_521,
        zext_ln65_14 => shl_ln65_13_reg_526,
        zext_ln46 => shl_ln65_14_reg_531,
        weights_dst_address0 => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_address0,
        weights_dst_ce0 => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_ce0,
        weights_dst_we0 => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_we0,
        weights_dst_d0 => grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_d0);

    mul_mul_6ns_10ns_16_4_1_U487 : component ViT_act_mul_mul_6ns_10ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 6,
        din1_WIDTH => 10,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_409_p0,
        din1 => grp_fu_409_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_409_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_ready = ap_const_logic_1)) then 
                    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_416 <= empty_fu_127_p1;
                num_src_col_blocks_reg_426 <= add_ln70_fu_139_p2(9 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                last_src_col_block_reg_441 <= last_src_col_block_fu_159_p2;
                last_src_row_reg_451 <= last_src_row_fu_165_p2;
                num_src_blocks_reg_446 <= grp_fu_409_p2;
                    shl_ln65_10_reg_511(7 downto 3) <= shl_ln65_10_fu_364_p3(7 downto 3);
                    shl_ln65_11_reg_516(7 downto 3) <= shl_ln65_11_fu_373_p3(7 downto 3);
                    shl_ln65_12_reg_521(7 downto 3) <= shl_ln65_12_fu_382_p3(7 downto 3);
                    shl_ln65_13_reg_526(7 downto 3) <= shl_ln65_13_fu_391_p3(7 downto 3);
                    shl_ln65_14_reg_531(7 downto 3) <= shl_ln65_14_fu_400_p3(7 downto 3);
                    shl_ln65_1_reg_461(7 downto 3) <= shl_ln65_1_fu_274_p3(7 downto 3);
                    shl_ln65_2_reg_466(7 downto 3) <= shl_ln65_2_fu_283_p3(7 downto 3);
                    shl_ln65_3_reg_471(7 downto 3) <= shl_ln65_3_fu_292_p3(7 downto 3);
                    shl_ln65_4_reg_476(7 downto 3) <= shl_ln65_4_fu_301_p3(7 downto 3);
                    shl_ln65_5_reg_481(7 downto 3) <= shl_ln65_5_fu_310_p3(7 downto 3);
                    shl_ln65_6_reg_486(7 downto 3) <= shl_ln65_6_fu_319_p3(7 downto 3);
                    shl_ln65_7_reg_491(7 downto 3) <= shl_ln65_7_fu_328_p3(7 downto 3);
                    shl_ln65_8_reg_496(7 downto 3) <= shl_ln65_8_fu_337_p3(7 downto 3);
                    shl_ln65_9_reg_501(7 downto 3) <= shl_ln65_9_fu_346_p3(7 downto 3);
                    shl_ln65_s_reg_506(7 downto 3) <= shl_ln65_s_fu_355_p3(7 downto 3);
                    shl_ln_reg_456(7 downto 3) <= shl_ln_fu_265_p3(7 downto 3);
            end if;
        end if;
    end process;
    shl_ln_reg_456(2 downto 0) <= "000";
    shl_ln65_1_reg_461(2 downto 0) <= "000";
    shl_ln65_2_reg_466(2 downto 0) <= "000";
    shl_ln65_3_reg_471(2 downto 0) <= "000";
    shl_ln65_4_reg_476(2 downto 0) <= "000";
    shl_ln65_5_reg_481(2 downto 0) <= "000";
    shl_ln65_6_reg_486(2 downto 0) <= "000";
    shl_ln65_7_reg_491(2 downto 0) <= "000";
    shl_ln65_8_reg_496(2 downto 0) <= "000";
    shl_ln65_9_reg_501(2 downto 0) <= "000";
    shl_ln65_s_reg_506(2 downto 0) <= "000";
    shl_ln65_10_reg_511(2 downto 0) <= "000";
    shl_ln65_11_reg_516(2 downto 0) <= "000";
    shl_ln65_12_reg_521(2 downto 0) <= "000";
    shl_ln65_13_reg_526(2 downto 0) <= "000";
    shl_ln65_14_reg_531(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln46_10_fu_241_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_18));
    add_ln46_11_fu_247_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_1A));
    add_ln46_12_fu_253_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_1C));
    add_ln46_13_fu_259_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_1E));
    add_ln46_1_fu_181_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_4));
    add_ln46_2_fu_187_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_6));
    add_ln46_3_fu_193_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_8));
    add_ln46_4_fu_199_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_A));
    add_ln46_5_fu_205_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_C));
    add_ln46_6_fu_211_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_E));
    add_ln46_7_fu_223_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_12));
    add_ln46_8_fu_229_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_14));
    add_ln46_9_fu_235_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_16));
    add_ln46_fu_175_p2 <= std_logic_vector(unsigned(trunc_ln46_fu_171_p1) + unsigned(ap_const_lv5_2));
    add_ln70_fu_139_p2 <= std_logic_vector(unsigned(empty_203_fu_135_p1) + unsigned(ap_const_lv10_F));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done)
    begin
        if ((grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done, ap_CS_fsm_state5)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_203_fu_135_p1 <= in_dim_offset(10 - 1 downto 0);
    empty_fu_127_p1 <= out_dim_offset(10 - 1 downto 0);
    grp_fu_409_p0 <= grp_fu_409_p00(6 - 1 downto 0);
    grp_fu_409_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(num_src_col_blocks_fu_145_p4),16));
    grp_fu_409_p1 <= grp_fu_409_p10(10 - 1 downto 0);
    grp_fu_409_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_127_p1),16));
    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg;
    last_src_col_block_fu_159_p2 <= std_logic_vector(unsigned(num_src_col_blocks_reg_426) + unsigned(ap_const_lv6_3F));
    last_src_row_fu_165_p2 <= std_logic_vector(unsigned(empty_reg_416) + unsigned(ap_const_lv10_3FF));
    m_axi_weights_ARADDR <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARADDR;
    m_axi_weights_ARBURST <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARBURST;
    m_axi_weights_ARCACHE <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARCACHE;
    m_axi_weights_ARID <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARID;
    m_axi_weights_ARLEN <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLEN;
    m_axi_weights_ARLOCK <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLOCK;
    m_axi_weights_ARPROT <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARPROT;
    m_axi_weights_ARQOS <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARQOS;
    m_axi_weights_ARREGION <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARREGION;
    m_axi_weights_ARSIZE <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARSIZE;
    m_axi_weights_ARUSER <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARUSER;

    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_state4, grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARVALID, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_weights_ARVALID <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARVALID;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_state4, grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_RREADY, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_weights_RREADY <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_RREADY;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    num_src_col_blocks_fu_145_p4 <= add_ln70_fu_139_p2(9 downto 4);
    shl_ln65_10_fu_364_p3 <= (add_ln46_9_fu_235_p2 & ap_const_lv3_0);
    shl_ln65_11_fu_373_p3 <= (add_ln46_10_fu_241_p2 & ap_const_lv3_0);
    shl_ln65_12_fu_382_p3 <= (add_ln46_11_fu_247_p2 & ap_const_lv3_0);
    shl_ln65_13_fu_391_p3 <= (add_ln46_12_fu_253_p2 & ap_const_lv3_0);
    shl_ln65_14_fu_400_p3 <= (add_ln46_13_fu_259_p2 & ap_const_lv3_0);
    shl_ln65_1_fu_274_p3 <= (add_ln46_fu_175_p2 & ap_const_lv3_0);
    shl_ln65_2_fu_283_p3 <= (add_ln46_1_fu_181_p2 & ap_const_lv3_0);
    shl_ln65_3_fu_292_p3 <= (add_ln46_2_fu_187_p2 & ap_const_lv3_0);
    shl_ln65_4_fu_301_p3 <= (add_ln46_3_fu_193_p2 & ap_const_lv3_0);
    shl_ln65_5_fu_310_p3 <= (add_ln46_4_fu_199_p2 & ap_const_lv3_0);
    shl_ln65_6_fu_319_p3 <= (add_ln46_5_fu_205_p2 & ap_const_lv3_0);
    shl_ln65_7_fu_328_p3 <= (add_ln46_6_fu_211_p2 & ap_const_lv3_0);
    shl_ln65_8_fu_337_p3 <= (xor_ln46_fu_217_p2 & ap_const_lv3_0);
    shl_ln65_9_fu_346_p3 <= (add_ln46_7_fu_223_p2 & ap_const_lv3_0);
    shl_ln65_s_fu_355_p3 <= (add_ln46_8_fu_229_p2 & ap_const_lv3_0);
    shl_ln_fu_265_p3 <= (trunc_ln46_fu_171_p1 & ap_const_lv3_0);
    trunc_ln46_fu_171_p1 <= weights_src(5 - 1 downto 0);
    weights_dst_address0 <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_address0;
    weights_dst_ce0 <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_ce0;
    weights_dst_d0 <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_d0;
    weights_dst_we0 <= grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_we0;
    xor_ln46_fu_217_p2 <= (trunc_ln46_fu_171_p1 xor ap_const_lv5_10);
end behav;
