
snax.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001430  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001608  08001608  00011608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001618  08001618  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001618  08001618  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001618  08001618  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001618  08001618  00011618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800161c  0800161c  0001161c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001620  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800162c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800162c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000047de  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000105d  00000000  00000000  0002481a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000580  00000000  00000000  00025878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004e8  00000000  00000000  00025df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b796  00000000  00000000  000262e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000057c6  00000000  00000000  00041a76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad7c9  00000000  00000000  0004723c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f4a05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001428  00000000  00000000  000f4a58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080015f0 	.word	0x080015f0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080015f0 	.word	0x080015f0

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 f92d 	bl	800047a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f803 	bl	800022a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f842 	bl	80002ac <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000228:	e7fe      	b.n	8000228 <main+0x10>

0800022a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022a:	b580      	push	{r7, lr}
 800022c:	b094      	sub	sp, #80	; 0x50
 800022e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000230:	f107 0318 	add.w	r3, r7, #24
 8000234:	2238      	movs	r2, #56	; 0x38
 8000236:	2100      	movs	r1, #0
 8000238:	4618      	mov	r0, r3
 800023a:	f001 f9d1 	bl	80015e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	2200      	movs	r2, #0
 8000242:	601a      	str	r2, [r3, #0]
 8000244:	605a      	str	r2, [r3, #4]
 8000246:	609a      	str	r2, [r3, #8]
 8000248:	60da      	str	r2, [r3, #12]
 800024a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800024c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000250:	f000 fc02 	bl	8000a58 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000254:	2302      	movs	r3, #2
 8000256:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000258:	f44f 7380 	mov.w	r3, #256	; 0x100
 800025c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800025e:	2340      	movs	r3, #64	; 0x40
 8000260:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000262:	2300      	movs	r3, #0
 8000264:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000266:	f107 0318 	add.w	r3, r7, #24
 800026a:	4618      	mov	r0, r3
 800026c:	f000 fc98 	bl	8000ba0 <HAL_RCC_OscConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000276:	f000 f871 	bl	800035c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027a:	230f      	movs	r3, #15
 800027c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800027e:	2301      	movs	r3, #1
 8000280:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f000 ff9c 	bl	80011d0 <HAL_RCC_ClockConfig>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800029e:	f000 f85d 	bl	800035c <Error_Handler>
  }
}
 80002a2:	bf00      	nop
 80002a4:	3750      	adds	r7, #80	; 0x50
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b088      	sub	sp, #32
 80002b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002b2:	f107 030c 	add.w	r3, r7, #12
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
 80002c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c2:	4b24      	ldr	r3, [pc, #144]	; (8000354 <MX_GPIO_Init+0xa8>)
 80002c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002c6:	4a23      	ldr	r2, [pc, #140]	; (8000354 <MX_GPIO_Init+0xa8>)
 80002c8:	f043 0301 	orr.w	r3, r3, #1
 80002cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002ce:	4b21      	ldr	r3, [pc, #132]	; (8000354 <MX_GPIO_Init+0xa8>)
 80002d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002d2:	f003 0301 	and.w	r3, r3, #1
 80002d6:	60bb      	str	r3, [r7, #8]
 80002d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002da:	4b1e      	ldr	r3, [pc, #120]	; (8000354 <MX_GPIO_Init+0xa8>)
 80002dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002de:	4a1d      	ldr	r2, [pc, #116]	; (8000354 <MX_GPIO_Init+0xa8>)
 80002e0:	f043 0302 	orr.w	r3, r3, #2
 80002e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002e6:	4b1b      	ldr	r3, [pc, #108]	; (8000354 <MX_GPIO_Init+0xa8>)
 80002e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002ea:	f003 0302 	and.w	r3, r3, #2
 80002ee:	607b      	str	r3, [r7, #4]
 80002f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_DIR_Pin|M1_PWM_Pin|M2_DIR_Pin|M2_PWM_Pin
 80002f2:	2200      	movs	r2, #0
 80002f4:	f64f 313f 	movw	r1, #64319	; 0xfb3f
 80002f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002fc:	f000 fb94 	bl	8000a28 <HAL_GPIO_WritePin>
                          |M3_DIR_Pin|M3_PWM_Pin|TIM1_CH1_Pin|TIM1_CH2_Pin
                          |USB_DM_Pin|USB_DP_Pin|SYS_JTCK_SWCLK_Pin|SYS_JTCK_SWCLKA14_Pin
                          |TIM8_CH1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TIM3_CH1_Pin|TIM3_CH2_Pin|TIM4_CH1_Pin|TIM4_CH2_Pin
 8000300:	2200      	movs	r2, #0
 8000302:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8000306:	4814      	ldr	r0, [pc, #80]	; (8000358 <MX_GPIO_Init+0xac>)
 8000308:	f000 fb8e 	bl	8000a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M1_DIR_Pin M1_PWM_Pin M2_DIR_Pin M2_PWM_Pin
                           M3_DIR_Pin M3_PWM_Pin TIM1_CH1_Pin TIM1_CH2_Pin
                           USB_DM_Pin USB_DP_Pin SYS_JTCK_SWCLK_Pin SYS_JTCK_SWCLKA14_Pin
                           TIM8_CH1_Pin */
  GPIO_InitStruct.Pin = M1_DIR_Pin|M1_PWM_Pin|M2_DIR_Pin|M2_PWM_Pin
 800030c:	f64f 333f 	movw	r3, #64319	; 0xfb3f
 8000310:	60fb      	str	r3, [r7, #12]
                          |M3_DIR_Pin|M3_PWM_Pin|TIM1_CH1_Pin|TIM1_CH2_Pin
                          |USB_DM_Pin|USB_DP_Pin|SYS_JTCK_SWCLK_Pin|SYS_JTCK_SWCLKA14_Pin
                          |TIM8_CH1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000312:	2301      	movs	r3, #1
 8000314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000316:	2300      	movs	r3, #0
 8000318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800031a:	2300      	movs	r3, #0
 800031c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031e:	f107 030c 	add.w	r3, r7, #12
 8000322:	4619      	mov	r1, r3
 8000324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000328:	f000 f9fc 	bl	8000724 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIM3_CH1_Pin TIM3_CH2_Pin TIM4_CH1_Pin TIM4_CH2_Pin
                           THROWER_Pin */
  GPIO_InitStruct.Pin = TIM3_CH1_Pin|TIM3_CH2_Pin|TIM4_CH1_Pin|TIM4_CH2_Pin
 800032c:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 8000330:	60fb      	str	r3, [r7, #12]
                          |THROWER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000332:	2301      	movs	r3, #1
 8000334:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000336:	2300      	movs	r3, #0
 8000338:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033a:	2300      	movs	r3, #0
 800033c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800033e:	f107 030c 	add.w	r3, r7, #12
 8000342:	4619      	mov	r1, r3
 8000344:	4804      	ldr	r0, [pc, #16]	; (8000358 <MX_GPIO_Init+0xac>)
 8000346:	f000 f9ed 	bl	8000724 <HAL_GPIO_Init>

}
 800034a:	bf00      	nop
 800034c:	3720      	adds	r7, #32
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	40021000 	.word	0x40021000
 8000358:	48000400 	.word	0x48000400

0800035c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000360:	b672      	cpsid	i
}
 8000362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000364:	e7fe      	b.n	8000364 <Error_Handler+0x8>
	...

08000368 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000368:	b480      	push	{r7}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800036e:	4b0f      	ldr	r3, [pc, #60]	; (80003ac <HAL_MspInit+0x44>)
 8000370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000372:	4a0e      	ldr	r2, [pc, #56]	; (80003ac <HAL_MspInit+0x44>)
 8000374:	f043 0301 	orr.w	r3, r3, #1
 8000378:	6613      	str	r3, [r2, #96]	; 0x60
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <HAL_MspInit+0x44>)
 800037c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800037e:	f003 0301 	and.w	r3, r3, #1
 8000382:	607b      	str	r3, [r7, #4]
 8000384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000386:	4b09      	ldr	r3, [pc, #36]	; (80003ac <HAL_MspInit+0x44>)
 8000388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800038a:	4a08      	ldr	r2, [pc, #32]	; (80003ac <HAL_MspInit+0x44>)
 800038c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000390:	6593      	str	r3, [r2, #88]	; 0x58
 8000392:	4b06      	ldr	r3, [pc, #24]	; (80003ac <HAL_MspInit+0x44>)
 8000394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800039a:	603b      	str	r3, [r7, #0]
 800039c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800039e:	bf00      	nop
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	40021000 	.word	0x40021000

080003b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003b4:	e7fe      	b.n	80003b4 <NMI_Handler+0x4>

080003b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003b6:	b480      	push	{r7}
 80003b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ba:	e7fe      	b.n	80003ba <HardFault_Handler+0x4>

080003bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003c0:	e7fe      	b.n	80003c0 <MemManage_Handler+0x4>

080003c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003c6:	e7fe      	b.n	80003c6 <BusFault_Handler+0x4>

080003c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003cc:	e7fe      	b.n	80003cc <UsageFault_Handler+0x4>

080003ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003ce:	b480      	push	{r7}
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003d2:	bf00      	nop
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr

080003ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ea:	b480      	push	{r7}
 80003ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003ee:	bf00      	nop
 80003f0:	46bd      	mov	sp, r7
 80003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f6:	4770      	bx	lr

080003f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003fc:	f000 f890 	bl	8000520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}

08000404 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000408:	4b06      	ldr	r3, [pc, #24]	; (8000424 <SystemInit+0x20>)
 800040a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800040e:	4a05      	ldr	r2, [pc, #20]	; (8000424 <SystemInit+0x20>)
 8000410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	e000ed00 	.word	0xe000ed00

08000428 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000428:	480d      	ldr	r0, [pc, #52]	; (8000460 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800042a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800042c:	480d      	ldr	r0, [pc, #52]	; (8000464 <LoopForever+0x6>)
  ldr r1, =_edata
 800042e:	490e      	ldr	r1, [pc, #56]	; (8000468 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000430:	4a0e      	ldr	r2, [pc, #56]	; (800046c <LoopForever+0xe>)
  movs r3, #0
 8000432:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000434:	e002      	b.n	800043c <LoopCopyDataInit>

08000436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800043a:	3304      	adds	r3, #4

0800043c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800043c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800043e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000440:	d3f9      	bcc.n	8000436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000442:	4a0b      	ldr	r2, [pc, #44]	; (8000470 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000444:	4c0b      	ldr	r4, [pc, #44]	; (8000474 <LoopForever+0x16>)
  movs r3, #0
 8000446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000448:	e001      	b.n	800044e <LoopFillZerobss>

0800044a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800044a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800044c:	3204      	adds	r2, #4

0800044e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800044e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000450:	d3fb      	bcc.n	800044a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000452:	f7ff ffd7 	bl	8000404 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000456:	f001 f89f 	bl	8001598 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800045a:	f7ff fedd 	bl	8000218 <main>

0800045e <LoopForever>:

LoopForever:
    b LoopForever
 800045e:	e7fe      	b.n	800045e <LoopForever>
  ldr   r0, =_estack
 8000460:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000468:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800046c:	08001620 	.word	0x08001620
  ldr r2, =_sbss
 8000470:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000474:	2000002c 	.word	0x2000002c

08000478 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000478:	e7fe      	b.n	8000478 <ADC1_2_IRQHandler>

0800047a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	b082      	sub	sp, #8
 800047e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000480:	2300      	movs	r3, #0
 8000482:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000484:	2003      	movs	r0, #3
 8000486:	f000 f91b 	bl	80006c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800048a:	200f      	movs	r0, #15
 800048c:	f000 f80e 	bl	80004ac <HAL_InitTick>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d002      	beq.n	800049c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000496:	2301      	movs	r3, #1
 8000498:	71fb      	strb	r3, [r7, #7]
 800049a:	e001      	b.n	80004a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800049c:	f7ff ff64 	bl	8000368 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004a0:	79fb      	ldrb	r3, [r7, #7]

}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
	...

080004ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b084      	sub	sp, #16
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004b4:	2300      	movs	r3, #0
 80004b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80004b8:	4b16      	ldr	r3, [pc, #88]	; (8000514 <HAL_InitTick+0x68>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d022      	beq.n	8000506 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80004c0:	4b15      	ldr	r3, [pc, #84]	; (8000518 <HAL_InitTick+0x6c>)
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	4b13      	ldr	r3, [pc, #76]	; (8000514 <HAL_InitTick+0x68>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80004d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80004d4:	4618      	mov	r0, r3
 80004d6:	f000 f918 	bl	800070a <HAL_SYSTICK_Config>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d10f      	bne.n	8000500 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	2b0f      	cmp	r3, #15
 80004e4:	d809      	bhi.n	80004fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004e6:	2200      	movs	r2, #0
 80004e8:	6879      	ldr	r1, [r7, #4]
 80004ea:	f04f 30ff 	mov.w	r0, #4294967295
 80004ee:	f000 f8f2 	bl	80006d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004f2:	4a0a      	ldr	r2, [pc, #40]	; (800051c <HAL_InitTick+0x70>)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	6013      	str	r3, [r2, #0]
 80004f8:	e007      	b.n	800050a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80004fa:	2301      	movs	r3, #1
 80004fc:	73fb      	strb	r3, [r7, #15]
 80004fe:	e004      	b.n	800050a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000500:	2301      	movs	r3, #1
 8000502:	73fb      	strb	r3, [r7, #15]
 8000504:	e001      	b.n	800050a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000506:	2301      	movs	r3, #1
 8000508:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800050a:	7bfb      	ldrb	r3, [r7, #15]
}
 800050c:	4618      	mov	r0, r3
 800050e:	3710      	adds	r7, #16
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000008 	.word	0x20000008
 8000518:	20000000 	.word	0x20000000
 800051c:	20000004 	.word	0x20000004

08000520 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000524:	4b05      	ldr	r3, [pc, #20]	; (800053c <HAL_IncTick+0x1c>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	4b05      	ldr	r3, [pc, #20]	; (8000540 <HAL_IncTick+0x20>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4413      	add	r3, r2
 800052e:	4a03      	ldr	r2, [pc, #12]	; (800053c <HAL_IncTick+0x1c>)
 8000530:	6013      	str	r3, [r2, #0]
}
 8000532:	bf00      	nop
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	20000028 	.word	0x20000028
 8000540:	20000008 	.word	0x20000008

08000544 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  return uwTick;
 8000548:	4b03      	ldr	r3, [pc, #12]	; (8000558 <HAL_GetTick+0x14>)
 800054a:	681b      	ldr	r3, [r3, #0]
}
 800054c:	4618      	mov	r0, r3
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	20000028 	.word	0x20000028

0800055c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800056c:	4b0c      	ldr	r3, [pc, #48]	; (80005a0 <__NVIC_SetPriorityGrouping+0x44>)
 800056e:	68db      	ldr	r3, [r3, #12]
 8000570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000572:	68ba      	ldr	r2, [r7, #8]
 8000574:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000578:	4013      	ands	r3, r2
 800057a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000584:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800058c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800058e:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <__NVIC_SetPriorityGrouping+0x44>)
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	60d3      	str	r3, [r2, #12]
}
 8000594:	bf00      	nop
 8000596:	3714      	adds	r7, #20
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr
 80005a0:	e000ed00 	.word	0xe000ed00

080005a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <__NVIC_GetPriorityGrouping+0x18>)
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	0a1b      	lsrs	r3, r3, #8
 80005ae:	f003 0307 	and.w	r3, r3, #7
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	e000ed00 	.word	0xe000ed00

080005c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	6039      	str	r1, [r7, #0]
 80005ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db0a      	blt.n	80005ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	b2da      	uxtb	r2, r3
 80005d8:	490c      	ldr	r1, [pc, #48]	; (800060c <__NVIC_SetPriority+0x4c>)
 80005da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005de:	0112      	lsls	r2, r2, #4
 80005e0:	b2d2      	uxtb	r2, r2
 80005e2:	440b      	add	r3, r1
 80005e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005e8:	e00a      	b.n	8000600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	4908      	ldr	r1, [pc, #32]	; (8000610 <__NVIC_SetPriority+0x50>)
 80005f0:	79fb      	ldrb	r3, [r7, #7]
 80005f2:	f003 030f 	and.w	r3, r3, #15
 80005f6:	3b04      	subs	r3, #4
 80005f8:	0112      	lsls	r2, r2, #4
 80005fa:	b2d2      	uxtb	r2, r2
 80005fc:	440b      	add	r3, r1
 80005fe:	761a      	strb	r2, [r3, #24]
}
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000e100 	.word	0xe000e100
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000614:	b480      	push	{r7}
 8000616:	b089      	sub	sp, #36	; 0x24
 8000618:	af00      	add	r7, sp, #0
 800061a:	60f8      	str	r0, [r7, #12]
 800061c:	60b9      	str	r1, [r7, #8]
 800061e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	f003 0307 	and.w	r3, r3, #7
 8000626:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000628:	69fb      	ldr	r3, [r7, #28]
 800062a:	f1c3 0307 	rsb	r3, r3, #7
 800062e:	2b04      	cmp	r3, #4
 8000630:	bf28      	it	cs
 8000632:	2304      	movcs	r3, #4
 8000634:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000636:	69fb      	ldr	r3, [r7, #28]
 8000638:	3304      	adds	r3, #4
 800063a:	2b06      	cmp	r3, #6
 800063c:	d902      	bls.n	8000644 <NVIC_EncodePriority+0x30>
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	3b03      	subs	r3, #3
 8000642:	e000      	b.n	8000646 <NVIC_EncodePriority+0x32>
 8000644:	2300      	movs	r3, #0
 8000646:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000648:	f04f 32ff 	mov.w	r2, #4294967295
 800064c:	69bb      	ldr	r3, [r7, #24]
 800064e:	fa02 f303 	lsl.w	r3, r2, r3
 8000652:	43da      	mvns	r2, r3
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	401a      	ands	r2, r3
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800065c:	f04f 31ff 	mov.w	r1, #4294967295
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	fa01 f303 	lsl.w	r3, r1, r3
 8000666:	43d9      	mvns	r1, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800066c:	4313      	orrs	r3, r2
         );
}
 800066e:	4618      	mov	r0, r3
 8000670:	3724      	adds	r7, #36	; 0x24
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
	...

0800067c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3b01      	subs	r3, #1
 8000688:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800068c:	d301      	bcc.n	8000692 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800068e:	2301      	movs	r3, #1
 8000690:	e00f      	b.n	80006b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000692:	4a0a      	ldr	r2, [pc, #40]	; (80006bc <SysTick_Config+0x40>)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3b01      	subs	r3, #1
 8000698:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800069a:	210f      	movs	r1, #15
 800069c:	f04f 30ff 	mov.w	r0, #4294967295
 80006a0:	f7ff ff8e 	bl	80005c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006a4:	4b05      	ldr	r3, [pc, #20]	; (80006bc <SysTick_Config+0x40>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006aa:	4b04      	ldr	r3, [pc, #16]	; (80006bc <SysTick_Config+0x40>)
 80006ac:	2207      	movs	r2, #7
 80006ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006b0:	2300      	movs	r3, #0
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	e000e010 	.word	0xe000e010

080006c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f7ff ff47 	bl	800055c <__NVIC_SetPriorityGrouping>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b086      	sub	sp, #24
 80006da:	af00      	add	r7, sp, #0
 80006dc:	4603      	mov	r3, r0
 80006de:	60b9      	str	r1, [r7, #8]
 80006e0:	607a      	str	r2, [r7, #4]
 80006e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80006e4:	f7ff ff5e 	bl	80005a4 <__NVIC_GetPriorityGrouping>
 80006e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006ea:	687a      	ldr	r2, [r7, #4]
 80006ec:	68b9      	ldr	r1, [r7, #8]
 80006ee:	6978      	ldr	r0, [r7, #20]
 80006f0:	f7ff ff90 	bl	8000614 <NVIC_EncodePriority>
 80006f4:	4602      	mov	r2, r0
 80006f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006fa:	4611      	mov	r1, r2
 80006fc:	4618      	mov	r0, r3
 80006fe:	f7ff ff5f 	bl	80005c0 <__NVIC_SetPriority>
}
 8000702:	bf00      	nop
 8000704:	3718      	adds	r7, #24
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	b082      	sub	sp, #8
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f7ff ffb2 	bl	800067c <SysTick_Config>
 8000718:	4603      	mov	r3, r0
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000724:	b480      	push	{r7}
 8000726:	b087      	sub	sp, #28
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000732:	e15a      	b.n	80009ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	2101      	movs	r1, #1
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	fa01 f303 	lsl.w	r3, r1, r3
 8000740:	4013      	ands	r3, r2
 8000742:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	2b00      	cmp	r3, #0
 8000748:	f000 814c 	beq.w	80009e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	685b      	ldr	r3, [r3, #4]
 8000750:	f003 0303 	and.w	r3, r3, #3
 8000754:	2b01      	cmp	r3, #1
 8000756:	d005      	beq.n	8000764 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000760:	2b02      	cmp	r3, #2
 8000762:	d130      	bne.n	80007c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	689b      	ldr	r3, [r3, #8]
 8000768:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	2203      	movs	r2, #3
 8000770:	fa02 f303 	lsl.w	r3, r2, r3
 8000774:	43db      	mvns	r3, r3
 8000776:	693a      	ldr	r2, [r7, #16]
 8000778:	4013      	ands	r3, r2
 800077a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	68da      	ldr	r2, [r3, #12]
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	fa02 f303 	lsl.w	r3, r2, r3
 8000788:	693a      	ldr	r2, [r7, #16]
 800078a:	4313      	orrs	r3, r2
 800078c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	693a      	ldr	r2, [r7, #16]
 8000792:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800079a:	2201      	movs	r2, #1
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	fa02 f303 	lsl.w	r3, r2, r3
 80007a2:	43db      	mvns	r3, r3
 80007a4:	693a      	ldr	r2, [r7, #16]
 80007a6:	4013      	ands	r3, r2
 80007a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	091b      	lsrs	r3, r3, #4
 80007b0:	f003 0201 	and.w	r2, r3, #1
 80007b4:	697b      	ldr	r3, [r7, #20]
 80007b6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ba:	693a      	ldr	r2, [r7, #16]
 80007bc:	4313      	orrs	r3, r2
 80007be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	693a      	ldr	r2, [r7, #16]
 80007c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f003 0303 	and.w	r3, r3, #3
 80007ce:	2b03      	cmp	r3, #3
 80007d0:	d017      	beq.n	8000802 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	68db      	ldr	r3, [r3, #12]
 80007d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	005b      	lsls	r3, r3, #1
 80007dc:	2203      	movs	r2, #3
 80007de:	fa02 f303 	lsl.w	r3, r2, r3
 80007e2:	43db      	mvns	r3, r3
 80007e4:	693a      	ldr	r2, [r7, #16]
 80007e6:	4013      	ands	r3, r2
 80007e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	689a      	ldr	r2, [r3, #8]
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	fa02 f303 	lsl.w	r3, r2, r3
 80007f6:	693a      	ldr	r2, [r7, #16]
 80007f8:	4313      	orrs	r3, r2
 80007fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	f003 0303 	and.w	r3, r3, #3
 800080a:	2b02      	cmp	r3, #2
 800080c:	d123      	bne.n	8000856 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	08da      	lsrs	r2, r3, #3
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	3208      	adds	r2, #8
 8000816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800081a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	f003 0307 	and.w	r3, r3, #7
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	220f      	movs	r2, #15
 8000826:	fa02 f303 	lsl.w	r3, r2, r3
 800082a:	43db      	mvns	r3, r3
 800082c:	693a      	ldr	r2, [r7, #16]
 800082e:	4013      	ands	r3, r2
 8000830:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	691a      	ldr	r2, [r3, #16]
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	f003 0307 	and.w	r3, r3, #7
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	693a      	ldr	r2, [r7, #16]
 8000844:	4313      	orrs	r3, r2
 8000846:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	08da      	lsrs	r2, r3, #3
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3208      	adds	r2, #8
 8000850:	6939      	ldr	r1, [r7, #16]
 8000852:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	005b      	lsls	r3, r3, #1
 8000860:	2203      	movs	r2, #3
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	43db      	mvns	r3, r3
 8000868:	693a      	ldr	r2, [r7, #16]
 800086a:	4013      	ands	r3, r2
 800086c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	f003 0203 	and.w	r2, r3, #3
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	693a      	ldr	r2, [r7, #16]
 8000880:	4313      	orrs	r3, r2
 8000882:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	693a      	ldr	r2, [r7, #16]
 8000888:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000892:	2b00      	cmp	r3, #0
 8000894:	f000 80a6 	beq.w	80009e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000898:	4b5b      	ldr	r3, [pc, #364]	; (8000a08 <HAL_GPIO_Init+0x2e4>)
 800089a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800089c:	4a5a      	ldr	r2, [pc, #360]	; (8000a08 <HAL_GPIO_Init+0x2e4>)
 800089e:	f043 0301 	orr.w	r3, r3, #1
 80008a2:	6613      	str	r3, [r2, #96]	; 0x60
 80008a4:	4b58      	ldr	r3, [pc, #352]	; (8000a08 <HAL_GPIO_Init+0x2e4>)
 80008a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008a8:	f003 0301 	and.w	r3, r3, #1
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80008b0:	4a56      	ldr	r2, [pc, #344]	; (8000a0c <HAL_GPIO_Init+0x2e8>)
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	089b      	lsrs	r3, r3, #2
 80008b6:	3302      	adds	r3, #2
 80008b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	f003 0303 	and.w	r3, r3, #3
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	220f      	movs	r2, #15
 80008c8:	fa02 f303 	lsl.w	r3, r2, r3
 80008cc:	43db      	mvns	r3, r3
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	4013      	ands	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80008da:	d01f      	beq.n	800091c <HAL_GPIO_Init+0x1f8>
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	4a4c      	ldr	r2, [pc, #304]	; (8000a10 <HAL_GPIO_Init+0x2ec>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d019      	beq.n	8000918 <HAL_GPIO_Init+0x1f4>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a4b      	ldr	r2, [pc, #300]	; (8000a14 <HAL_GPIO_Init+0x2f0>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d013      	beq.n	8000914 <HAL_GPIO_Init+0x1f0>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a4a      	ldr	r2, [pc, #296]	; (8000a18 <HAL_GPIO_Init+0x2f4>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d00d      	beq.n	8000910 <HAL_GPIO_Init+0x1ec>
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	4a49      	ldr	r2, [pc, #292]	; (8000a1c <HAL_GPIO_Init+0x2f8>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d007      	beq.n	800090c <HAL_GPIO_Init+0x1e8>
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	4a48      	ldr	r2, [pc, #288]	; (8000a20 <HAL_GPIO_Init+0x2fc>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d101      	bne.n	8000908 <HAL_GPIO_Init+0x1e4>
 8000904:	2305      	movs	r3, #5
 8000906:	e00a      	b.n	800091e <HAL_GPIO_Init+0x1fa>
 8000908:	2306      	movs	r3, #6
 800090a:	e008      	b.n	800091e <HAL_GPIO_Init+0x1fa>
 800090c:	2304      	movs	r3, #4
 800090e:	e006      	b.n	800091e <HAL_GPIO_Init+0x1fa>
 8000910:	2303      	movs	r3, #3
 8000912:	e004      	b.n	800091e <HAL_GPIO_Init+0x1fa>
 8000914:	2302      	movs	r3, #2
 8000916:	e002      	b.n	800091e <HAL_GPIO_Init+0x1fa>
 8000918:	2301      	movs	r3, #1
 800091a:	e000      	b.n	800091e <HAL_GPIO_Init+0x1fa>
 800091c:	2300      	movs	r3, #0
 800091e:	697a      	ldr	r2, [r7, #20]
 8000920:	f002 0203 	and.w	r2, r2, #3
 8000924:	0092      	lsls	r2, r2, #2
 8000926:	4093      	lsls	r3, r2
 8000928:	693a      	ldr	r2, [r7, #16]
 800092a:	4313      	orrs	r3, r2
 800092c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800092e:	4937      	ldr	r1, [pc, #220]	; (8000a0c <HAL_GPIO_Init+0x2e8>)
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	089b      	lsrs	r3, r3, #2
 8000934:	3302      	adds	r3, #2
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800093c:	4b39      	ldr	r3, [pc, #228]	; (8000a24 <HAL_GPIO_Init+0x300>)
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	43db      	mvns	r3, r3
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	4013      	ands	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000954:	2b00      	cmp	r3, #0
 8000956:	d003      	beq.n	8000960 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	4313      	orrs	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000960:	4a30      	ldr	r2, [pc, #192]	; (8000a24 <HAL_GPIO_Init+0x300>)
 8000962:	693b      	ldr	r3, [r7, #16]
 8000964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000966:	4b2f      	ldr	r3, [pc, #188]	; (8000a24 <HAL_GPIO_Init+0x300>)
 8000968:	68db      	ldr	r3, [r3, #12]
 800096a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	43db      	mvns	r3, r3
 8000970:	693a      	ldr	r2, [r7, #16]
 8000972:	4013      	ands	r3, r2
 8000974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800097e:	2b00      	cmp	r3, #0
 8000980:	d003      	beq.n	800098a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	4313      	orrs	r3, r2
 8000988:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800098a:	4a26      	ldr	r2, [pc, #152]	; (8000a24 <HAL_GPIO_Init+0x300>)
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000990:	4b24      	ldr	r3, [pc, #144]	; (8000a24 <HAL_GPIO_Init+0x300>)
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	43db      	mvns	r3, r3
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	4013      	ands	r3, r2
 800099e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d003      	beq.n	80009b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	4313      	orrs	r3, r2
 80009b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009b4:	4a1b      	ldr	r2, [pc, #108]	; (8000a24 <HAL_GPIO_Init+0x300>)
 80009b6:	693b      	ldr	r3, [r7, #16]
 80009b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80009ba:	4b1a      	ldr	r3, [pc, #104]	; (8000a24 <HAL_GPIO_Init+0x300>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	43db      	mvns	r3, r3
 80009c4:	693a      	ldr	r2, [r7, #16]
 80009c6:	4013      	ands	r3, r2
 80009c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d003      	beq.n	80009de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80009d6:	693a      	ldr	r2, [r7, #16]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	4313      	orrs	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80009de:	4a11      	ldr	r2, [pc, #68]	; (8000a24 <HAL_GPIO_Init+0x300>)
 80009e0:	693b      	ldr	r3, [r7, #16]
 80009e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	3301      	adds	r3, #1
 80009e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	fa22 f303 	lsr.w	r3, r2, r3
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	f47f ae9d 	bne.w	8000734 <HAL_GPIO_Init+0x10>
  }
}
 80009fa:	bf00      	nop
 80009fc:	bf00      	nop
 80009fe:	371c      	adds	r7, #28
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	40021000 	.word	0x40021000
 8000a0c:	40010000 	.word	0x40010000
 8000a10:	48000400 	.word	0x48000400
 8000a14:	48000800 	.word	0x48000800
 8000a18:	48000c00 	.word	0x48000c00
 8000a1c:	48001000 	.word	0x48001000
 8000a20:	48001400 	.word	0x48001400
 8000a24:	40010400 	.word	0x40010400

08000a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	807b      	strh	r3, [r7, #2]
 8000a34:	4613      	mov	r3, r2
 8000a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a38:	787b      	ldrb	r3, [r7, #1]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d003      	beq.n	8000a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a3e:	887a      	ldrh	r2, [r7, #2]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a44:	e002      	b.n	8000a4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a46:	887a      	ldrh	r2, [r7, #2]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a4c:	bf00      	nop
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr

08000a58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d141      	bne.n	8000aea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a66:	4b4b      	ldr	r3, [pc, #300]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000a6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a72:	d131      	bne.n	8000ad8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000a74:	4b47      	ldr	r3, [pc, #284]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000a7a:	4a46      	ldr	r2, [pc, #280]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a84:	4b43      	ldr	r3, [pc, #268]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000a8c:	4a41      	ldr	r2, [pc, #260]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000a94:	4b40      	ldr	r3, [pc, #256]	; (8000b98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2232      	movs	r2, #50	; 0x32
 8000a9a:	fb02 f303 	mul.w	r3, r2, r3
 8000a9e:	4a3f      	ldr	r2, [pc, #252]	; (8000b9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8000aa4:	0c9b      	lsrs	r3, r3, #18
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000aaa:	e002      	b.n	8000ab2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ab2:	4b38      	ldr	r3, [pc, #224]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000abe:	d102      	bne.n	8000ac6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d1f2      	bne.n	8000aac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ac6:	4b33      	ldr	r3, [pc, #204]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ace:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ad2:	d158      	bne.n	8000b86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	e057      	b.n	8000b88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000ad8:	4b2e      	ldr	r3, [pc, #184]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000ade:	4a2d      	ldr	r2, [pc, #180]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ae0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ae4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000ae8:	e04d      	b.n	8000b86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000af0:	d141      	bne.n	8000b76 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000af2:	4b28      	ldr	r3, [pc, #160]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000afa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000afe:	d131      	bne.n	8000b64 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b00:	4b24      	ldr	r3, [pc, #144]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b06:	4a23      	ldr	r2, [pc, #140]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b10:	4b20      	ldr	r3, [pc, #128]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000b18:	4a1e      	ldr	r2, [pc, #120]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000b20:	4b1d      	ldr	r3, [pc, #116]	; (8000b98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2232      	movs	r2, #50	; 0x32
 8000b26:	fb02 f303 	mul.w	r3, r2, r3
 8000b2a:	4a1c      	ldr	r2, [pc, #112]	; (8000b9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b30:	0c9b      	lsrs	r3, r3, #18
 8000b32:	3301      	adds	r3, #1
 8000b34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b36:	e002      	b.n	8000b3e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b40:	695b      	ldr	r3, [r3, #20]
 8000b42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b4a:	d102      	bne.n	8000b52 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d1f2      	bne.n	8000b38 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b52:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b54:	695b      	ldr	r3, [r3, #20]
 8000b56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b5e:	d112      	bne.n	8000b86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000b60:	2303      	movs	r3, #3
 8000b62:	e011      	b.n	8000b88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b64:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b6a:	4a0a      	ldr	r2, [pc, #40]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000b74:	e007      	b.n	8000b86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b76:	4b07      	ldr	r3, [pc, #28]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000b7e:	4a05      	ldr	r2, [pc, #20]	; (8000b94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b84:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000b86:	2300      	movs	r3, #0
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	40007000 	.word	0x40007000
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	431bde83 	.word	0x431bde83

08000ba0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d101      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e306      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d075      	beq.n	8000caa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bbe:	4b97      	ldr	r3, [pc, #604]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	f003 030c 	and.w	r3, r3, #12
 8000bc6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bc8:	4b94      	ldr	r3, [pc, #592]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	f003 0303 	and.w	r3, r3, #3
 8000bd0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	2b0c      	cmp	r3, #12
 8000bd6:	d102      	bne.n	8000bde <HAL_RCC_OscConfig+0x3e>
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	2b03      	cmp	r3, #3
 8000bdc:	d002      	beq.n	8000be4 <HAL_RCC_OscConfig+0x44>
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	2b08      	cmp	r3, #8
 8000be2:	d10b      	bne.n	8000bfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000be4:	4b8d      	ldr	r3, [pc, #564]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d05b      	beq.n	8000ca8 <HAL_RCC_OscConfig+0x108>
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d157      	bne.n	8000ca8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	e2e1      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c04:	d106      	bne.n	8000c14 <HAL_RCC_OscConfig+0x74>
 8000c06:	4b85      	ldr	r3, [pc, #532]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a84      	ldr	r2, [pc, #528]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c10:	6013      	str	r3, [r2, #0]
 8000c12:	e01d      	b.n	8000c50 <HAL_RCC_OscConfig+0xb0>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c1c:	d10c      	bne.n	8000c38 <HAL_RCC_OscConfig+0x98>
 8000c1e:	4b7f      	ldr	r3, [pc, #508]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a7e      	ldr	r2, [pc, #504]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c28:	6013      	str	r3, [r2, #0]
 8000c2a:	4b7c      	ldr	r3, [pc, #496]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a7b      	ldr	r2, [pc, #492]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c34:	6013      	str	r3, [r2, #0]
 8000c36:	e00b      	b.n	8000c50 <HAL_RCC_OscConfig+0xb0>
 8000c38:	4b78      	ldr	r3, [pc, #480]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a77      	ldr	r2, [pc, #476]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c42:	6013      	str	r3, [r2, #0]
 8000c44:	4b75      	ldr	r3, [pc, #468]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a74      	ldr	r2, [pc, #464]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d013      	beq.n	8000c80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c58:	f7ff fc74 	bl	8000544 <HAL_GetTick>
 8000c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c5e:	e008      	b.n	8000c72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c60:	f7ff fc70 	bl	8000544 <HAL_GetTick>
 8000c64:	4602      	mov	r2, r0
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	2b64      	cmp	r3, #100	; 0x64
 8000c6c:	d901      	bls.n	8000c72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	e2a6      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c72:	4b6a      	ldr	r3, [pc, #424]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f0      	beq.n	8000c60 <HAL_RCC_OscConfig+0xc0>
 8000c7e:	e014      	b.n	8000caa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c80:	f7ff fc60 	bl	8000544 <HAL_GetTick>
 8000c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c86:	e008      	b.n	8000c9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c88:	f7ff fc5c 	bl	8000544 <HAL_GetTick>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	2b64      	cmp	r3, #100	; 0x64
 8000c94:	d901      	bls.n	8000c9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c96:	2303      	movs	r3, #3
 8000c98:	e292      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c9a:	4b60      	ldr	r3, [pc, #384]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d1f0      	bne.n	8000c88 <HAL_RCC_OscConfig+0xe8>
 8000ca6:	e000      	b.n	8000caa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f003 0302 	and.w	r3, r3, #2
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d075      	beq.n	8000da2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000cb6:	4b59      	ldr	r3, [pc, #356]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	f003 030c 	and.w	r3, r3, #12
 8000cbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000cc0:	4b56      	ldr	r3, [pc, #344]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	f003 0303 	and.w	r3, r3, #3
 8000cc8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	2b0c      	cmp	r3, #12
 8000cce:	d102      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x136>
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d002      	beq.n	8000cdc <HAL_RCC_OscConfig+0x13c>
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	2b04      	cmp	r3, #4
 8000cda:	d11f      	bne.n	8000d1c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000cdc:	4b4f      	ldr	r3, [pc, #316]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d005      	beq.n	8000cf4 <HAL_RCC_OscConfig+0x154>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d101      	bne.n	8000cf4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	e265      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cf4:	4b49      	ldr	r3, [pc, #292]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	691b      	ldr	r3, [r3, #16]
 8000d00:	061b      	lsls	r3, r3, #24
 8000d02:	4946      	ldr	r1, [pc, #280]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d04:	4313      	orrs	r3, r2
 8000d06:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000d08:	4b45      	ldr	r3, [pc, #276]	; (8000e20 <HAL_RCC_OscConfig+0x280>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff fbcd 	bl	80004ac <HAL_InitTick>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d043      	beq.n	8000da0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e251      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d023      	beq.n	8000d6c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d24:	4b3d      	ldr	r3, [pc, #244]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a3c      	ldr	r2, [pc, #240]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d30:	f7ff fc08 	bl	8000544 <HAL_GetTick>
 8000d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d36:	e008      	b.n	8000d4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d38:	f7ff fc04 	bl	8000544 <HAL_GetTick>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d901      	bls.n	8000d4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	e23a      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d4a:	4b34      	ldr	r3, [pc, #208]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d0f0      	beq.n	8000d38 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d56:	4b31      	ldr	r3, [pc, #196]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	691b      	ldr	r3, [r3, #16]
 8000d62:	061b      	lsls	r3, r3, #24
 8000d64:	492d      	ldr	r1, [pc, #180]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d66:	4313      	orrs	r3, r2
 8000d68:	604b      	str	r3, [r1, #4]
 8000d6a:	e01a      	b.n	8000da2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d6c:	4b2b      	ldr	r3, [pc, #172]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a2a      	ldr	r2, [pc, #168]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d78:	f7ff fbe4 	bl	8000544 <HAL_GetTick>
 8000d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d7e:	e008      	b.n	8000d92 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d80:	f7ff fbe0 	bl	8000544 <HAL_GetTick>
 8000d84:	4602      	mov	r2, r0
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d901      	bls.n	8000d92 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	e216      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d92:	4b22      	ldr	r3, [pc, #136]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1f0      	bne.n	8000d80 <HAL_RCC_OscConfig+0x1e0>
 8000d9e:	e000      	b.n	8000da2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000da0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0308 	and.w	r3, r3, #8
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d041      	beq.n	8000e32 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	695b      	ldr	r3, [r3, #20]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d01c      	beq.n	8000df0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000db6:	4b19      	ldr	r3, [pc, #100]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000db8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000dbc:	4a17      	ldr	r2, [pc, #92]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dc6:	f7ff fbbd 	bl	8000544 <HAL_GetTick>
 8000dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000dcc:	e008      	b.n	8000de0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dce:	f7ff fbb9 	bl	8000544 <HAL_GetTick>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	1ad3      	subs	r3, r2, r3
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d901      	bls.n	8000de0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	e1ef      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000de0:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000de6:	f003 0302 	and.w	r3, r3, #2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0ef      	beq.n	8000dce <HAL_RCC_OscConfig+0x22e>
 8000dee:	e020      	b.n	8000e32 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000df0:	4b0a      	ldr	r3, [pc, #40]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000df6:	4a09      	ldr	r2, [pc, #36]	; (8000e1c <HAL_RCC_OscConfig+0x27c>)
 8000df8:	f023 0301 	bic.w	r3, r3, #1
 8000dfc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e00:	f7ff fba0 	bl	8000544 <HAL_GetTick>
 8000e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e06:	e00d      	b.n	8000e24 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e08:	f7ff fb9c 	bl	8000544 <HAL_GetTick>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d906      	bls.n	8000e24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8000e16:	2303      	movs	r3, #3
 8000e18:	e1d2      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
 8000e1a:	bf00      	nop
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e24:	4b8c      	ldr	r3, [pc, #560]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d1ea      	bne.n	8000e08 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f003 0304 	and.w	r3, r3, #4
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	f000 80a6 	beq.w	8000f8c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e40:	2300      	movs	r3, #0
 8000e42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000e44:	4b84      	ldr	r3, [pc, #528]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d101      	bne.n	8000e54 <HAL_RCC_OscConfig+0x2b4>
 8000e50:	2301      	movs	r3, #1
 8000e52:	e000      	b.n	8000e56 <HAL_RCC_OscConfig+0x2b6>
 8000e54:	2300      	movs	r3, #0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d00d      	beq.n	8000e76 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e5a:	4b7f      	ldr	r3, [pc, #508]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e5e:	4a7e      	ldr	r2, [pc, #504]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000e60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e64:	6593      	str	r3, [r2, #88]	; 0x58
 8000e66:	4b7c      	ldr	r3, [pc, #496]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e72:	2301      	movs	r3, #1
 8000e74:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e76:	4b79      	ldr	r3, [pc, #484]	; (800105c <HAL_RCC_OscConfig+0x4bc>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d118      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000e82:	4b76      	ldr	r3, [pc, #472]	; (800105c <HAL_RCC_OscConfig+0x4bc>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a75      	ldr	r2, [pc, #468]	; (800105c <HAL_RCC_OscConfig+0x4bc>)
 8000e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e8e:	f7ff fb59 	bl	8000544 <HAL_GetTick>
 8000e92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e94:	e008      	b.n	8000ea8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e96:	f7ff fb55 	bl	8000544 <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e18b      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ea8:	4b6c      	ldr	r3, [pc, #432]	; (800105c <HAL_RCC_OscConfig+0x4bc>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d0f0      	beq.n	8000e96 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d108      	bne.n	8000ece <HAL_RCC_OscConfig+0x32e>
 8000ebc:	4b66      	ldr	r3, [pc, #408]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ec2:	4a65      	ldr	r2, [pc, #404]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000ec4:	f043 0301 	orr.w	r3, r3, #1
 8000ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000ecc:	e024      	b.n	8000f18 <HAL_RCC_OscConfig+0x378>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	2b05      	cmp	r3, #5
 8000ed4:	d110      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x358>
 8000ed6:	4b60      	ldr	r3, [pc, #384]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000edc:	4a5e      	ldr	r2, [pc, #376]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000ede:	f043 0304 	orr.w	r3, r3, #4
 8000ee2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000ee6:	4b5c      	ldr	r3, [pc, #368]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000eec:	4a5a      	ldr	r2, [pc, #360]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000eee:	f043 0301 	orr.w	r3, r3, #1
 8000ef2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000ef6:	e00f      	b.n	8000f18 <HAL_RCC_OscConfig+0x378>
 8000ef8:	4b57      	ldr	r3, [pc, #348]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000efe:	4a56      	ldr	r2, [pc, #344]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000f00:	f023 0301 	bic.w	r3, r3, #1
 8000f04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f08:	4b53      	ldr	r3, [pc, #332]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f0e:	4a52      	ldr	r2, [pc, #328]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000f10:	f023 0304 	bic.w	r3, r3, #4
 8000f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d016      	beq.n	8000f4e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f20:	f7ff fb10 	bl	8000544 <HAL_GetTick>
 8000f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f26:	e00a      	b.n	8000f3e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f28:	f7ff fb0c 	bl	8000544 <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e140      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f3e:	4b46      	ldr	r3, [pc, #280]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d0ed      	beq.n	8000f28 <HAL_RCC_OscConfig+0x388>
 8000f4c:	e015      	b.n	8000f7a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f4e:	f7ff faf9 	bl	8000544 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f54:	e00a      	b.n	8000f6c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f56:	f7ff faf5 	bl	8000544 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e129      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f6c:	4b3a      	ldr	r3, [pc, #232]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1ed      	bne.n	8000f56 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000f7a:	7ffb      	ldrb	r3, [r7, #31]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d105      	bne.n	8000f8c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f80:	4b35      	ldr	r3, [pc, #212]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f84:	4a34      	ldr	r2, [pc, #208]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f8a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 0320 	and.w	r3, r3, #32
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d03c      	beq.n	8001012 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d01c      	beq.n	8000fda <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000fa0:	4b2d      	ldr	r3, [pc, #180]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000fa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000fa6:	4a2c      	ldr	r2, [pc, #176]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fb0:	f7ff fac8 	bl	8000544 <HAL_GetTick>
 8000fb4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000fb8:	f7ff fac4 	bl	8000544 <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e0fa      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000fca:	4b23      	ldr	r3, [pc, #140]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000fcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d0ef      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x418>
 8000fd8:	e01b      	b.n	8001012 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000fda:	4b1f      	ldr	r3, [pc, #124]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000fdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000fe0:	4a1d      	ldr	r2, [pc, #116]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8000fe2:	f023 0301 	bic.w	r3, r3, #1
 8000fe6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fea:	f7ff faab 	bl	8000544 <HAL_GetTick>
 8000fee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000ff0:	e008      	b.n	8001004 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ff2:	f7ff faa7 	bl	8000544 <HAL_GetTick>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d901      	bls.n	8001004 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001000:	2303      	movs	r3, #3
 8001002:	e0dd      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001004:	4b14      	ldr	r3, [pc, #80]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8001006:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d1ef      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69db      	ldr	r3, [r3, #28]
 8001016:	2b00      	cmp	r3, #0
 8001018:	f000 80d1 	beq.w	80011be <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800101c:	4b0e      	ldr	r3, [pc, #56]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	f003 030c 	and.w	r3, r3, #12
 8001024:	2b0c      	cmp	r3, #12
 8001026:	f000 808b 	beq.w	8001140 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	69db      	ldr	r3, [r3, #28]
 800102e:	2b02      	cmp	r3, #2
 8001030:	d15e      	bne.n	80010f0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001032:	4b09      	ldr	r3, [pc, #36]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a08      	ldr	r2, [pc, #32]	; (8001058 <HAL_RCC_OscConfig+0x4b8>)
 8001038:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800103c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103e:	f7ff fa81 	bl	8000544 <HAL_GetTick>
 8001042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001044:	e00c      	b.n	8001060 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001046:	f7ff fa7d 	bl	8000544 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	2b02      	cmp	r3, #2
 8001052:	d905      	bls.n	8001060 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001054:	2303      	movs	r3, #3
 8001056:	e0b3      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
 8001058:	40021000 	.word	0x40021000
 800105c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001060:	4b59      	ldr	r3, [pc, #356]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1ec      	bne.n	8001046 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800106c:	4b56      	ldr	r3, [pc, #344]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 800106e:	68da      	ldr	r2, [r3, #12]
 8001070:	4b56      	ldr	r3, [pc, #344]	; (80011cc <HAL_RCC_OscConfig+0x62c>)
 8001072:	4013      	ands	r3, r2
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	6a11      	ldr	r1, [r2, #32]
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800107c:	3a01      	subs	r2, #1
 800107e:	0112      	lsls	r2, r2, #4
 8001080:	4311      	orrs	r1, r2
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001086:	0212      	lsls	r2, r2, #8
 8001088:	4311      	orrs	r1, r2
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800108e:	0852      	lsrs	r2, r2, #1
 8001090:	3a01      	subs	r2, #1
 8001092:	0552      	lsls	r2, r2, #21
 8001094:	4311      	orrs	r1, r2
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800109a:	0852      	lsrs	r2, r2, #1
 800109c:	3a01      	subs	r2, #1
 800109e:	0652      	lsls	r2, r2, #25
 80010a0:	4311      	orrs	r1, r2
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80010a6:	06d2      	lsls	r2, r2, #27
 80010a8:	430a      	orrs	r2, r1
 80010aa:	4947      	ldr	r1, [pc, #284]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010ac:	4313      	orrs	r3, r2
 80010ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010b0:	4b45      	ldr	r3, [pc, #276]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a44      	ldr	r2, [pc, #272]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80010ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80010bc:	4b42      	ldr	r3, [pc, #264]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	4a41      	ldr	r2, [pc, #260]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80010c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010c8:	f7ff fa3c 	bl	8000544 <HAL_GetTick>
 80010cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010ce:	e008      	b.n	80010e2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d0:	f7ff fa38 	bl	8000544 <HAL_GetTick>
 80010d4:	4602      	mov	r2, r0
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d901      	bls.n	80010e2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80010de:	2303      	movs	r3, #3
 80010e0:	e06e      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010e2:	4b39      	ldr	r3, [pc, #228]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d0f0      	beq.n	80010d0 <HAL_RCC_OscConfig+0x530>
 80010ee:	e066      	b.n	80011be <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010f0:	4b35      	ldr	r3, [pc, #212]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a34      	ldr	r2, [pc, #208]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80010fa:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80010fc:	4b32      	ldr	r3, [pc, #200]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	4a31      	ldr	r2, [pc, #196]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 8001102:	f023 0303 	bic.w	r3, r3, #3
 8001106:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001108:	4b2f      	ldr	r3, [pc, #188]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	4a2e      	ldr	r2, [pc, #184]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 800110e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001112:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001116:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001118:	f7ff fa14 	bl	8000544 <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001120:	f7ff fa10 	bl	8000544 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e046      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001132:	4b25      	ldr	r3, [pc, #148]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f0      	bne.n	8001120 <HAL_RCC_OscConfig+0x580>
 800113e:	e03e      	b.n	80011be <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	69db      	ldr	r3, [r3, #28]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d101      	bne.n	800114c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	e039      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800114c:	4b1e      	ldr	r3, [pc, #120]	; (80011c8 <HAL_RCC_OscConfig+0x628>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	f003 0203 	and.w	r2, r3, #3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6a1b      	ldr	r3, [r3, #32]
 800115c:	429a      	cmp	r2, r3
 800115e:	d12c      	bne.n	80011ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116a:	3b01      	subs	r3, #1
 800116c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800116e:	429a      	cmp	r2, r3
 8001170:	d123      	bne.n	80011ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800117c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800117e:	429a      	cmp	r2, r3
 8001180:	d11b      	bne.n	80011ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800118c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800118e:	429a      	cmp	r2, r3
 8001190:	d113      	bne.n	80011ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119c:	085b      	lsrs	r3, r3, #1
 800119e:	3b01      	subs	r3, #1
 80011a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d109      	bne.n	80011ba <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011b0:	085b      	lsrs	r3, r3, #1
 80011b2:	3b01      	subs	r3, #1
 80011b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d001      	beq.n	80011be <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e000      	b.n	80011c0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80011be:	2300      	movs	r3, #0
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3720      	adds	r7, #32
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40021000 	.word	0x40021000
 80011cc:	019f800c 	.word	0x019f800c

080011d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80011da:	2300      	movs	r3, #0
 80011dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d101      	bne.n	80011e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e11e      	b.n	8001426 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011e8:	4b91      	ldr	r3, [pc, #580]	; (8001430 <HAL_RCC_ClockConfig+0x260>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 030f 	and.w	r3, r3, #15
 80011f0:	683a      	ldr	r2, [r7, #0]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d910      	bls.n	8001218 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011f6:	4b8e      	ldr	r3, [pc, #568]	; (8001430 <HAL_RCC_ClockConfig+0x260>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f023 020f 	bic.w	r2, r3, #15
 80011fe:	498c      	ldr	r1, [pc, #560]	; (8001430 <HAL_RCC_ClockConfig+0x260>)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	4313      	orrs	r3, r2
 8001204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001206:	4b8a      	ldr	r3, [pc, #552]	; (8001430 <HAL_RCC_ClockConfig+0x260>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	429a      	cmp	r2, r3
 8001212:	d001      	beq.n	8001218 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e106      	b.n	8001426 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 0301 	and.w	r3, r3, #1
 8001220:	2b00      	cmp	r3, #0
 8001222:	d073      	beq.n	800130c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	2b03      	cmp	r3, #3
 800122a:	d129      	bne.n	8001280 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800122c:	4b81      	ldr	r3, [pc, #516]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d101      	bne.n	800123c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e0f4      	b.n	8001426 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800123c:	f000 f966 	bl	800150c <RCC_GetSysClockFreqFromPLLSource>
 8001240:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	4a7c      	ldr	r2, [pc, #496]	; (8001438 <HAL_RCC_ClockConfig+0x268>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d93f      	bls.n	80012ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800124a:	4b7a      	ldr	r3, [pc, #488]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d009      	beq.n	800126a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800125e:	2b00      	cmp	r3, #0
 8001260:	d033      	beq.n	80012ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001266:	2b00      	cmp	r3, #0
 8001268:	d12f      	bne.n	80012ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800126a:	4b72      	ldr	r3, [pc, #456]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001272:	4a70      	ldr	r2, [pc, #448]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 8001274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001278:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800127a:	2380      	movs	r3, #128	; 0x80
 800127c:	617b      	str	r3, [r7, #20]
 800127e:	e024      	b.n	80012ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	2b02      	cmp	r3, #2
 8001286:	d107      	bne.n	8001298 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001288:	4b6a      	ldr	r3, [pc, #424]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d109      	bne.n	80012a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e0c6      	b.n	8001426 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001298:	4b66      	ldr	r3, [pc, #408]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d101      	bne.n	80012a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e0be      	b.n	8001426 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80012a8:	f000 f8ce 	bl	8001448 <HAL_RCC_GetSysClockFreq>
 80012ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	4a61      	ldr	r2, [pc, #388]	; (8001438 <HAL_RCC_ClockConfig+0x268>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d909      	bls.n	80012ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80012b6:	4b5f      	ldr	r3, [pc, #380]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80012be:	4a5d      	ldr	r2, [pc, #372]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80012c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80012c6:	2380      	movs	r3, #128	; 0x80
 80012c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80012ca:	4b5a      	ldr	r3, [pc, #360]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f023 0203 	bic.w	r2, r3, #3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	4957      	ldr	r1, [pc, #348]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80012d8:	4313      	orrs	r3, r2
 80012da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80012dc:	f7ff f932 	bl	8000544 <HAL_GetTick>
 80012e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e2:	e00a      	b.n	80012fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012e4:	f7ff f92e 	bl	8000544 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e095      	b.n	8001426 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012fa:	4b4e      	ldr	r3, [pc, #312]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f003 020c 	and.w	r2, r3, #12
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	429a      	cmp	r2, r3
 800130a:	d1eb      	bne.n	80012e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0302 	and.w	r3, r3, #2
 8001314:	2b00      	cmp	r3, #0
 8001316:	d023      	beq.n	8001360 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	2b00      	cmp	r3, #0
 8001322:	d005      	beq.n	8001330 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001324:	4b43      	ldr	r3, [pc, #268]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	4a42      	ldr	r2, [pc, #264]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800132a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800132e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0308 	and.w	r3, r3, #8
 8001338:	2b00      	cmp	r3, #0
 800133a:	d007      	beq.n	800134c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800133c:	4b3d      	ldr	r3, [pc, #244]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001344:	4a3b      	ldr	r2, [pc, #236]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 8001346:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800134a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800134c:	4b39      	ldr	r3, [pc, #228]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	4936      	ldr	r1, [pc, #216]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800135a:	4313      	orrs	r3, r2
 800135c:	608b      	str	r3, [r1, #8]
 800135e:	e008      	b.n	8001372 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	2b80      	cmp	r3, #128	; 0x80
 8001364:	d105      	bne.n	8001372 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001366:	4b33      	ldr	r3, [pc, #204]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	4a32      	ldr	r2, [pc, #200]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 800136c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001370:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001372:	4b2f      	ldr	r3, [pc, #188]	; (8001430 <HAL_RCC_ClockConfig+0x260>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	429a      	cmp	r2, r3
 800137e:	d21d      	bcs.n	80013bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001380:	4b2b      	ldr	r3, [pc, #172]	; (8001430 <HAL_RCC_ClockConfig+0x260>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f023 020f 	bic.w	r2, r3, #15
 8001388:	4929      	ldr	r1, [pc, #164]	; (8001430 <HAL_RCC_ClockConfig+0x260>)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	4313      	orrs	r3, r2
 800138e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001390:	f7ff f8d8 	bl	8000544 <HAL_GetTick>
 8001394:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001396:	e00a      	b.n	80013ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001398:	f7ff f8d4 	bl	8000544 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e03b      	b.n	8001426 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ae:	4b20      	ldr	r3, [pc, #128]	; (8001430 <HAL_RCC_ClockConfig+0x260>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 030f 	and.w	r3, r3, #15
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d1ed      	bne.n	8001398 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 0304 	and.w	r3, r3, #4
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d008      	beq.n	80013da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013c8:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	4917      	ldr	r1, [pc, #92]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80013d6:	4313      	orrs	r3, r2
 80013d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0308 	and.w	r3, r3, #8
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d009      	beq.n	80013fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013e6:	4b13      	ldr	r3, [pc, #76]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	691b      	ldr	r3, [r3, #16]
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	490f      	ldr	r1, [pc, #60]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 80013f6:	4313      	orrs	r3, r2
 80013f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013fa:	f000 f825 	bl	8001448 <HAL_RCC_GetSysClockFreq>
 80013fe:	4602      	mov	r2, r0
 8001400:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <HAL_RCC_ClockConfig+0x264>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	091b      	lsrs	r3, r3, #4
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	490c      	ldr	r1, [pc, #48]	; (800143c <HAL_RCC_ClockConfig+0x26c>)
 800140c:	5ccb      	ldrb	r3, [r1, r3]
 800140e:	f003 031f 	and.w	r3, r3, #31
 8001412:	fa22 f303 	lsr.w	r3, r2, r3
 8001416:	4a0a      	ldr	r2, [pc, #40]	; (8001440 <HAL_RCC_ClockConfig+0x270>)
 8001418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800141a:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <HAL_RCC_ClockConfig+0x274>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff f844 	bl	80004ac <HAL_InitTick>
 8001424:	4603      	mov	r3, r0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40022000 	.word	0x40022000
 8001434:	40021000 	.word	0x40021000
 8001438:	04c4b400 	.word	0x04c4b400
 800143c:	08001608 	.word	0x08001608
 8001440:	20000000 	.word	0x20000000
 8001444:	20000004 	.word	0x20000004

08001448 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800144e:	4b2c      	ldr	r3, [pc, #176]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	f003 030c 	and.w	r3, r3, #12
 8001456:	2b04      	cmp	r3, #4
 8001458:	d102      	bne.n	8001460 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800145a:	4b2a      	ldr	r3, [pc, #168]	; (8001504 <HAL_RCC_GetSysClockFreq+0xbc>)
 800145c:	613b      	str	r3, [r7, #16]
 800145e:	e047      	b.n	80014f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001460:	4b27      	ldr	r3, [pc, #156]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	f003 030c 	and.w	r3, r3, #12
 8001468:	2b08      	cmp	r3, #8
 800146a:	d102      	bne.n	8001472 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800146c:	4b26      	ldr	r3, [pc, #152]	; (8001508 <HAL_RCC_GetSysClockFreq+0xc0>)
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	e03e      	b.n	80014f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001472:	4b23      	ldr	r3, [pc, #140]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 030c 	and.w	r3, r3, #12
 800147a:	2b0c      	cmp	r3, #12
 800147c:	d136      	bne.n	80014ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800147e:	4b20      	ldr	r3, [pc, #128]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	f003 0303 	and.w	r3, r3, #3
 8001486:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001488:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb8>)
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	091b      	lsrs	r3, r3, #4
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	3301      	adds	r3, #1
 8001494:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2b03      	cmp	r3, #3
 800149a:	d10c      	bne.n	80014b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800149c:	4a1a      	ldr	r2, [pc, #104]	; (8001508 <HAL_RCC_GetSysClockFreq+0xc0>)
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014a4:	4a16      	ldr	r2, [pc, #88]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014a6:	68d2      	ldr	r2, [r2, #12]
 80014a8:	0a12      	lsrs	r2, r2, #8
 80014aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80014ae:	fb02 f303 	mul.w	r3, r2, r3
 80014b2:	617b      	str	r3, [r7, #20]
      break;
 80014b4:	e00c      	b.n	80014d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014b6:	4a13      	ldr	r2, [pc, #76]	; (8001504 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80014be:	4a10      	ldr	r2, [pc, #64]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014c0:	68d2      	ldr	r2, [r2, #12]
 80014c2:	0a12      	lsrs	r2, r2, #8
 80014c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80014c8:	fb02 f303 	mul.w	r3, r2, r3
 80014cc:	617b      	str	r3, [r7, #20]
      break;
 80014ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80014d0:	4b0b      	ldr	r3, [pc, #44]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	0e5b      	lsrs	r3, r3, #25
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	3301      	adds	r3, #1
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80014e0:	697a      	ldr	r2, [r7, #20]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	e001      	b.n	80014f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80014ec:	2300      	movs	r3, #0
 80014ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80014f0:	693b      	ldr	r3, [r7, #16]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	371c      	adds	r7, #28
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	40021000 	.word	0x40021000
 8001504:	00f42400 	.word	0x00f42400
 8001508:	007a1200 	.word	0x007a1200

0800150c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800150c:	b480      	push	{r7}
 800150e:	b087      	sub	sp, #28
 8001510:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001512:	4b1e      	ldr	r3, [pc, #120]	; (800158c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	f003 0303 	and.w	r3, r3, #3
 800151a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800151c:	4b1b      	ldr	r3, [pc, #108]	; (800158c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	091b      	lsrs	r3, r3, #4
 8001522:	f003 030f 	and.w	r3, r3, #15
 8001526:	3301      	adds	r3, #1
 8001528:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	2b03      	cmp	r3, #3
 800152e:	d10c      	bne.n	800154a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001530:	4a17      	ldr	r2, [pc, #92]	; (8001590 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	fbb2 f3f3 	udiv	r3, r2, r3
 8001538:	4a14      	ldr	r2, [pc, #80]	; (800158c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800153a:	68d2      	ldr	r2, [r2, #12]
 800153c:	0a12      	lsrs	r2, r2, #8
 800153e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001542:	fb02 f303 	mul.w	r3, r2, r3
 8001546:	617b      	str	r3, [r7, #20]
    break;
 8001548:	e00c      	b.n	8001564 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800154a:	4a12      	ldr	r2, [pc, #72]	; (8001594 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001552:	4a0e      	ldr	r2, [pc, #56]	; (800158c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001554:	68d2      	ldr	r2, [r2, #12]
 8001556:	0a12      	lsrs	r2, r2, #8
 8001558:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800155c:	fb02 f303 	mul.w	r3, r2, r3
 8001560:	617b      	str	r3, [r7, #20]
    break;
 8001562:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001564:	4b09      	ldr	r3, [pc, #36]	; (800158c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	0e5b      	lsrs	r3, r3, #25
 800156a:	f003 0303 	and.w	r3, r3, #3
 800156e:	3301      	adds	r3, #1
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001574:	697a      	ldr	r2, [r7, #20]
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	fbb2 f3f3 	udiv	r3, r2, r3
 800157c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800157e:	687b      	ldr	r3, [r7, #4]
}
 8001580:	4618      	mov	r0, r3
 8001582:	371c      	adds	r7, #28
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	40021000 	.word	0x40021000
 8001590:	007a1200 	.word	0x007a1200
 8001594:	00f42400 	.word	0x00f42400

08001598 <__libc_init_array>:
 8001598:	b570      	push	{r4, r5, r6, lr}
 800159a:	4d0d      	ldr	r5, [pc, #52]	; (80015d0 <__libc_init_array+0x38>)
 800159c:	4c0d      	ldr	r4, [pc, #52]	; (80015d4 <__libc_init_array+0x3c>)
 800159e:	1b64      	subs	r4, r4, r5
 80015a0:	10a4      	asrs	r4, r4, #2
 80015a2:	2600      	movs	r6, #0
 80015a4:	42a6      	cmp	r6, r4
 80015a6:	d109      	bne.n	80015bc <__libc_init_array+0x24>
 80015a8:	4d0b      	ldr	r5, [pc, #44]	; (80015d8 <__libc_init_array+0x40>)
 80015aa:	4c0c      	ldr	r4, [pc, #48]	; (80015dc <__libc_init_array+0x44>)
 80015ac:	f000 f820 	bl	80015f0 <_init>
 80015b0:	1b64      	subs	r4, r4, r5
 80015b2:	10a4      	asrs	r4, r4, #2
 80015b4:	2600      	movs	r6, #0
 80015b6:	42a6      	cmp	r6, r4
 80015b8:	d105      	bne.n	80015c6 <__libc_init_array+0x2e>
 80015ba:	bd70      	pop	{r4, r5, r6, pc}
 80015bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80015c0:	4798      	blx	r3
 80015c2:	3601      	adds	r6, #1
 80015c4:	e7ee      	b.n	80015a4 <__libc_init_array+0xc>
 80015c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80015ca:	4798      	blx	r3
 80015cc:	3601      	adds	r6, #1
 80015ce:	e7f2      	b.n	80015b6 <__libc_init_array+0x1e>
 80015d0:	08001618 	.word	0x08001618
 80015d4:	08001618 	.word	0x08001618
 80015d8:	08001618 	.word	0x08001618
 80015dc:	0800161c 	.word	0x0800161c

080015e0 <memset>:
 80015e0:	4402      	add	r2, r0
 80015e2:	4603      	mov	r3, r0
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d100      	bne.n	80015ea <memset+0xa>
 80015e8:	4770      	bx	lr
 80015ea:	f803 1b01 	strb.w	r1, [r3], #1
 80015ee:	e7f9      	b.n	80015e4 <memset+0x4>

080015f0 <_init>:
 80015f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015f2:	bf00      	nop
 80015f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015f6:	bc08      	pop	{r3}
 80015f8:	469e      	mov	lr, r3
 80015fa:	4770      	bx	lr

080015fc <_fini>:
 80015fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015fe:	bf00      	nop
 8001600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001602:	bc08      	pop	{r3}
 8001604:	469e      	mov	lr, r3
 8001606:	4770      	bx	lr
