<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1698936004">
  <File Type="BITSTR-BMM" Name="rvfpga_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="rvfpga_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="rvfpga_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="rvfpga_power_routed.rpt"/>
  <File Type="PA-TCL" Name="rvfpga.tcl"/>
  <File Type="OPT-TIMING" Name="rvfpga_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="rvfpga_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="rvfpga_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="rvfpga_reports.tcl"/>
  <File Type="OPT-DRC" Name="rvfpga_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="rvfpga.hwdef"/>
  <File Type="PWROPT-DCP" Name="rvfpga_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="rvfpga_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="rvfpga_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="rvfpga_placed.dcp"/>
  <File Type="PLACE-IO" Name="rvfpga_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="rvfpga_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="rvfpga_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="rvfpga_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="rvfpga_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="rvfpga_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="rvfpga_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="rvfpga_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="rvfpga_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="rvfpga.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="rvfpga_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="rvfpga_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="rvfpga_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="rvfpga.msk"/>
  <File Type="PHYSOPT-TIMING" Name="rvfpga_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="rvfpga_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="rvfpga_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="rvfpga_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="rvfpga_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="rvfpga_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="rvfpga_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="rvfpga.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="rvfpga_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="rvfpga_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="rvfpga_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="rvfpga_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="rvfpga_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="rvfpga_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="rvfpga_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="rvfpga_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="rvfpga_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="rvfpga_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="rvfpga_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="rvfpga_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="rvfpga_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="rvfpga_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="rvfpga_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="rvfpga_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="rvfpga_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="rvfpga_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="rvfpga_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="rvfpga_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="rvfpga_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="rvfpga.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="rvfpga_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="rvfpga.rbt"/>
  <File Type="BITSTR-NKY" Name="rvfpga.nky"/>
  <File Type="PDI-FILE" Name="rvfpga.pdi"/>
  <File Type="RCFI_FILE" Name="rvfpga.rcfi"/>
  <File Type="CFI_FILE" Name="rvfpga.cfi"/>
  <File Type="RNPI_FILE" Name="rvfpga.rnpi"/>
  <File Type="NPI_FILE" Name="rvfpga.npi"/>
  <File Type="RBD_FILE" Name="rvfpga.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="rvfpga.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="rvfpga.sysdef"/>
  <File Type="BG-BGN" Name="rvfpga.bgn"/>
  <File Type="BG-DRC" Name="rvfpga.drc"/>
  <File Type="RDI-RDI" Name="rvfpga.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/BootROM/dpram64.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/BootROM/wb_mem_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/BootROM/bootrom_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/swervolf_syscon.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/counter.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/delta_counter.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/SystemController/syscon_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/raminfr.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_defines.v">
      <FileInfo SFType="VHeader">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_receiver.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_regs.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_rfifo.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_sync_flops.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_tfifo.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_transmitter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/uart_wb.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab4/lab_src/uart/uart/wb_uart_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/swerv_soc/swerv_soc.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/clk_gen_nexys.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/litedram_core.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/litedram_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_state.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/axi_pkg.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/typedef.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/assign.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/axi_cdc.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/axi_intf.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/binary_to_gray.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/bscan_tap.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/registers.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/cdc_fifo_gray.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/gray_to_binary.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/spill_register.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/sync.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/rvfpga.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/BootROM/sw/boot_main.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/mem_1.init"/>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/LiteDRAM/litedram_core.init"/>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/BootROM/sw/boot_main.vh">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="rvfpga"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/liteDRAM.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/rtl_src/rvfpga.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/script.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.PRE"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream" PreStepTclHook="$PPRDIR/../../Interface_lab_src/RVfpga_SoC-lab1/lab_src/script.tcl"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="swerv_soc_bootrom_wrapper_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="swerv_soc_Sen_Seg_Display_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="swerv_soc_wb_gpio_wrapper_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="swerv_soc_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="swerv_soc_swerv_wrapper_verilog_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="swerv_soc_axi2wb_intcon_wrapper_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="swerv_soc_wb_uart_wrapper_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="swerv_soc_syscon_wrapper_0_0"/>
</GenRun>
