#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 13 11:11:36 2018
# Process ID: 7080
# Current directory: C:/git/SR/lab10/zad10_3/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3800 C:\git\SR\lab10\zad10_3\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab10/zad10_3/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
reset_run hdmi_vga_vp_0_0_synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name vp_v1_0_project -directory C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project c:/git/SR/lab10/Resources/vp/component.xml
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_ip -name rgb2ycbcr -vendor xilinx.com -library user -version 1.0 -module_name rgb2ycbcr_0 -dir c:/git/SR/lab10/Resources/vp/src
generate_target {instantiation_template} [get_files c:/git/SR/lab10/Resources/vp/src/rgb2ycbcr_0_1/rgb2ycbcr_0.xci]
generate_target all [get_files  c:/git/SR/lab10/Resources/vp/src/rgb2ycbcr_0_1/rgb2ycbcr_0.xci]
catch { config_ip_cache -export [get_ips -all rgb2ycbcr_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab10/Resources/vp/src/rgb2ycbcr_0_1/rgb2ycbcr_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab10/Resources/vp/src/rgb2ycbcr_0_1/rgb2ycbcr_0.xci]
launch_runs -jobs 8 rgb2ycbcr_0_synth_1
export_simulation -of_objects [get_files c:/git/SR/lab10/Resources/vp/src/rgb2ycbcr_0_1/rgb2ycbcr_0.xci] -directory c:/git/sr/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/git/sr/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files -ipstatic_source_dir c:/git/sr/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/git/sr/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/git/sr/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/questa} {riviera=c:/git/sr/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/git/sr/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab10/Resources
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vp:1.0 [get_ips  hdmi_vga_vp_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_vga_vp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
catch { config_ip_cache -export [get_ips -all hdmi_vga_vp_0_0] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs -jobs 8 hdmi_vga_vp_0_0_synth_1
export_simulation -of_objects [get_files C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {-61 211} [get_bd_ports sw]
save_bd_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
