"%s\n"	,	L_9
writel_relaxed	,	F_29
HDMITX_TOP_INTR_HPD_FALL	,	V_60
dw_hdmi_setup_rx_sense	,	F_36
remote	,	V_101
msleep	,	F_28
HDMITX_TOP_HPD_FILTER	,	V_57
drm_encoder_helper_add	,	F_70
vic	,	V_26
dev	,	V_4
MODE_OK	,	V_86
drm_encoder_init	,	F_71
"Modeline %d:\"%s\" %d %d %d %d %d %d %d %d %d %d 0x%x 0x%x\n"	,	L_7
V4L2_YCBCR_ENC_709	,	V_140
connector_status_disconnected	,	V_56
"Unable to get HDMI pclk\n"	,	L_21
HDMITX_TOP_STAT0	,	V_54
"amlogic,meson-gxl-dw-hdmi"	,	L_1
adjusted_mode	,	V_93
HDMITX_TOP_TMDS_CLK_PTTN_23	,	V_47
hdmitx_ctrl	,	V_117
of_node	,	V_5
meson_venc_hdmi_encoder_destroy	,	F_41
drm_match_cea_mode	,	F_19
GFP_KERNEL	,	V_114
wr_clk	,	V_35
device	,	V_98
"Failed to init HDMI encoder\n"	,	L_28
IRQ_NONE	,	V_68
dw_hdmi_dwc_read	,	F_10
hdisplay	,	V_76
HDMITX_TOP_CLK_CNTL	,	V_44
hdmitx_phy	,	V_118
phy_data	,	V_136
"Failed to request hdmi top irq\n"	,	L_26
HDMITX_TOP_ADDR_REG	,	V_11
dw_hdmi_top_write_bits	,	F_9
device_node	,	V_99
HHI_MEM_PD_REG0	,	V_42
result	,	V_97
dw_hdmi_mode_valid	,	F_38
drm_mode_status	,	V_72
"dw_hdmi_top_irq"	,	L_25
stat	,	V_64
devm_ioremap_resource	,	F_64
meson_venc_hdmi_venc_repeat	,	F_20
HDMITX_TOP_TMDS_CLK_PTTN_CNTL	,	V_48
irq	,	V_62
regm	,	V_122
regmap_update_bits	,	F_16
dw_plat_data	,	V_109
component_del	,	F_79
IRQ_WAKE_THREAD	,	V_67
meson_venc_hdmi_encoder_disable	,	F_44
HDMITX_TOP_TMDS_CLK_PTTN_01	,	V_46
vsync_end	,	V_82
meson_venc_hdmi_encoder_mode_set	,	F_47
dw_hdmi_top_write	,	F_8
HDMITX_TOP_INTR_MASKN	,	V_61
"VENCI"	,	L_10
of_node_put	,	F_54
platform_device	,	V_103
MODE_BAD	,	V_84
drm_helper_hpd_irq_event	,	F_37
meson_venc_hdmi_mode_set	,	F_48
of_graph_get_endpoint_by_regs	,	F_52
mdelay	,	F_17
"isfr"	,	L_20
dw_hdmi_dwc_write	,	F_11
dev_dbg	,	F_40
dw_hdmi_bind	,	F_73
"meson_dw_hdmi_phy"	,	L_30
venc	,	V_31
ENCI_VIDEO_EN	,	V_49
"Failed to get hdmitx reset\n"	,	L_17
reg	,	V_96
input_bus_format	,	V_137
hsync_start	,	V_77
priv	,	V_20
hdmi_pclk	,	V_120
platform_get_irq	,	F_68
ret	,	V_112
res	,	V_111
drm_display_mode	,	V_17
"Failed to get hdmitx_apb reset\n"	,	L_15
HDMITX_TOP_INTR_CORE	,	V_131
HDMITX_TOP_DATA_REG	,	V_12
drm_connector_status	,	V_53
meson_dw_hdmi	,	V_1
crtc_state	,	V_90
DRM_MODE_FLAG_DBLCLK	,	V_30
ep	,	V_100
"venci"	,	L_22
spin_unlock_irqrestore	,	F_7
meson_vclk_setup	,	F_23
readl_relaxed	,	F_25
"encoder initialized\n"	,	L_29
connector_status_connected	,	V_55
"amlogic,meson-gxm-dw-hdmi"	,	L_2
name	,	V_40
platform_get_resource	,	F_63
compat	,	V_3
ENCP_VIDEO_EN	,	V_50
HDMITX_TOP_BIST_CNTL	,	V_45
meson_dw_hdmi_reg_write	,	F_50
MESON_VENC_SOURCE_ENCP	,	V_52
dw_hdmi_phy_disable	,	F_31
dw_hdmi_top_thread_irq	,	F_35
dev_err	,	F_61
dw_hdmi_unbind	,	F_75
meson_drm	,	V_19
regmap_write	,	F_14
MEDIA_BUS_FMT_YUV8_1X24	,	V_138
hdmi_freq	,	V_29
mask	,	V_13
meson_venc_hdmi_supported_vic	,	F_39
vdisplay	,	V_80
devm_clk_get	,	F_65
meson_dw_hdmi_ops	,	V_141
meson_venc_hdmi_encoder_funcs	,	V_126
mode_valid	,	V_132
dw_hdmi_dwc_write_bits	,	F_12
"meson_hdmi"	,	L_27
HDMITX_DWC_DATA_REG	,	V_16
dw_hdmi_top_irq	,	F_34
BIT	,	F_27
reset_control_reset	,	F_72
"%d:\"%s\"\n"	,	L_5
MESON_VENC_SOURCE_ENCI	,	V_51
dev_private	,	V_107
base	,	V_38
meson_dw_hdmi_regmap_config	,	V_123
ENOMEM	,	V_115
meson_hdmi_connector_is_available	,	F_51
dw_hdmi_phy_reset	,	F_15
io_base	,	V_36
dev_info	,	F_57
"vclk:%d venc=%d hdmi=%d enci=%d\n"	,	L_4
drm_encoder_cleanup	,	F_42
drm_device	,	V_105
devm_request_threaded_irq	,	F_69
of_device_is_compatible	,	F_2
context	,	V_95
MESON_VCLK_TARGET_HDMI	,	V_33
id	,	V_39
VPU_HDMI_FMT_CTRL	,	V_94
venci_clk	,	V_121
to_platform_device	,	F_56
meson_venc_hdmi_encoder_helper_funcs	,	V_125
DRM_DEBUG_DRIVER	,	F_22
val	,	V_14
"amlogic,meson-gxbb-dw-hdmi"	,	L_3
"Failed to get hdmitx_phy reset\n"	,	L_19
vclk_freq	,	V_27
encoder	,	V_71
IRQ_HANDLED	,	V_69
hdmitx	,	V_10
connector	,	V_74
__func__	,	V_85
DRM_MODE_ENCODER_TMDS	,	V_127
ENODEV	,	V_113
HHI_HDMI_PHY_CNTL1	,	V_25
HHI_HDMI_PHY_CNTL0	,	V_23
flags	,	V_7
"Failed to get hdmi top irq\n"	,	L_24
MODE_CLOCK_RANGE	,	V_87
dw_hdmi_read_hpd	,	F_32
"%s: vclk:%d venc=%d hdmi=%d\n"	,	L_8
meson_dw_hdmi_unbind	,	F_74
HDMITX_TOP_INTR_HPD_RISE	,	V_59
"VENCP"	,	L_11
clk_prepare_enable	,	F_66
"hdmitx_apb"	,	L_14
"hdmitx"	,	L_16
max	,	F_21
devm_reset_control_get_exclusive	,	F_59
hhi	,	V_22
drm_connector_state	,	V_91
dw_hdmi_top_read	,	F_3
"HDMI Output connector not available\n"	,	L_13
HDMITX_TOP_INTR_STAT	,	V_65
HDMITX_DWC_ADDR_REG	,	V_15
input_bus_encoding	,	V_139
HHI_HDMI_PHY_CNTL3	,	V_24
vtotal	,	V_83
phy_name	,	V_135
"\n"	,	L_6
meson_hdmi_phy_setup_mode	,	F_13
data	,	V_8
hsync_end	,	V_78
vsync_start	,	V_81
possible_crtcs	,	V_128
VPU_HDMI_SETTING	,	V_37
"%d:\"%s\" vic %d\n"	,	L_12
meson_dw_hdmi_reg_read	,	F_49
mode	,	V_18
pdev	,	V_104
drm_encoder	,	V_88
dw_hdmi_phy_init	,	F_24
HDMITX_TOP_INTR_STAT_CLR	,	V_58
u32	,	T_2
"hdmitx_phy"	,	L_18
_REG	,	F_26
venc_freq	,	V_28
writel_bits_relaxed	,	F_30
devm_regmap_init	,	F_67
HDMITX_TOP_CTRL_REG	,	V_129
drm	,	V_106
dw_hdmi_is_compatible	,	F_1
resource	,	V_110
"Unable to get venci clk\n"	,	L_23
hdmi	,	V_34
dw_hdmi_setup_hpd	,	F_33
PTR_ERR	,	F_62
dw_hdmi	,	V_2
HDMITX_DWC_CTRL_REG	,	V_130
spin_lock_irqsave	,	F_4
encoder_to_meson_dw_hdmi	,	F_45
reg_lock	,	V_9
devm_kzalloc	,	F_58
drm_crtc_state	,	V_89
drm_connector	,	V_73
meson_dw_hdmi_probe	,	F_76
HDMITX_TOP_SW_RESET	,	V_43
meson_venc_hdmi_encoder_enable	,	F_46
htotal	,	V_79
hdmi_use_enci	,	V_32
conn_state	,	V_92
meson_venc_hdmi_encoder_atomic_check	,	F_43
vrefresh	,	V_75
IRQF_SHARED	,	V_124
addr	,	V_6
IORESOURCE_MEM	,	V_119
of_graph_get_remote_port	,	F_53
readl	,	F_6
writel	,	F_5
HHI_HDMI_CLK_CNTL	,	V_41
hpd_connected	,	V_70
component_add	,	F_77
irqreturn_t	,	T_1
dw_hdmi_plat_data	,	V_108
hdmitx_apb	,	V_116
irq_stat	,	V_66
pixel_clock	,	V_21
dw_hdmi_set_vclk	,	F_18
dev_id	,	V_63
master	,	V_102
meson_dw_hdmi_remove	,	F_78
phy_ops	,	V_133
meson_dw_hdmi_phy_ops	,	V_134
meson_dw_hdmi_bind	,	F_55
IS_ERR	,	F_60
"HDMI controller initialized\n"	,	L_31
