Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 16 18:10:49 2021
| Host         : LAPTOP-IRCUPH9D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tlc_controller_ver1_timing_summary_routed.rpt -pb tlc_controller_ver1_timing_summary_routed.pb -rpx tlc_controller_ver1_timing_summary_routed.rpx -warn_on_violation
| Design       : tlc_controller_ver1
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.806        0.000                      0                   35        0.181        0.000                      0                   35        7.020        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        16.806        0.000                      0                   35        0.181        0.000                      0                   35        7.020        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.806ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 2.148ns (71.007%)  route 0.877ns (28.993%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.004    Count_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.118    Count_reg[24]_i_1_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.452 r  Count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.452    Count_reg[28]_i_1_n_6
    SLICE_X40Y54         FDRE                                         r  Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    24.955    Clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Count_reg[29]/C
                         clock pessimism              0.277    25.231    
                         clock uncertainty           -0.035    25.196    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.062    25.258    Count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.258    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                 16.806    

Slack (MET) :             16.901ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 2.053ns (70.067%)  route 0.877ns (29.933%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.004    Count_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.118    Count_reg[24]_i_1_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.357 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.357    Count_reg[28]_i_1_n_5
    SLICE_X40Y54         FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    24.955    Clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Count_reg[30]/C
                         clock pessimism              0.277    25.231    
                         clock uncertainty           -0.035    25.196    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.062    25.258    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.258    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                 16.901    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 2.037ns (69.903%)  route 0.877ns (30.097%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.004    Count_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.118    Count_reg[24]_i_1_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.341 r  Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.341    Count_reg[28]_i_1_n_7
    SLICE_X40Y54         FDRE                                         r  Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    24.955    Clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Count_reg[28]/C
                         clock pessimism              0.277    25.231    
                         clock uncertainty           -0.035    25.196    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.062    25.258    Count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.258    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             16.920ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 2.034ns (69.872%)  route 0.877ns (30.128%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.004    Count_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.338 r  Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.338    Count_reg[24]_i_1_n_6
    SLICE_X40Y53         FDRE                                         r  Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    24.955    Clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Count_reg[25]/C
                         clock pessimism              0.277    25.231    
                         clock uncertainty           -0.035    25.196    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    25.258    Count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.258    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 16.920    

Slack (MET) :             16.941ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 2.013ns (69.653%)  route 0.877ns (30.347%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.004    Count_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.317 r  Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.317    Count_reg[24]_i_1_n_4
    SLICE_X40Y53         FDRE                                         r  Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    24.955    Clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Count_reg[27]/C
                         clock pessimism              0.277    25.231    
                         clock uncertainty           -0.035    25.196    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    25.258    Count_reg[27]
  -------------------------------------------------------------------
                         required time                         25.258    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 16.941    

Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 1.939ns (68.856%)  route 0.877ns (31.144%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.004    Count_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.243 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.243    Count_reg[24]_i_1_n_5
    SLICE_X40Y53         FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    24.955    Clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Count_reg[26]/C
                         clock pessimism              0.277    25.231    
                         clock uncertainty           -0.035    25.196    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    25.258    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         25.258    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.031ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.923ns (68.678%)  route 0.877ns (31.322%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.004    Count_reg[20]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.227 r  Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.227    Count_reg[24]_i_1_n_7
    SLICE_X40Y53         FDRE                                         r  Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    24.955    Clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Count_reg[24]/C
                         clock pessimism              0.277    25.231    
                         clock uncertainty           -0.035    25.196    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    25.258    Count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.258    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 17.031    

Slack (MET) :             17.035ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 1.920ns (68.644%)  route 0.877ns (31.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.224 r  Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.224    Count_reg[20]_i_1_n_6
    SLICE_X40Y52         FDRE                                         r  Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Count_reg[21]/C
                         clock pessimism              0.277    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.062    25.259    Count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 17.035    

Slack (MET) :             17.056ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.899ns (68.407%)  route 0.877ns (31.593%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.203 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.203    Count_reg[20]_i_1_n_4
    SLICE_X40Y52         FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Count_reg[23]/C
                         clock pessimism              0.277    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.062    25.259    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 17.056    

Slack (MET) :             17.130ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.825ns (67.542%)  route 0.877ns (32.458%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.876     6.759    Count_reg[1]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.433 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.433    Count_reg[0]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.547    Count_reg[4]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.662    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.776    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.129 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.129    Count_reg[20]_i_1_n_5
    SLICE_X40Y52         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Count_reg[22]/C
                         clock pessimism              0.277    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.062    25.259    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 17.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.355ns (64.458%)  route 0.196ns (35.542%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.058 r  Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    Count_reg[12]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[12]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.366ns (65.154%)  route 0.196ns (34.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.069 r  Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.069    Count_reg[12]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[14]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.639%)  route 0.196ns (33.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.094 r  Count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.094    Count_reg[12]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[13]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.639%)  route 0.196ns (33.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.094 r  Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.094    Count_reg[12]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[15]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.394ns (66.808%)  route 0.196ns (33.192%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.097 r  Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.097    Count_reg[16]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[16]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.405ns (67.416%)  route 0.196ns (32.584%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.108 r  Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.108    Count_reg[16]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[18]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.430ns (68.718%)  route 0.196ns (31.282%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.133 r  Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.133    Count_reg[16]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[17]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.430ns (68.718%)  route 0.196ns (31.282%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.133 r  Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.133    Count_reg[16]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[19]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.433ns (68.867%)  route 0.196ns (31.133%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.082 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.136 r  Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.136    Count_reg[20]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Count_reg[20]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.444ns (69.402%)  route 0.196ns (30.598%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Count_reg[11]/Q
                         net (fo=4, routed)           0.195     1.843    Count_reg[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.003 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    Count_reg[8]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    Count_reg[12]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.082 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    Count_reg[16]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.147 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.147    Count_reg[20]_i_1_n_5
    SLICE_X40Y52         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Count_reg[22]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y47    Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y49    Count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y49    Count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y50    Count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y50    Count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y50    Count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y50    Count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y51    Count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y51    Count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         12.000      11.020     SLICE_X42Y51    syncRst/buff1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         12.000      11.020     SLICE_X42Y51    syncRst/buff1_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         12.000      11.500     SLICE_X40Y47    Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         12.000      11.500     SLICE_X40Y49    Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         12.000      11.500     SLICE_X40Y49    Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.000      11.500     SLICE_X40Y50    Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.000      11.500     SLICE_X40Y50    Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.000      11.500     SLICE_X40Y50    Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.000      11.500     SLICE_X40Y50    Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.000      11.500     SLICE_X40Y51    Count_reg[16]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         8.000       7.020      SLICE_X42Y51    syncRst/buff1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         8.000       7.020      SLICE_X42Y51    syncRst/buff1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         8.000       7.500      SLICE_X40Y47    Count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         8.000       7.500      SLICE_X40Y49    Count_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         8.000       7.500      SLICE_X40Y49    Count_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         8.000       7.500      SLICE_X40Y50    Count_reg[12]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         8.000       7.500      SLICE_X40Y50    Count_reg[13]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         8.000       7.500      SLICE_X40Y50    Count_reg[14]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         8.000       7.500      SLICE_X40Y50    Count_reg[15]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         8.000       7.500      SLICE_X40Y51    Count_reg[16]/C



