# do ../script/compile_all_and_sim_module_name_tb.do
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 17:54:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 17:54:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 17:54:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 17:54:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 17:54:04 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 17:54:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 17:54:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 17:54:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 17:54:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 17:54:04 on Sep 19,2017
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016Linux 4.12.0-1.el7.elrepo.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1100.0 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 78
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 18:06:54 on Sep 19,2017, Elapsed time: 0:12:50
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 18:06:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 18:06:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 18:06:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 18:06:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:54 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 18:06:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:54 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 18:06:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:54 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 18:06:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 18:06:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 18:06:56 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# WARNING: No extended dataflow license exists
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"00000000"): 'Reg check'. [4]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1100.0 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 81
add wave -r /*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ogre/Dropbox/Project/art/example/module_name/script/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ogre/Dropbox/Project/art/example/module_name/script/wave.do
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 18:13:51 on Sep 19,2017, Elapsed time: 0:06:55
# Errors: 0, Warnings: 17
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:51 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 18:13:51 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:51 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 18:13:52 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:52 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 18:13:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:52 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 18:13:54 on Sep 19,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:57 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 18:13:58 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:58 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 18:13:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:58 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 18:13:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:58 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 18:13:59 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:59 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 18:13:59 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:59 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 18:13:59 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:59 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 18:13:59 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:59 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:00 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:00 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:00 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:00 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:00 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:00 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:00 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:00 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 18:14:00 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:01 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 18:14:01 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 18:14:01 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"00000000"): 'Reg check'. [4]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1100.0 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 81
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ogre/Dropbox/Project/art/example/module_name/script/wave.do
# A time value could not be extracted from the current line
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 1:00:33
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:14:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:14:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:14:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:14:36 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"000000FF"): 'Write.... blabala'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"00000000"): 'Reg check'. [5]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1100.0 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 85
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:16:14 on Sep 19,2017, Elapsed time: 0:01:38
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:16:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:16:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:16:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:16:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:16:15 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:15 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:16:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:16:17 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:16:17 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"000000FF"): 'Write.... blabala'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"00000000"): 'Reg check'. [5]
# UVVM: ID_BFM                           137.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000000", x"000000FF") completed. 'Write.... blabala'  [4]
# UVVM: 
# UVVM: =========================================================================================================================================================================
# UVVM: ***  ERROR #1  ***
# UVVM:         167.5 ns   AXILITE_VVC,0
# UVVM:                    axilite_check(A:x"00000000", x"00000000")=> Failed. slv Was x"XXXX00FF". Expected x"00000000".
# UVVM:                    'Reg check'  [5]
# UVVM: 
# UVVM: Simulator has been paused as requested after 1 ERROR
# UVVM: *** To find the root cause of this alert, step out the HDL calling stack in your simulator. ***
# UVVM: *** For example, step out until you reach the call from the test sequencer. ***
# UVVM: =========================================================================================================================================================================
# UVVM: 
# UVVM: 
# ** Failure: This single Failure line has been provoked to stop the simulation. See alert-message above
#    Time: 167500 ps  Iteration: 0  Process: /module_name_tb/module_name_th_i/axilite_vvc_i/cmd_executor File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Break in Subprogram alert at ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd line 2232
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:01:36
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:17:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:53 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:17:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:55 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# ** Error: ../../module_name/../module_name/tb/module_name_th.vhd(50): (vcom-1136) Unknown identifier "clock_generator".
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# ** Error: ../../module_name/../module_name/tb/module_name_th.vhd(132): VHDL Compiler exiting
# End time: 19:17:55 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/intelFPGA/16.1/modelsim_ae/linuxaloem/vcom failed.
# Executing ONERROR command at macro ./../../module_name/script/4_compile_module_name_tb.do line 51
do ../script/compile_all_and_sim_module_name_tb.do
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:18:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:18:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:18:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:18:19 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"00000000"): 'Reg check'. [4]
# UVVM: 
# UVVM: =========================================================================================================================================================================
# UVVM: ***  ERROR #1  ***
# UVVM:         132.5 ns   AXILITE_VVC,0
# UVVM:                    axilite_check(A:x"00000000", x"00000000")=> Failed. slv Was x"XXXX0000". Expected x"00000000".
# UVVM:                    'Reg check'  [4]
# UVVM: 
# UVVM: Simulator has been paused as requested after 1 ERROR
# UVVM: *** To find the root cause of this alert, step out the HDL calling stack in your simulator. ***
# UVVM: *** For example, step out until you reach the call from the test sequencer. ***
# UVVM: =========================================================================================================================================================================
# UVVM: 
# UVVM: 
# ** Failure: This single Failure line has been provoked to stop the simulation. See alert-message above
#    Time: 132500 ps  Iteration: 0  Process: /module_name_tb/module_name_th_i/axilite_vvc_i/cmd_executor File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Break in Subprogram alert at ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd line 2232
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:20:19 on Sep 19,2017, Elapsed time: 0:02:00
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:20:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:20:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# ** Warning: ../../module_name/../module_name/hdl/module_name_axi_handler.vhd(194): (vcom-1272) Length of expected is 32; length of actual is 16.
# End time: 19:20:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:20:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:20 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:20:20 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:20:21 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:21 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:20:22 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:22 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:20:22 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:22 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:20:22 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:20:22 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 16 (31 downto 16).
#    Time: 5 ns  Iteration: 1  Process: /module_name_tb/module_name_th_i/module_name_i/module_name_axi_handler_i/p_mm_select_write File: ../../module_name/../module_name/hdl/module_name_axi_handler.vhd
# Fatal error in Process p_mm_select_write at ../../module_name/../module_name/hdl/module_name_axi_handler.vhd line 194
# 
# HDL call sequence:
# Stopped at ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 194 Process p_mm_select_write
# 
# Executing ONERROR command at macro ./../../module_name/script/5_simulate_module_name_tb.do line 14
# WARNING: No extended dataflow license exists
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:21:51 on Sep 19,2017, Elapsed time: 0:01:29
# Errors: 2, Warnings: 1
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:51 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:21:51 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:51 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:21:51 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:21:52 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:53 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:21:53 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:21:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:21:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:21:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:54 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:21:54 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:21:54 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"00000000"): 'Reg check'. [4]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"00000000")=> OK, received data = x"00000000". 'Reg check'  [4]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1100.0 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 83
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:22:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:22:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:22:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:22:43 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"00000000"): 'Reg check'. [4]
# UVVM: 
# UVVM: =========================================================================================================================================================================
# UVVM: ***  ERROR #1  ***
# UVVM:         132.5 ns   AXILITE_VVC,0
# UVVM:                    axilite_check(A:x"00000000", x"00000000")=> Failed. slv Was x"XXXX0000". Expected x"00000000".
# UVVM:                    'Reg check'  [4]
# UVVM: 
# UVVM: Simulator has been paused as requested after 1 ERROR
# UVVM: *** To find the root cause of this alert, step out the HDL calling stack in your simulator. ***
# UVVM: *** For example, step out until you reach the call from the test sequencer. ***
# UVVM: =========================================================================================================================================================================
# UVVM: 
# UVVM: 
# ** Failure: This single Failure line has been provoked to stop the simulation. See alert-message above
#    Time: 132500 ps  Iteration: 0  Process: /module_name_tb/module_name_th_i/axilite_vvc_i/cmd_executor File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Break in Subprogram alert at ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd line 2232
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:52
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:23:35 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:35 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:23:36 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:23:37 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:23:37 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:23:37 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:23:37 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:23:37 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:23:37 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:23:37 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:23:37 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:23:37 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"000X0000"): 'Reg check'. [4]
# UVVM: 
# UVVM: =========================================================================================================================================================================
# UVVM: ***  ERROR #1  ***
# UVVM:         132.5 ns   AXILITE_VVC,0
# UVVM:                    axilite_check(A:x"00000000", x"000X0000")=> Failed. slv Was x"XXXX0000". Expected x"000X0000".
# UVVM:                    'Reg check'  [4]
# UVVM: 
# UVVM: Simulator has been paused as requested after 1 ERROR
# UVVM: *** To find the root cause of this alert, step out the HDL calling stack in your simulator. ***
# UVVM: *** For example, step out until you reach the call from the test sequencer. ***
# UVVM: =========================================================================================================================================================================
# UVVM: 
# UVVM: 
# ** Failure: This single Failure line has been provoked to stop the simulation. See alert-message above
#    Time: 132500 ps  Iteration: 0  Process: /module_name_tb/module_name_th_i/axilite_vvc_i/cmd_executor File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Break in Subprogram alert at ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd line 2232
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:25
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:24:02 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:03 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:24:03 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:24:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:24:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:24:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:24:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:24:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:24:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:24:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:04 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:24:04 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:24:04 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX0000"): 'Reg check'. [4]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [4]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1100.0 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 83
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:12:52
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:36:56 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:56 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:57 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:36:57 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:36:58 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:36:58 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX0000"): 'Reg check'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"A5A5"): 'Reg check'. [5]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXXA5A5"): 'Reg check'. [6]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [4]
# UVVM: ID_BFM                           172.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000000", x"0000A5A5") completed. 'Reg check'  [5]
# UVVM: 
# UVVM: =========================================================================================================================================================================
# UVVM: ***  ERROR #1  ***
# UVVM:         202.5 ns   AXILITE_VVC,0
# UVVM:                    axilite_check(A:x"00000000", x"XXXXA5A5")=> Failed. slv Was x"XXXX01A5". Expected x"XXXXA5A5".
# UVVM:                    'Reg check'  [6]
# UVVM: 
# UVVM: Simulator has been paused as requested after 1 ERROR
# UVVM: *** To find the root cause of this alert, step out the HDL calling stack in your simulator. ***
# UVVM: *** For example, step out until you reach the call from the test sequencer. ***
# UVVM: =========================================================================================================================================================================
# UVVM: 
# UVVM: 
# ** Failure: This single Failure line has been provoked to stop the simulation. See alert-message above
#    Time: 202500 ps  Iteration: 0  Process: /module_name_tb/module_name_th_i/axilite_vvc_i/cmd_executor File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Break in Subprogram alert at ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd line 2232
# A time value could not be extracted from the current line
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:41:22 on Sep 19,2017, Elapsed time: 0:04:24
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:22 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:41:22 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:22 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:41:22 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:22 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:41:22 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:22 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:41:22 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:41:23 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:23 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:24 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:41:24 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:25 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:41:25 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:25 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:41:25 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:25 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:41:25 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:25 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:41:25 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:41:25 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX0000"): 'Reg check'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"1A5"): 'Reg check'. [5]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX01A5"): 'Reg check'. [6]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [4]
# UVVM: ID_BFM                           172.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000000", x"000001A5") completed. 'Reg check'  [5]
# UVVM: ID_BFM                           202.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX01A5")=> OK, received data = x"XXXX01A5". 'Reg check'  [6]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1100.0 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 85
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:10:21
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:51:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:46 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:51:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:48 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:51:48 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:51:48 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX0000"): 'Reg check'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"1A5"): 'Reg check'. [5]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX01A5"): 'Reg check'. [6]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXX0000"): 'Reg check'. [7]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000002", x"A5A5"): 'Reg check'. [8]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXXA5A5"): 'Reg check'. [9]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0000"): 'Reg check'. [10]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000004", x"1"): 'Reg check'. [11]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0001"): 'Reg check'. [12]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [4]
# UVVM: ID_BFM                           172.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000000", x"000001A5") completed. 'Reg check'  [5]
# UVVM: ID_BFM                           202.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX01A5")=> OK, received data = x"XXXX01A5". 'Reg check'  [6]
# UVVM: ID_BFM                           232.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [7]
# UVVM: ID_BFM                           272.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000002", x"0000A5A5") completed. 'Reg check'  [8]
# UVVM: ID_BFM                           302.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXXA5A5")=> OK, received data = x"XXXXA5A5". 'Reg check'  [9]
# UVVM: ID_BFM                           332.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [10]
# UVVM: ID_BFM                           372.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000004", x"00000001") completed. 'Reg check'  [11]
# UVVM: ID_BFM                           402.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0001")=> OK, received data = x"XXXX0001". 'Reg check'  [12]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1100.0 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 93
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:52:16 on Sep 19,2017, Elapsed time: 0:00:28
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:52:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:52:16 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:16 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:52:17 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:17 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:18 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:52:18 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:52:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:52:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:52:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# ** Error: ../../module_name/../module_name/tb/module_name_tb.vhd(85): (vcom-1600) No feasible entries for subprogram "await_completion".
#    Visible subprograms are:
#       (explicit) td_vvc_framework_common_methods_pkg.await_completion[bitvis_vip_axilite.td_target_support_pkg.t_vvc_target_record, INTEGER, uvvm_util.adaptations_pkg.t_channel, std.STANDARD.TIME, std.STANDARD.STRING] at ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd(49)
#       (explicit) td_vvc_framework_common_methods_pkg.await_completion[bitvis_vip_axilite.td_target_support_pkg.t_vvc_target_record, INTEGER, std.STANDARD.TIME, std.STANDARD.STRING] at ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd(61)
#       (explicit) td_vvc_framework_common_methods_pkg.await_completion[bitvis_vip_axilite.td_target_support_pkg.t_vvc_target_record, INTEGER, uvvm_util.adaptations_pkg.t_channel, NATURAL, std.STANDARD.TIME, std.STANDARD.STRING] at ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd(74)
#       (explicit) td_vvc_framework_common_methods_pkg.await_completion[bitvis_vip_axilite.td_target_support_pkg.t_vvc_target_record, INTEGER, NATURAL, std.STANDARD.TIME, std.STANDARD.STRING] at ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd(87)
#       (explicit) ti_vvc_framework_support_pkg.await_completion[STD_LOGIC, std.STANDARD.TIME, std.STANDARD.STRING] at ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd(199)
# ** Error: ../../module_name/../module_name/tb/module_name_tb.vhd(101): VHDL Compiler exiting
# End time: 19:52:19 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/intelFPGA/16.1/modelsim_ae/linuxaloem/vcom failed.
# Executing ONERROR command at macro ./../../module_name/script/4_compile_module_name_tb.do line 52
do ../script/compile_all_and_sim_module_name_tb.do
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:44 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:52:44 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:44 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:52:44 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:44 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:52:44 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:44 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:52:44 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:52:45 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:45 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:52:46 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:46 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:52:47 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:52:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:47 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:52:47 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:52:47 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX0000"): 'Reg check'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"1A5"): 'Reg check'. [5]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX01A5"): 'Reg check'. [6]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXX0000"): 'Reg check'. [7]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000002", x"A5A5"): 'Reg check'. [8]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXXA5A5"): 'Reg check'. [9]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0000"): 'Reg check'. [10]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000004", x"1"): 'Reg check'. [11]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0001"): 'Reg check'. [12]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->await_completion(AXILITE_VVC,0, 2500000 ns): . [13]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [4]
# UVVM: ID_BFM                           172.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000000", x"000001A5") completed. 'Reg check'  [5]
# UVVM: ID_BFM                           202.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX01A5")=> OK, received data = x"XXXX01A5". 'Reg check'  [6]
# UVVM: ID_BFM                           232.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [7]
# UVVM: ID_BFM                           272.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000002", x"0000A5A5") completed. 'Reg check'  [8]
# UVVM: ID_BFM                           302.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXXA5A5")=> OK, received data = x"XXXXA5A5". 'Reg check'  [9]
# UVVM: ID_BFM                           332.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [10]
# UVVM: ID_BFM                           372.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000004", x"00000001") completed. 'Reg check'  [11]
# UVVM: ID_BFM                           402.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0001")=> OK, received data = x"XXXX0001". 'Reg check'  [12]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1402.5 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 95

do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:04:54
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:41 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:57:41 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:57:42 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:42 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:57:43 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:57:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:57:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:57:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:57:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:57:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:57:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:43 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:57:43 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:57:43 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX0000"): 'Reg check'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"1A5"): 'Reg check'. [5]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX01A5"): 'Reg check'. [6]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXX0000"): 'Reg check'. [7]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000002", x"A5A5"): 'Reg check'. [8]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXXA5A5"): 'Reg check'. [9]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0000"): 'Reg check'. [10]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000004", x"1"): 'Reg check'. [11]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0001"): 'Reg check'. [12]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->await_completion(AXILITE_VVC,0, 2500000 ns): . [13]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [4]
# UVVM: ID_BFM                           172.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000000", x"000001A5") completed. 'Reg check'  [5]
# UVVM: ID_BFM                           202.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX01A5")=> OK, received data = x"XXXX01A5". 'Reg check'  [6]
# UVVM: ID_BFM                           232.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [7]
# UVVM: ID_BFM                           272.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000002", x"0000A5A5") completed. 'Reg check'  [8]
# UVVM: ID_BFM                           302.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXXA5A5")=> OK, received data = x"XXXXA5A5". 'Reg check'  [9]
# UVVM: ID_BFM                           332.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [10]
# UVVM: ID_BFM                           372.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000004", x"00000001") completed. 'Reg check'  [11]
# UVVM: ID_BFM                           402.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0001")=> OK, received data = x"XXXX0001". 'Reg check'  [12]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1402.5 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 95
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 19:59:12 on Sep 19,2017, Elapsed time: 0:01:29
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:12 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 19:59:12 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:12 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 19:59:12 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:12 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 19:59:12 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:12 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 19:59:12 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:12 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 19:59:12 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:12 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 19:59:12 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:12 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 19:59:13 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:13 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:14 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 19:59:14 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 19:59:14 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX0000"): 'Reg check'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"1A5"): 'Reg check'. [5]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX01A5"): 'Reg check'. [6]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXX0000"): 'Reg check'. [7]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000002", x"A5A5"): 'Reg check'. [8]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXXA5A5"): 'Reg check'. [9]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0000"): 'Reg check'. [10]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000004", x"1"): 'Reg check'. [11]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0001"): 'Reg check'. [12]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000006", x"XXXX00A5"): 'Reg check'. [13]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000008", x"XXXX0001"): 'Reg check'. [14]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->await_completion(AXILITE_VVC,0, 2500000 ns): . [15]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [4]
# UVVM: ID_BFM                           172.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000000", x"000001A5") completed. 'Reg check'  [5]
# UVVM: ID_BFM                           202.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX01A5")=> OK, received data = x"XXXX01A5". 'Reg check'  [6]
# UVVM: ID_BFM                           232.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [7]
# UVVM: ID_BFM                           272.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000002", x"0000A5A5") completed. 'Reg check'  [8]
# UVVM: ID_BFM                           302.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXXA5A5")=> OK, received data = x"XXXXA5A5". 'Reg check'  [9]
# UVVM: ID_BFM                           332.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [10]
# UVVM: ID_BFM                           372.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000004", x"00000001") completed. 'Reg check'  [11]
# UVVM: ID_BFM                           402.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0001")=> OK, received data = x"XXXX0001". 'Reg check'  [12]
# UVVM: ID_BFM                           432.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000006", x"XXXX00A5")=> OK, received data = x"XXXX00A5". 'Reg check'  [13]
# UVVM: 
# UVVM: =========================================================================================================================================================================
# UVVM: ***  ERROR #1  ***
# UVVM:         462.5 ns   AXILITE_VVC,0
# UVVM:                    axilite_check(A:x"00000008", x"XXXX0001")=> Failed. slv Was x"XXXX004F". Expected x"XXXX0001".
# UVVM:                    'Reg check'  [14]
# UVVM: 
# UVVM: Simulator has been paused as requested after 1 ERROR
# UVVM: *** To find the root cause of this alert, step out the HDL calling stack in your simulator. ***
# UVVM: *** For example, step out until you reach the call from the test sequencer. ***
# UVVM: =========================================================================================================================================================================
# UVVM: 
# UVVM: 
# ** Failure: This single Failure line has been provoked to stop the simulation. See alert-message above
#    Time: 462500 ps  Iteration: 0  Process: /module_name_tb/module_name_th_i/axilite_vvc_i/cmd_executor File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Break in Subprogram alert at ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd line 2232
do ../script/compile_all_and_sim_module_name_tb.do
# End time: 20:00:32 on Sep 19,2017, Elapsed time: 0:01:18
# Errors: 0, Warnings: 16
# 
# 
# Re-gen lib and compile module_name source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap module_name ../../module_name/..//module_name/sim/module_name 
# Modifying modelsim.ini
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/axi_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi_pkg
# End time: 20:00:32 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package module_name_pkg
# End time: 20:00:32 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name_axi_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package module_name_pkg
# -- Compiling entity module_name_axi_handler
# -- Compiling architecture behavior of module_name_axi_handler
# End time: 20:00:32 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/hdl/module_name.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package axi_pkg
# -- Loading package module_name_pkg
# -- Compiling entity module_name
# -- Compiling architecture behavior of module_name
# -- Loading entity module_name_axi_handler
# End time: 20:00:32 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-vmap-bug test-vmap-bug-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-vmap-bug 
# Removing reference to logical library test-vmap-bug
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_util source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_util ../../module_name/../uvvm_util/..//uvvm_util/sim/uvvm_util 
# Modifying modelsim.ini
# 
# 
# 
# === Compiling uvvm_util source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package types_pkg
# -- Compiling package body types_pkg
# -- Loading package types_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/adaptations_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Compiling package adaptations_pkg
# -- Compiling package body adaptations_pkg
# -- Loading package adaptations_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/string_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Compiling package string_methods_pkg
# -- Compiling package body string_methods_pkg
# -- Loading package string_methods_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/protected_types_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package protected_types_pkg
# -- Compiling package body protected_types_pkg
# -- Loading package protected_types_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/hierarchy_linked_list_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package hierarchy_linked_list_pkg
# -- Compiling package body hierarchy_linked_list_pkg
# -- Loading package hierarchy_linked_list_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/alert_hierarchy_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Compiling package alert_hierarchy_pkg
# -- Compiling package body alert_hierarchy_pkg
# -- Loading package alert_hierarchy_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/license_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Compiling package license_pkg
# -- Compiling package body license_pkg
# -- Loading package license_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Compiling package methods_pkg
# -- Compiling package body methods_pkg
# -- Loading package methods_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 190
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/bfm_common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Compiling package bfm_common_pkg
# -- Compiling package body bfm_common_pkg
# -- Loading package bfm_common_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -suppress 1346,1236 -2008 -work uvvm_util ../../module_name/../uvvm_util/../uvvm_util/src/uvvm_util_context.vhd 
# -- Loading package STANDARD
# -- Compiling context declaration uvvm_util_context
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/..//uvvm_vvc_framework/sim/uvvm_vvc_framework 
# Modifying modelsim.ini
# -2008 -suppress 1346 -work uvvm_vvc_framework
# 
# 
# 
# === Compiling uvvm_vvc_framework source
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_vvc_framework_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_vvc_framework_support_pkg
# -- Compiling package body ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_generic_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_generic_queue_pkg
# -- Compiling package body ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package ti_data_queue_pkg
# -- Compiling package body ti_data_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# End time: 20:00:33 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_fifo_pkg
# -- Compiling package body ti_data_fifo_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_fifo_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_data_stack_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_queue_pkg
# -- Compiling package ti_data_stack_pkg
# -- Compiling package body ti_data_stack_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_data_stack_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1346 -work uvvm_vvc_framework ../../module_name/../uvvm_vvc_framework/../uvvm_vvc_framework/src/ti_uvvm_engine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Compiling entity ti_uvvm_engine
# -- Compiling architecture func of ti_uvvm_engine
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test-FM-8 test-FM-8-lib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del test-FM-8 
# Removing reference to logical library test-FM-8
# Modifying modelsim.ini
# 
# 
# Re-gen lib and compile bitvis_vip_axilite source
# 
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/..//bitvis_vip_axilite/sim/bitvis_vip_axilite 
# Modifying modelsim.ini
# -2008 -suppress 1090 -work bitvis_vip_axilite
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_bfm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Compiling package axilite_bfm_pkg
# -- Compiling package body axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_cmd_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Compiling package vvc_cmd_pkg
# -- Compiling package body vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package td_target_support_pkg
# -- Compiling package body td_target_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package td_vvc_framework_common_methods_pkg
# -- Compiling package body td_vvc_framework_common_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/vvc_methods_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Compiling package vvc_methods_pkg
# -- Compiling package body vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_methods_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Compiling package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Compiling package instance td_result_queue_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package vvc_cmd_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling package td_vvc_entity_support_pkg
# -- Compiling package body td_vvc_entity_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_entity_support_pkg
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -suppress 1090 -work bitvis_vip_axilite ../../module_name/../bitvis_vip_axilite/../bitvis_vip_axilite/src/axilite_vvc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Compiling entity axilite_vvc
# -- Compiling architecture behave of axilite_vvc
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# -2008 -work module_name
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_th.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading package axi_pkg
# -- Compiling entity module_name_th
# -- Compiling architecture struct of module_name_th
# -- Loading context declaration uvvm_util_context
# -- Loading entity ti_uvvm_engine
# -- Loading package module_name_pkg
# -- Loading entity module_name
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_generic_queue_pkg
# -- Loading package instance td_cmd_queue_pkg
# -- Loading package body ti_generic_queue_pkg
# -- Loading package instance td_result_queue_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Loading package td_vvc_entity_support_pkg
# -- Loading entity axilite_vvc
# End time: 20:00:34 on Sep 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on Sep 19,2017
# vcom -reportprogress 300 -2008 -work module_name ../../module_name/../module_name/tb/module_name_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading context declaration uvvm_util_context
# -- Loading package types_pkg
# -- Loading package adaptations_pkg
# -- Loading package string_methods_pkg
# -- Loading package hierarchy_linked_list_pkg
# -- Loading package MATH_REAL
# -- Loading package license_pkg
# -- Loading package ENV
# -- Loading package protected_types_pkg
# -- Loading package alert_hierarchy_pkg
# -- Loading package methods_pkg
# -- Loading package bfm_common_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package ti_vvc_framework_support_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package axilite_bfm_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading context declaration uvvm_util_context
# -- Loading package vvc_cmd_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_target_support_pkg
# -- Loading package vvc_methods_pkg
# -- Loading context declaration uvvm_util_context
# -- Loading package td_vvc_framework_common_methods_pkg
# -- Compiling entity module_name_tb
# -- Compiling architecture func of module_name_tb
# -- Loading context declaration uvvm_util_context
# -- Loading package axi_pkg
# -- Loading entity module_name_th
# End time: 20:00:35 on Sep 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim module_name.module_name_tb 
# Start time: 20:00:35 on Sep 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading uvvm_util.types_pkg(body)
# Loading uvvm_util.adaptations_pkg(body)
# Loading uvvm_util.string_methods_pkg(body)
# Loading uvvm_util.hierarchy_linked_list_pkg(body)
# Loading ieee.math_real(body)
# Loading uvvm_util.license_pkg(body)
# Loading std.env(body)
# Loading uvvm_util.protected_types_pkg(body)
# Loading uvvm_util.alert_hierarchy_pkg(body)
# Loading uvvm_util.methods_pkg(body)
# ** Note: 
# 
# 
# *****************************************************************************************************
#  This is a *** LICENSED PRODUCT *** as given in the LICENSE.TXT in the root directory.
# *****************************************************************************************************
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# ** Note: 
# 
# =====================================================================================================
# =====================================================================================================
# This info section may be turned off via C_SHOW_UVVM_UTILITY_LIBRARY_INFO in adaptations_pkg.vhd
# 
# Important Simulator setup: 
# - Set simulator to break on severity 'FAILURE' 
# - Set simulator transcript to a monospace font (e.g. Courier new)
# 
# UVVM Utility Library setup:
# - It is recommended to go through the two powerpoint presentations provided with the download
# - There is a Quick-Reference in the doc-directory
# - In order to change layout or behaviour - please check the src*/adaptations_pkg.vhd
#   This is intended for personal or company customization
# 
# License conditions are given in LICENSE.TXT
# =====================================================================================================
# =====================================================================================================
# 
# 
#    Time: 0 ps  Iteration: 0  Region: /methods_pkg File: ../../module_name/../uvvm_util/../uvvm_util/src/methods_pkg.vhd
# Loading uvvm_util.bfm_common_pkg(body)
# Loading uvvm_vvc_framework.ti_vvc_framework_support_pkg(body)
# Loading bitvis_vip_axilite.axilite_bfm_pkg(body)
# Loading bitvis_vip_axilite.vvc_cmd_pkg(body)
# Loading bitvis_vip_axilite.td_target_support_pkg(body)
# Loading bitvis_vip_axilite.vvc_methods_pkg(body)
# Loading bitvis_vip_axilite.td_vvc_framework_common_methods_pkg(body)
# Loading module_name.axi_pkg
# Loading module_name.module_name_tb(func)
# Loading module_name.module_name_pkg
# Loading uvvm_vvc_framework.ti_generic_queue_pkg(body)
# Loading bitvis_vip_axilite.td_cmd_queue_pkg
# Loading bitvis_vip_axilite.td_result_queue_pkg
# Loading bitvis_vip_axilite.td_vvc_entity_support_pkg(body)
# Loading module_name.module_name_th(struct)
# Loading uvvm_vvc_framework.ti_uvvm_engine(func)
# Loading module_name.module_name(behavior)
# Loading module_name.module_name_axi_handler(behavior)
# Loading bitvis_vip_axilite.axilite_vvc(behave)
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /module_name_tb/module_name_th_i/module_name_i/axi_out.rdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /module_name_tb/module_name_th_i/axi_out.rdata(16).
# UVVM: ID_CONSTRUCTOR                     0.0 ns  AXILITE_VVC,0        VVC instantiated.
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:cmd_qu Command queue instantiated with size 1000
# UVVM: ID_CONSTRUCTOR_SUB                 0.0 ns  AXILITE_VVC,0:result Result queue instantiated with size 1000
# UVVM: ID_CMD_INTERPRETER_WAIT            0.0 ns  AXILITE_VVC,0          ..Interpreter: Waiting for command
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF GLOBAL CTRL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                                IGNORE    STOP_LIMIT                      
# UVVM:                NOTE         :  REGARD         0    
# UVVM:                TB_NOTE      :  REGARD         0    
# UVVM:                WARNING      :  REGARD         0    
# UVVM:                TB_WARNING   :  REGARD         0    
# UVVM:                MANUAL_CHECK :  REGARD         0    
# UVVM:                ERROR        :  REGARD         1    
# UVVM:                TB_ERROR     :  REGARD         1    
# UVVM:                FAILURE      :  REGARD         1    
# UVVM:                TB_FAILURE   :  REGARD         1    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM:      
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      ***  REPORT OF MSG ID PANEL ***
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:                ID                             Status
# UVVM:                ------------------------       ------
# UVVM:                ID_UTIL_BURIED               : DISABLED    
# UVVM:                ID_BITVIS_DEBUG              : DISABLED    
# UVVM:                ID_UTIL_SETUP                : ENABLED    
# UVVM:                ID_LOG_MSG_CTRL              : ENABLED    
# UVVM:                ID_ALERT_CTRL                : ENABLED    
# UVVM:                ID_FINISH_OR_STOP            : ENABLED    
# UVVM:                ID_CLOCK_GEN                 : ENABLED    
# UVVM:                ID_GEN_PULSE                 : ENABLED    
# UVVM:                ID_BLOCKING                  : ENABLED    
# UVVM:                ID_POS_ACK                   : ENABLED    
# UVVM:                ID_LOG_HDR                   : ENABLED    
# UVVM:                ID_LOG_HDR_LARGE             : ENABLED    
# UVVM:                ID_LOG_HDR_XL                : ENABLED    
# UVVM:                ID_SEQUENCER                 : ENABLED    
# UVVM:                ID_SEQUENCER_SUB             : ENABLED    
# UVVM:                ID_BFM                       : ENABLED    
# UVVM:                ID_BFM_WAIT                  : ENABLED    
# UVVM:                ID_BFM_POLL                  : ENABLED    
# UVVM:                ID_BFM_POLL_SUMMARY          : ENABLED    
# UVVM:                ID_TERMINATE_CMD             : ENABLED    
# UVVM:                ID_SEGMENT_INITIATE          : ENABLED    
# UVVM:                ID_SEGMENT_COMPLETE          : ENABLED    
# UVVM:                ID_SEGMENT_HDR               : ENABLED    
# UVVM:                ID_SEGMENT_DATA              : ENABLED    
# UVVM:                ID_PACKET_INITIATE           : ENABLED    
# UVVM:                ID_PACKET_COMPLETE           : ENABLED    
# UVVM:                ID_PACKET_HDR                : ENABLED    
# UVVM:                ID_PACKET_DATA               : ENABLED    
# UVVM:                ID_FRAME_INITIATE            : ENABLED    
# UVVM:                ID_FRAME_COMPLETE            : ENABLED    
# UVVM:                ID_FRAME_HDR                 : ENABLED    
# UVVM:                ID_FRAME_DATA                : ENABLED    
# UVVM:                ID_COVERAGE_MAKEBIN          : DISABLED    
# UVVM:                ID_COVERAGE_ADDBIN           : DISABLED    
# UVVM:                ID_COVERAGE_ICOVER           : DISABLED    
# UVVM:                ID_COVERAGE_CONFIG           : ENABLED    
# UVVM:                ID_COVERAGE_SUMMARY          : ENABLED    
# UVVM:                ID_COVERAGE_HOLES            : ENABLED    
# UVVM:                ID_UVVM_SEND_CMD             : ENABLED    
# UVVM:                ID_UVVM_CMD_ACK              : ENABLED    
# UVVM:                ID_UVVM_CMD_RESULT           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER           : ENABLED    
# UVVM:                ID_CMD_INTERPRETER_WAIT      : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD             : ENABLED    
# UVVM:                ID_IMMEDIATE_CMD_WAIT        : ENABLED    
# UVVM:                ID_CMD_EXECUTOR              : ENABLED    
# UVVM:                ID_CMD_EXECUTOR_WAIT         : ENABLED    
# UVVM:                ID_INSERTED_DELAY            : ENABLED    
# UVVM:                ID_UVVM_DATA_QUEUE           : ENABLED    
# UVVM:                ID_CONSTRUCTOR               : ENABLED    
# UVVM:                ID_CONSTRUCTOR_SUB           : ENABLED    
# UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM:      
# UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.              disable_log_msg(ALL_MESSAGES). 
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES): . [1]
# UVVM: ID_CMD_EXECUTOR_WAIT               0.0 ns  AXILITE_VVC,0          ..Executor: Waiting for command
# UVVM: ID_CMD_INTERPRETER                 0.0 ns  AXILITE_VVC,0          disable_log_msg(AXILITE_VVC,0, ALL_MESSAGES). Command received  [1]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_BFM): . [2]
# UVVM: ID_UVVM_SEND_CMD                   0.0 ns  TB seq.(uvvm)        ->enable_log_msg(AXILITE_VVC,0, ID_FINISH_OR_STOP): . [3]
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                         0.0 ns  TB seq.              Starting simulation of TB for UART using VVCs
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVVM: ID_SEQUENCER                       0.0 ns  TB seq.              Wait 10 clock period for reset to be turned off
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX0000"): 'Reg check'. [4]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000000", x"1A5"): 'Reg check'. [5]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000000", x"XXXX01A5"): 'Reg check'. [6]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXX0000"): 'Reg check'. [7]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000002", x"A5A5"): 'Reg check'. [8]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000002", x"XXXXA5A5"): 'Reg check'. [9]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0000"): 'Reg check'. [10]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_write(AXILITE_VVC,0, x"00000004", x"1"): 'Reg check'. [11]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000004", x"XXXX0001"): 'Reg check'. [12]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000006", x"XXXX00A5"): 'Reg check'. [13]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->axilite_check(AXILITE_VVC,0, x"00000008", x"XXXX004F"): 'Reg check'. [14]
# UVVM: ID_UVVM_SEND_CMD                 100.0 ns  TB seq.(uvvm)        ->await_completion(AXILITE_VVC,0, 2500000 ns): . [15]
# UVVM: ID_BFM                           132.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [4]
# UVVM: ID_BFM                           172.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000000", x"000001A5") completed. 'Reg check'  [5]
# UVVM: ID_BFM                           202.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000000", x"XXXX01A5")=> OK, received data = x"XXXX01A5". 'Reg check'  [6]
# UVVM: ID_BFM                           232.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [7]
# UVVM: ID_BFM                           272.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000002", x"0000A5A5") completed. 'Reg check'  [8]
# UVVM: ID_BFM                           302.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000002", x"XXXXA5A5")=> OK, received data = x"XXXXA5A5". 'Reg check'  [9]
# UVVM: ID_BFM                           332.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0000")=> OK, received data = x"XXXX0000". 'Reg check'  [10]
# UVVM: ID_BFM                           372.5 ns  AXILITE_VVC,0        axilite_write(A:x"00000004", x"00000001") completed. 'Reg check'  [11]
# UVVM: ID_BFM                           402.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000004", x"XXXX0001")=> OK, received data = x"XXXX0001". 'Reg check'  [12]
# UVVM: ID_BFM                           432.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000006", x"XXXX00A5")=> OK, received data = x"XXXX00A5". 'Reg check'  [13]
# UVVM: ID_BFM                           462.5 ns  AXILITE_VVC,0        axilite_check(A:x"00000008", x"XXXX004F")=> OK, received data = x"XXXX004F". 'Reg check'  [14]
# UVVM:      
# UVVM:      ====================================================================================================================================================================
# UVVM:      *** FINAL SUMMARY OF ALL ALERTS  ***      
# UVVM:      ====================================================================================================================================================================
# UVVM:                                REGARDED   EXPECTED  IGNORED      Comment?
# UVVM:                NOTE         :      0         0         0         ok      
# UVVM:                TB_NOTE      :      0         0         0         ok      
# UVVM:                WARNING      :      0         0         0         ok      
# UVVM:                TB_WARNING   :      0         0         0         ok      
# UVVM:                MANUAL_CHECK :      0         0         0         ok      
# UVVM:                ERROR        :      0         0         0         ok      
# UVVM:                TB_ERROR     :      0         0         0         ok      
# UVVM:                FAILURE      :      0         0         0         ok      
# UVVM:                TB_FAILURE   :      0         0         0         ok      
# UVVM:      ====================================================================================================================================================================
# UVVM:      >> Simulation SUCCESS: No mismatch between counted and expected serious alerts
# UVVM:      ====================================================================================================================================================================
# UVVM:      
# UVVM:      
# UVVM: 
# UVVM: 
# UVVM: ID_LOG_HDR                      1462.5 ns  TB seq.              SIMULATION COMPLETED
# UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Break in Process p_main at ../../module_name/../module_name/tb/module_name_tb.vhd line 99
