<stg><name>Crypto1</name>


<trans_list>

<trans id="812" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="1" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="1" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="1" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="1" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="!5"/>
<literal name="OP_read" val="!6"/>
<literal name="OP_read" val="!7"/>
<literal name="OP_read" val="!0"/>
<literal name="OP_read" val="!1"/>
<literal name="OP_read" val="!2"/>
<literal name="OP_read" val="!3"/>
<literal name="OP_read" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="2" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="13" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="14" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="24" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="25" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="35" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="36" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="46" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="47" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="57" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="58" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="68" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="73" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="74" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln15"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V, void @empty_18, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataInStream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %DataInStream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %DataInStream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V, void @empty_18, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataOutStream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %DataOutStream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %DataOutStream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %DataOutStream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %RAMSel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel, void @empty_27, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty, void @empty_12, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel, void @empty_11, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %RAMSel1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel1, void @empty_27, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty, void @empty_10, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel1, void @empty_11, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_27, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty, void @empty_9, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_8, i32 0, i32 0, void @empty_36, i32 1, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %NTTTwiddleIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_27, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty, void @empty_13, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_8, i32 0, i32 0, void @empty_36, i32 1, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OP

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OP, void @empty_27, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty, void @empty_7, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OP, void @empty_11, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %OP_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %OP

]]></Node>
<StgValue><ssdm name="OP_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %RAMSel1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %RAMSel1

]]></Node>
<StgValue><ssdm name="RAMSel1_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31 %RAMSel_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %RAMSel

]]></Node>
<StgValue><ssdm name="RAMSel_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %DataRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %DataRAM_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %DataRAM_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %DataRAM_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %DataRAM_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_4"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %DataRAM_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_5"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %DataRAM_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_6"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %DataRAM_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_7"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %NTTTWiddleRAM_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %NTTTWiddleRAM_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %NTTTWiddleRAM_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %NTTTWiddleRAM_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %INTTTWiddleRAM_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %INTTTWiddleRAM_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %INTTTWiddleRAM_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %INTTTWiddleRAM_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="64">
<![CDATA[
entry:48 %ReadAddr = alloca i64 1

]]></Node>
<StgValue><ssdm name="ReadAddr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %ReadData = alloca i64 1

]]></Node>
<StgValue><ssdm name="ReadData"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %ReadData_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="ReadData_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %ReadData_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="ReadData_2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %ReadData_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="ReadData_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="64">
<![CDATA[
entry:53 %InputIndex = alloca i64 1

]]></Node>
<StgValue><ssdm name="InputIndex"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="64">
<![CDATA[
entry:54 %OutputIndex = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutputIndex"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %PermuteData = alloca i64 1

]]></Node>
<StgValue><ssdm name="PermuteData"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %PermuteData_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="PermuteData_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %PermuteData_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="PermuteData_2"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %PermuteData_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="PermuteData_3"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %NTTData = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTData"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %NTTData_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTData_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %NTTData_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTData_2"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %NTTData_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTData_3"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:63 %specaxissidechannel_ln66 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 0, i1 %DataOutStream_V_last_V, i1 0, i1 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln66"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:64 %specaxissidechannel_ln66 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 0, i1 %DataInStream_V_last_V, i1 0, i1 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln66"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
entry:65 %switch_ln66 = switch i32 %OP_read, void %sw.epilog, i32 5, void %WRITE_DATA_LOOP, i32 6, void %READ_DATA_LOOP, i32 7, void %for.inc185.preheader, i32 0, void %POLY_ADD_MOD_LOOP, i32 1, void %POLY_SUB_MOD_LOOP, i32 2, void %POLY_MUL_MOD_LOOP, i32 3, void %NTT_MOD_LOOP, i32 4, void %INTT_MOD_LOOP

]]></Node>
<StgValue><ssdm name="switch_ln66"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
POLY_MUL_MOD_LOOP:0 %tmp_83 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="41" op_0_bw="40">
<![CDATA[
POLY_MUL_MOD_LOOP:1 %zext_ln267 = zext i40 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
POLY_MUL_MOD_LOOP:2 %tmp_84 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="41" op_0_bw="38">
<![CDATA[
POLY_MUL_MOD_LOOP:3 %zext_ln267_4 = zext i38 %tmp_84

]]></Node>
<StgValue><ssdm name="zext_ln267_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
POLY_MUL_MOD_LOOP:4 %sub_ln267 = sub i41 %zext_ln267, i41 %zext_ln267_4

]]></Node>
<StgValue><ssdm name="sub_ln267"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
POLY_MUL_MOD_LOOP:8 %tmp_85 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel1_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="41" op_0_bw="40">
<![CDATA[
POLY_MUL_MOD_LOOP:9 %zext_ln268 = zext i40 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
POLY_MUL_MOD_LOOP:10 %tmp_86 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel1_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="41" op_0_bw="38">
<![CDATA[
POLY_MUL_MOD_LOOP:11 %zext_ln268_4 = zext i38 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln268_4"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
POLY_MUL_MOD_LOOP:12 %sub_ln268 = sub i41 %zext_ln268, i41 %zext_ln268_4

]]></Node>
<StgValue><ssdm name="sub_ln268"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="41" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
POLY_MUL_MOD_LOOP:16 %call_ln267 = call void @Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, i41 %sub_ln267, i41 %sub_ln268, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
POLY_SUB_MOD_LOOP:0 %tmp_79 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="41" op_0_bw="40">
<![CDATA[
POLY_SUB_MOD_LOOP:1 %zext_ln230 = zext i40 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
POLY_SUB_MOD_LOOP:2 %tmp_80 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="41" op_0_bw="38">
<![CDATA[
POLY_SUB_MOD_LOOP:3 %zext_ln230_4 = zext i38 %tmp_80

]]></Node>
<StgValue><ssdm name="zext_ln230_4"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
POLY_SUB_MOD_LOOP:4 %sub_ln230 = sub i41 %zext_ln230, i41 %zext_ln230_4

]]></Node>
<StgValue><ssdm name="sub_ln230"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
POLY_SUB_MOD_LOOP:8 %tmp_81 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel1_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="41" op_0_bw="40">
<![CDATA[
POLY_SUB_MOD_LOOP:9 %zext_ln231 = zext i40 %tmp_81

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
POLY_SUB_MOD_LOOP:10 %tmp_82 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel1_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="41" op_0_bw="38">
<![CDATA[
POLY_SUB_MOD_LOOP:11 %zext_ln231_4 = zext i38 %tmp_82

]]></Node>
<StgValue><ssdm name="zext_ln231_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
POLY_SUB_MOD_LOOP:12 %sub_ln231 = sub i41 %zext_ln231, i41 %zext_ln231_4

]]></Node>
<StgValue><ssdm name="sub_ln231"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="41" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
POLY_SUB_MOD_LOOP:16 %call_ln230 = call void @Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP, i41 %sub_ln230, i41 %sub_ln231, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
POLY_ADD_MOD_LOOP:0 %tmp_75 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="41" op_0_bw="40">
<![CDATA[
POLY_ADD_MOD_LOOP:1 %zext_ln188 = zext i40 %tmp_75

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
POLY_ADD_MOD_LOOP:2 %tmp_76 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="41" op_0_bw="38">
<![CDATA[
POLY_ADD_MOD_LOOP:3 %zext_ln188_4 = zext i38 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln188_4"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
POLY_ADD_MOD_LOOP:4 %sub_ln188 = sub i41 %zext_ln188, i41 %zext_ln188_4

]]></Node>
<StgValue><ssdm name="sub_ln188"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
POLY_ADD_MOD_LOOP:8 %tmp_77 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel1_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="41" op_0_bw="40">
<![CDATA[
POLY_ADD_MOD_LOOP:9 %zext_ln189 = zext i40 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
POLY_ADD_MOD_LOOP:10 %tmp_78 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel1_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="41" op_0_bw="38">
<![CDATA[
POLY_ADD_MOD_LOOP:11 %zext_ln189_4 = zext i38 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln189_4"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
POLY_ADD_MOD_LOOP:12 %sub_ln189 = sub i41 %zext_ln189, i41 %zext_ln189_4

]]></Node>
<StgValue><ssdm name="sub_ln189"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="41" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
POLY_ADD_MOD_LOOP:16 %call_ln188 = call void @Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP, i41 %sub_ln188, i41 %sub_ln189, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
for.inc185.preheader:0 %call_ln0 = call void @Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP, i32 %NTTTWiddleRAM_0, i32 %NTTTWiddleRAM_0_1, i32 %NTTTWiddleRAM_0_2, i32 %NTTTWiddleRAM_0_3, i32 %INTTTWiddleRAM_0, i32 %INTTTWiddleRAM_0_1, i32 %INTTTWiddleRAM_0_2, i32 %INTTTWiddleRAM_0_3, i32 %NTTTwiddleIn, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
READ_DATA_LOOP:0 %tmp_73 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="41" op_0_bw="40">
<![CDATA[
READ_DATA_LOOP:1 %zext_ln99 = zext i40 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
READ_DATA_LOOP:2 %tmp_74 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="41" op_0_bw="38">
<![CDATA[
READ_DATA_LOOP:3 %zext_ln99_3 = zext i38 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln99_3"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
READ_DATA_LOOP:4 %sub_ln99 = sub i41 %zext_ln99, i41 %zext_ln99_3

]]></Node>
<StgValue><ssdm name="sub_ln99"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32">
<![CDATA[
READ_DATA_LOOP:8 %empty_499 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0">
<![CDATA[
READ_DATA_LOOP:9 %call_ln99 = call void @Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP, i41 %sub_ln99, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
WRITE_DATA_LOOP:0 %tmp_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="41" op_0_bw="40">
<![CDATA[
WRITE_DATA_LOOP:1 %zext_ln80 = zext i40 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
WRITE_DATA_LOOP:2 %tmp_72 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="41" op_0_bw="38">
<![CDATA[
WRITE_DATA_LOOP:3 %zext_ln80_3 = zext i38 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln80_3"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
WRITE_DATA_LOOP:4 %sub_ln80 = sub i41 %zext_ln80, i41 %zext_ln80_3

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32">
<![CDATA[
WRITE_DATA_LOOP:8 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0">
<![CDATA[
WRITE_DATA_LOOP:9 %call_ln80 = call void @Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP, i41 %sub_ln80, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32">
<![CDATA[
INTT_MOD_LOOP:0 %k_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32">
<![CDATA[
INTT_MOD_LOOP:1 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32">
<![CDATA[
INTT_MOD_LOOP:2 %indvar_flatten48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
INTT_MOD_LOOP:3 %tmp_89 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="41" op_0_bw="40">
<![CDATA[
INTT_MOD_LOOP:4 %zext_ln372 = zext i40 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln372"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
INTT_MOD_LOOP:5 %tmp_90 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="38">
<![CDATA[
INTT_MOD_LOOP:6 %zext_ln372_1 = zext i38 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln372_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
INTT_MOD_LOOP:7 %sub_ln372 = sub i41 %zext_ln372, i41 %zext_ln372_1

]]></Node>
<StgValue><ssdm name="sub_ln372"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="42" op_0_bw="41">
<![CDATA[
INTT_MOD_LOOP:8 %sext_ln375 = sext i41 %sub_ln372

]]></Node>
<StgValue><ssdm name="sext_ln375"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
INTT_MOD_LOOP:9 %add_ln375 = add i42 %sext_ln375, i42 64

]]></Node>
<StgValue><ssdm name="add_ln375"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
INTT_MOD_LOOP:10 %add_ln375_1 = add i42 %sext_ln375, i42 128

]]></Node>
<StgValue><ssdm name="add_ln375_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_MOD_LOOP:11 %store_ln363 = store i10 0, i10 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
INTT_MOD_LOOP:12 %store_ln363 = store i4 0, i4 %j_1

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
INTT_MOD_LOOP:13 %store_ln363 = store i7 0, i7 %k_1

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
INTT_MOD_LOOP:14 %br_ln363 = br void %INTT_COL_LOOP

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="32">
<![CDATA[
NTT_MOD_LOOP:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="32">
<![CDATA[
NTT_MOD_LOOP:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="32">
<![CDATA[
NTT_MOD_LOOP:2 %indvar_flatten41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
NTT_MOD_LOOP:3 %tmp_87 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %RAMSel_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="41" op_0_bw="40">
<![CDATA[
NTT_MOD_LOOP:4 %zext_ln300 = zext i40 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
NTT_MOD_LOOP:5 %tmp_88 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %RAMSel_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="41" op_0_bw="38">
<![CDATA[
NTT_MOD_LOOP:6 %zext_ln300_1 = zext i38 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln300_1"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
NTT_MOD_LOOP:7 %sub_ln300 = sub i41 %zext_ln300, i41 %zext_ln300_1

]]></Node>
<StgValue><ssdm name="sub_ln300"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="42" op_0_bw="41">
<![CDATA[
NTT_MOD_LOOP:8 %sext_ln302 = sext i41 %sub_ln300

]]></Node>
<StgValue><ssdm name="sext_ln302"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
NTT_MOD_LOOP:9 %add_ln302 = add i42 %sext_ln302, i42 64

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
NTT_MOD_LOOP:10 %add_ln302_1 = add i42 %sext_ln302, i42 128

]]></Node>
<StgValue><ssdm name="add_ln302_1"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_MOD_LOOP:11 %store_ln291 = store i10 0, i10 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
NTT_MOD_LOOP:12 %store_ln291 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
NTT_MOD_LOOP:13 %store_ln291 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
NTT_MOD_LOOP:14 %br_ln291 = br void %NTT_COL_LOOP

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
INTT_COL_LOOP:0 %indvar_flatten48_load = load i10 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="indvar_flatten48_load"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_COL_LOOP:1 %icmp_ln363 = icmp_eq  i10 %indvar_flatten48_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_COL_LOOP:2 %add_ln363_1 = add i10 %indvar_flatten48_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln363_1"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
INTT_COL_LOOP:3 %br_ln363 = br i1 %icmp_ln363, void %for.inc932, void %INTT_COL_LOOP.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc932:0 %k_1_load = load i7 %k_1

]]></Node>
<StgValue><ssdm name="k_1_load"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc932:1 %j_1_load = load i4 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932:2 %j_7 = add i4 %j_1_load, i4 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc932:5 %icmp_ln366 = icmp_eq  i7 %k_1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln366"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc932:7 %select_ln363_3 = select i1 %icmp_ln366, i4 11, i4 12

]]></Node>
<StgValue><ssdm name="select_ln363_3"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932:8 %sub_ln363_3 = sub i4 %select_ln363_3, i4 %j_1_load

]]></Node>
<StgValue><ssdm name="sub_ln363_3"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932:10 %cmp748_mid1 = icmp_ult  i4 %j_7, i4 6

]]></Node>
<StgValue><ssdm name="cmp748_mid1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932:11 %cmp74852 = icmp_ult  i4 %j_1_load, i4 6

]]></Node>
<StgValue><ssdm name="cmp74852"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc932:12 %select_ln363_2 = select i1 %icmp_ln366, i1 %cmp748_mid1, i1 %cmp74852

]]></Node>
<StgValue><ssdm name="select_ln363_2"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc932:25 %select_ln363_4 = select i1 %icmp_ln366, i4 %j_7, i4 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln363_4"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932:63 %store_ln366 = store i10 %add_ln363_1, i10 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932:64 %store_ln366 = store i4 %select_ln363_4, i4 %j_1

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="32">
<![CDATA[
INTT_COL_LOOP.1.preheader:0 %k_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32">
<![CDATA[
INTT_COL_LOOP.1.preheader:1 %j_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32">
<![CDATA[
INTT_COL_LOOP.1.preheader:2 %indvar_flatten145 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten145"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_COL_LOOP.1.preheader:3 %store_ln363 = store i10 0, i10 %indvar_flatten145

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
INTT_COL_LOOP.1.preheader:4 %store_ln363 = store i4 0, i4 %j_6

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
INTT_COL_LOOP.1.preheader:5 %store_ln363 = store i7 0, i7 %k_3

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
INTT_COL_LOOP.1.preheader:6 %br_ln363 = br void %INTT_COL_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="250" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc932:6 %select_ln363 = select i1 %icmp_ln366, i7 0, i7 %k_1_load

]]></Node>
<StgValue><ssdm name="select_ln363"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932:9 %add_ln363_5 = add i4 %sub_ln363_3, i4 15

]]></Node>
<StgValue><ssdm name="add_ln363_5"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932:13 %sub_ln363 = sub i4 7, i4 %sub_ln363_3

]]></Node>
<StgValue><ssdm name="sub_ln363"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
for.inc932:14 %sext_ln363 = sext i4 %sub_ln363

]]></Node>
<StgValue><ssdm name="sext_ln363"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc932:15 %shl_ln363 = shl i32 1, i32 %sext_ln363

]]></Node>
<StgValue><ssdm name="shl_ln363"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32">
<![CDATA[
for.inc932:16 %trunc_ln363 = trunc i32 %shl_ln363

]]></Node>
<StgValue><ssdm name="trunc_ln363"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="4">
<![CDATA[
for.inc932:17 %zext_ln363 = zext i4 %add_ln363_5

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc932:18 %lshr_ln363 = lshr i12 64, i12 %zext_ln363

]]></Node>
<StgValue><ssdm name="lshr_ln363"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="12">
<![CDATA[
for.inc932:19 %trunc_ln363_1 = trunc i12 %lshr_ln363

]]></Node>
<StgValue><ssdm name="trunc_ln363_1"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc932:20 %shl_ln363_1 = shl i12 1, i12 %zext_ln363

]]></Node>
<StgValue><ssdm name="shl_ln363_1"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932:22 %add_ln363 = add i4 %sub_ln363_3, i4 9

]]></Node>
<StgValue><ssdm name="add_ln363"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
for.inc932:23 %sext_ln363_1 = sext i4 %add_ln363

]]></Node>
<StgValue><ssdm name="sext_ln363_1"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="12">
<![CDATA[
for.inc932:24 %trunc_ln363_2 = trunc i12 %shl_ln363_1

]]></Node>
<StgValue><ssdm name="trunc_ln363_2"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="7">
<![CDATA[
for.inc932:26 %zext_ln366 = zext i7 %select_ln363

]]></Node>
<StgValue><ssdm name="zext_ln366"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="7">
<![CDATA[
for.inc932:30 %trunc_ln366 = trunc i7 %select_ln363

]]></Node>
<StgValue><ssdm name="trunc_ln366"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32">
<![CDATA[
for.inc932:32 %sext_ln363cast = trunc i32 %sext_ln363

]]></Node>
<StgValue><ssdm name="sext_ln363cast"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc932:33 %shr769 = lshr i6 %trunc_ln366, i6 %sext_ln363cast

]]></Node>
<StgValue><ssdm name="shr769"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc932:41 %mul820 = shl i32 %zext_ln366, i32 %sext_ln363_1

]]></Node>
<StgValue><ssdm name="mul820"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="32">
<![CDATA[
for.inc932:42 %trunc_ln395 = trunc i32 %mul820

]]></Node>
<StgValue><ssdm name="trunc_ln395"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc932:62 %k_4 = add i7 %select_ln363, i7 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932:65 %store_ln366 = store i7 %k_4, i7 %k_1

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="12">
<![CDATA[
for.inc932:21 %zext_ln363_1 = zext i12 %shl_ln363_1

]]></Node>
<StgValue><ssdm name="zext_ln363_1"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="6">
<![CDATA[
for.inc932:34 %shr769_cast47_cast = zext i6 %shr769

]]></Node>
<StgValue><ssdm name="shr769_cast47_cast"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="6">
<![CDATA[
for.inc932:35 %zext_ln369 = zext i6 %shr769

]]></Node>
<StgValue><ssdm name="zext_ln369"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc932:36 %mul_ln369 = mul i10 %zext_ln369, i10 %trunc_ln363_1

]]></Node>
<StgValue><ssdm name="mul_ln369"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc932:43 %select_ln395 = select i1 %select_ln363_2, i14 %trunc_ln395, i14 %shr769_cast47_cast

]]></Node>
<StgValue><ssdm name="select_ln395"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="14">
<![CDATA[
for.inc932:44 %trunc_ln395_1 = trunc i14 %select_ln395

]]></Node>
<StgValue><ssdm name="trunc_ln395_1"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc932:45 %add_ln395_3 = add i14 %select_ln395, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln395_3"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc932:46 %add_ln395_4 = add i2 %trunc_ln395_1, i2 3

]]></Node>
<StgValue><ssdm name="add_ln395_4"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc932:47 %add_ln395 = add i14 %add_ln395_3, i14 %zext_ln363_1

]]></Node>
<StgValue><ssdm name="add_ln395"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc932:48 %add_ln404 = add i2 %add_ln395_4, i2 %trunc_ln363_2

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc932:49 %lshr_ln4 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln395, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="41">
<![CDATA[
for.inc932:27 %trunc_ln372 = trunc i41 %sub_ln372

]]></Node>
<StgValue><ssdm name="trunc_ln372"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="7">
<![CDATA[
for.inc932:28 %zext_ln372_2 = zext i7 %select_ln363

]]></Node>
<StgValue><ssdm name="zext_ln372_2"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc932:29 %add_ln366 = add i10 %trunc_ln372, i10 %zext_ln372_2

]]></Node>
<StgValue><ssdm name="add_ln366"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1" op_15_bw="6" op_16_bw="6" op_17_bw="10" op_18_bw="10" op_19_bw="41">
<![CDATA[
for.inc932:37 %call_ln366 = call void @Crypto1_Pipeline_INTT_COL_LOOP, i10 %add_ln366, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln363_2, i6 %trunc_ln366, i6 %trunc_ln363, i10 %mul_ln369, i10 %ReadAddr, i41 %sub_ln372

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932:38 %call_ln381 = call void @generate_input_index, i4 %add_ln363_5, i6 %trunc_ln366, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932:39 %call_ln382 = call void @generate_output_index, i4 %add_ln363_5, i6 %trunc_ln366, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="288" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1" op_15_bw="6" op_16_bw="6" op_17_bw="10" op_18_bw="10" op_19_bw="41">
<![CDATA[
for.inc932:37 %call_ln366 = call void @Crypto1_Pipeline_INTT_COL_LOOP, i10 %add_ln366, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln363_2, i6 %trunc_ln366, i6 %trunc_ln363, i10 %mul_ln369, i10 %ReadAddr, i41 %sub_ln372

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932:38 %call_ln381 = call void @generate_input_index, i4 %add_ln363_5, i6 %trunc_ln366, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932:39 %call_ln382 = call void @generate_output_index, i4 %add_ln363_5, i6 %trunc_ln366, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="291" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc932:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_386_7, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="292" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc932:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_386_7, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
for.inc932:50 %zext_ln404 = zext i12 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932:51 %INTTTWiddleRAM_0_addr = getelementptr i32 %INTTTWiddleRAM_0, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_addr"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932:52 %INTTTWiddleRAM_0_1_addr = getelementptr i32 %INTTTWiddleRAM_0_1, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_addr"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932:53 %INTTTWiddleRAM_0_2_addr = getelementptr i32 %INTTTWiddleRAM_0_2, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_addr"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932:54 %INTTTWiddleRAM_0_3_addr = getelementptr i32 %INTTTWiddleRAM_0_3, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_addr"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
for.inc932:55 %INTTTWiddleRAM_0_load = load i12 %INTTTWiddleRAM_0_addr

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_load"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
for.inc932:56 %INTTTWiddleRAM_0_1_load = load i12 %INTTTWiddleRAM_0_1_addr

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_load"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
for.inc932:57 %INTTTWiddleRAM_0_2_load = load i12 %INTTTWiddleRAM_0_2_addr

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_load"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
for.inc932:58 %INTTTWiddleRAM_0_3_load = load i12 %INTTTWiddleRAM_0_3_addr

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="302" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
for.inc932:55 %INTTTWiddleRAM_0_load = load i12 %INTTTWiddleRAM_0_addr

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_load"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
for.inc932:56 %INTTTWiddleRAM_0_1_load = load i12 %INTTTWiddleRAM_0_1_addr

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_load"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
for.inc932:57 %INTTTWiddleRAM_0_2_load = load i12 %INTTTWiddleRAM_0_2_addr

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_load"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
for.inc932:58 %INTTTWiddleRAM_0_3_load = load i12 %INTTTWiddleRAM_0_3_addr

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_load"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc932:59 %TwiddleFactor_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %INTTTWiddleRAM_0_load, i32 %INTTTWiddleRAM_0_1_load, i32 %INTTTWiddleRAM_0_2_load, i32 %INTTTWiddleRAM_0_3_load, i2 %add_ln404

]]></Node>
<StgValue><ssdm name="TwiddleFactor_1"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc932:60 %call_ln404 = call void @Crypto1_Pipeline_VITIS_LOOP_411_11, i32 %TwiddleFactor_1, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln404"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="308" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc932:60 %call_ln404 = call void @Crypto1_Pipeline_VITIS_LOOP_411_11, i32 %TwiddleFactor_1, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln404"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="309" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="6" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="10" op_17_bw="41" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc932:61 %call_ln366 = call void @Crypto1_Pipeline_VITIS_LOOP_421_12, i10 %add_ln366, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln363_2, i10 %ReadAddr, i41 %sub_ln372

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc932:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INTT_STAGE_LOOP_INTT_ROW_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc932:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc932:31 %specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln366"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="6" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="10" op_17_bw="41" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc932:61 %call_ln366 = call void @Crypto1_Pipeline_VITIS_LOOP_421_12, i10 %add_ln366, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln363_2, i10 %ReadAddr, i41 %sub_ln372

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
for.inc932:66 %br_ln366 = br void %INTT_COL_LOOP

]]></Node>
<StgValue><ssdm name="br_ln366"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
INTT_COL_LOOP.1:0 %indvar_flatten145_load = load i10 %indvar_flatten145

]]></Node>
<StgValue><ssdm name="indvar_flatten145_load"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_COL_LOOP.1:1 %icmp_ln363_1 = icmp_eq  i10 %indvar_flatten145_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln363_1"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_COL_LOOP.1:2 %add_ln363_6 = add i10 %indvar_flatten145_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln363_6"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
INTT_COL_LOOP.1:3 %br_ln363 = br i1 %icmp_ln363_1, void %for.inc932.1, void %INTT_COL_LOOP.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc932.1:0 %k_3_load = load i7 %k_3

]]></Node>
<StgValue><ssdm name="k_3_load"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc932.1:1 %j_6_load = load i4 %j_6

]]></Node>
<StgValue><ssdm name="j_6_load"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.1:2 %j_13 = add i4 %j_6_load, i4 1

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc932.1:5 %icmp_ln366_1 = icmp_eq  i7 %k_3_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln366_1"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc932.1:7 %select_ln363_6 = select i1 %icmp_ln366_1, i4 11, i4 12

]]></Node>
<StgValue><ssdm name="select_ln363_6"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.1:8 %sub_ln363_4 = sub i4 %select_ln363_6, i4 %j_6_load

]]></Node>
<StgValue><ssdm name="sub_ln363_4"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.1:10 %cmp748_1_mid1 = icmp_ult  i4 %j_13, i4 6

]]></Node>
<StgValue><ssdm name="cmp748_1_mid1"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.1:11 %cmp748_193 = icmp_ult  i4 %j_6_load, i4 6

]]></Node>
<StgValue><ssdm name="cmp748_193"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc932.1:12 %select_ln363_7 = select i1 %icmp_ln366_1, i1 %cmp748_1_mid1, i1 %cmp748_193

]]></Node>
<StgValue><ssdm name="select_ln363_7"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc932.1:25 %select_ln363_8 = select i1 %icmp_ln366_1, i4 %j_13, i4 %j_6_load

]]></Node>
<StgValue><ssdm name="select_ln363_8"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932.1:64 %store_ln366 = store i10 %add_ln363_6, i10 %indvar_flatten145

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932.1:65 %store_ln366 = store i4 %select_ln363_8, i4 %j_6

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="32">
<![CDATA[
INTT_COL_LOOP.2.preheader:0 %k_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="32">
<![CDATA[
INTT_COL_LOOP.2.preheader:1 %j_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="32">
<![CDATA[
INTT_COL_LOOP.2.preheader:2 %indvar_flatten152 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten152"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_COL_LOOP.2.preheader:3 %store_ln363 = store i10 0, i10 %indvar_flatten152

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
INTT_COL_LOOP.2.preheader:4 %store_ln363 = store i4 0, i4 %j_12

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
INTT_COL_LOOP.2.preheader:5 %store_ln363 = store i7 0, i7 %k_6

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
INTT_COL_LOOP.2.preheader:6 %br_ln363 = br void %INTT_COL_LOOP.2

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="338" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc932.1:6 %select_ln363_5 = select i1 %icmp_ln366_1, i7 0, i7 %k_3_load

]]></Node>
<StgValue><ssdm name="select_ln363_5"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.1:9 %add_ln363_9 = add i4 %sub_ln363_4, i4 15

]]></Node>
<StgValue><ssdm name="add_ln363_9"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.1:13 %sub_ln363_1 = sub i4 7, i4 %sub_ln363_4

]]></Node>
<StgValue><ssdm name="sub_ln363_1"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
for.inc932.1:14 %sext_ln363_2 = sext i4 %sub_ln363_1

]]></Node>
<StgValue><ssdm name="sext_ln363_2"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc932.1:15 %shl_ln363_2 = shl i32 1, i32 %sext_ln363_2

]]></Node>
<StgValue><ssdm name="shl_ln363_2"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="32">
<![CDATA[
for.inc932.1:16 %trunc_ln363_3 = trunc i32 %shl_ln363_2

]]></Node>
<StgValue><ssdm name="trunc_ln363_3"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="4">
<![CDATA[
for.inc932.1:17 %zext_ln363_2 = zext i4 %add_ln363_9

]]></Node>
<StgValue><ssdm name="zext_ln363_2"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc932.1:18 %lshr_ln363_1 = lshr i12 64, i12 %zext_ln363_2

]]></Node>
<StgValue><ssdm name="lshr_ln363_1"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="12">
<![CDATA[
for.inc932.1:19 %trunc_ln363_4 = trunc i12 %lshr_ln363_1

]]></Node>
<StgValue><ssdm name="trunc_ln363_4"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc932.1:20 %shl_ln363_3 = shl i12 1, i12 %zext_ln363_2

]]></Node>
<StgValue><ssdm name="shl_ln363_3"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.1:22 %add_ln363_2 = add i4 %sub_ln363_4, i4 9

]]></Node>
<StgValue><ssdm name="add_ln363_2"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="4">
<![CDATA[
for.inc932.1:23 %sext_ln363_3 = sext i4 %add_ln363_2

]]></Node>
<StgValue><ssdm name="sext_ln363_3"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="12">
<![CDATA[
for.inc932.1:24 %trunc_ln363_5 = trunc i12 %shl_ln363_3

]]></Node>
<StgValue><ssdm name="trunc_ln363_5"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="7">
<![CDATA[
for.inc932.1:26 %zext_ln366_1 = zext i7 %select_ln363_5

]]></Node>
<StgValue><ssdm name="zext_ln366_1"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="7">
<![CDATA[
for.inc932.1:30 %trunc_ln366_1 = trunc i7 %select_ln363_5

]]></Node>
<StgValue><ssdm name="trunc_ln366_1"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="32">
<![CDATA[
for.inc932.1:32 %sext_ln363_2cast = trunc i32 %sext_ln363_2

]]></Node>
<StgValue><ssdm name="sext_ln363_2cast"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc932.1:33 %shr769_1 = lshr i6 %trunc_ln366_1, i6 %sext_ln363_2cast

]]></Node>
<StgValue><ssdm name="shr769_1"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc932.1:41 %mul820_1 = shl i32 %zext_ln366_1, i32 %sext_ln363_3

]]></Node>
<StgValue><ssdm name="mul820_1"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="32">
<![CDATA[
for.inc932.1:42 %trunc_ln395_2 = trunc i32 %mul820_1

]]></Node>
<StgValue><ssdm name="trunc_ln395_2"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc932.1:63 %k_7 = add i7 %select_ln363_5, i7 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932.1:66 %store_ln366 = store i7 %k_7, i7 %k_3

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="12">
<![CDATA[
for.inc932.1:21 %zext_ln363_3 = zext i12 %shl_ln363_3

]]></Node>
<StgValue><ssdm name="zext_ln363_3"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="6">
<![CDATA[
for.inc932.1:34 %shr769_1_cast53_cast = zext i6 %shr769_1

]]></Node>
<StgValue><ssdm name="shr769_1_cast53_cast"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="6">
<![CDATA[
for.inc932.1:35 %zext_ln369_1 = zext i6 %shr769_1

]]></Node>
<StgValue><ssdm name="zext_ln369_1"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc932.1:36 %mul_ln369_1 = mul i10 %zext_ln369_1, i10 %trunc_ln363_4

]]></Node>
<StgValue><ssdm name="mul_ln369_1"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc932.1:43 %select_ln395_1 = select i1 %select_ln363_7, i14 %trunc_ln395_2, i14 %shr769_1_cast53_cast

]]></Node>
<StgValue><ssdm name="select_ln395_1"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="14">
<![CDATA[
for.inc932.1:44 %trunc_ln395_3 = trunc i14 %select_ln395_1

]]></Node>
<StgValue><ssdm name="trunc_ln395_3"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc932.1:45 %add_ln395_5 = add i14 %select_ln395_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln395_5"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc932.1:46 %add_ln395_6 = add i2 %trunc_ln395_3, i2 3

]]></Node>
<StgValue><ssdm name="add_ln395_6"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc932.1:47 %add_ln395_1 = add i14 %add_ln395_5, i14 %zext_ln363_3

]]></Node>
<StgValue><ssdm name="add_ln395_1"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc932.1:48 %add_ln404_1 = add i2 %add_ln395_6, i2 %trunc_ln363_5

]]></Node>
<StgValue><ssdm name="add_ln404_1"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc932.1:49 %lshr_ln404_1 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln395_1, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln404_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="42">
<![CDATA[
for.inc932.1:27 %trunc_ln372_1 = trunc i42 %add_ln375

]]></Node>
<StgValue><ssdm name="trunc_ln372_1"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="7">
<![CDATA[
for.inc932.1:28 %zext_ln372_3 = zext i7 %select_ln363_5

]]></Node>
<StgValue><ssdm name="zext_ln372_3"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc932.1:29 %add_ln366_2 = add i10 %trunc_ln372_1, i10 %zext_ln372_3

]]></Node>
<StgValue><ssdm name="add_ln366_2"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="10" op_4_bw="10" op_5_bw="42" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="10" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
for.inc932.1:37 %call_ln366 = call void @Crypto1_Pipeline_INTT_COL_LOOP19, i6 %trunc_ln366_1, i6 %trunc_ln363_3, i10 %mul_ln369_1, i10 %ReadAddr, i42 %add_ln375, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln366_2, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln363_7

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932.1:38 %call_ln381 = call void @generate_input_index, i4 %add_ln363_9, i6 %trunc_ln366_1, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932.1:39 %call_ln382 = call void @generate_output_index, i4 %add_ln363_9, i6 %trunc_ln366_1, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="376" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="10" op_4_bw="10" op_5_bw="42" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="10" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
for.inc932.1:37 %call_ln366 = call void @Crypto1_Pipeline_INTT_COL_LOOP19, i6 %trunc_ln366_1, i6 %trunc_ln363_3, i10 %mul_ln369_1, i10 %ReadAddr, i42 %add_ln375, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln366_2, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln363_7

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932.1:38 %call_ln381 = call void @generate_input_index, i4 %add_ln363_9, i6 %trunc_ln366_1, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932.1:39 %call_ln382 = call void @generate_output_index, i4 %add_ln363_9, i6 %trunc_ln366_1, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="379" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc932.1:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_386_720, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="380" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc932.1:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_386_720, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc932.1:50 %add_ln404_3 = add i12 %lshr_ln404_1, i12 1024

]]></Node>
<StgValue><ssdm name="add_ln404_3"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
for.inc932.1:51 %zext_ln404_1 = zext i12 %add_ln404_3

]]></Node>
<StgValue><ssdm name="zext_ln404_1"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932.1:52 %INTTTWiddleRAM_0_addr_1 = getelementptr i32 %INTTTWiddleRAM_0, i64 0, i64 %zext_ln404_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_addr_1"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932.1:53 %INTTTWiddleRAM_0_1_addr_1 = getelementptr i32 %INTTTWiddleRAM_0_1, i64 0, i64 %zext_ln404_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_addr_1"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932.1:54 %INTTTWiddleRAM_0_2_addr_1 = getelementptr i32 %INTTTWiddleRAM_0_2, i64 0, i64 %zext_ln404_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_addr_1"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932.1:55 %INTTTWiddleRAM_0_3_addr_1 = getelementptr i32 %INTTTWiddleRAM_0_3, i64 0, i64 %zext_ln404_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_addr_1"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.1:56 %INTTTWiddleRAM_0_load_1 = load i12 %INTTTWiddleRAM_0_addr_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_load_1"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.1:57 %INTTTWiddleRAM_0_1_load_1 = load i12 %INTTTWiddleRAM_0_1_addr_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_load_1"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.1:58 %INTTTWiddleRAM_0_2_load_1 = load i12 %INTTTWiddleRAM_0_2_addr_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_load_1"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.1:59 %INTTTWiddleRAM_0_3_load_1 = load i12 %INTTTWiddleRAM_0_3_addr_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="391" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.1:56 %INTTTWiddleRAM_0_load_1 = load i12 %INTTTWiddleRAM_0_addr_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_load_1"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.1:57 %INTTTWiddleRAM_0_1_load_1 = load i12 %INTTTWiddleRAM_0_1_addr_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_load_1"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.1:58 %INTTTWiddleRAM_0_2_load_1 = load i12 %INTTTWiddleRAM_0_2_addr_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_load_1"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.1:59 %INTTTWiddleRAM_0_3_load_1 = load i12 %INTTTWiddleRAM_0_3_addr_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_load_1"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc932.1:60 %TwiddleFactor_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %INTTTWiddleRAM_0_load_1, i32 %INTTTWiddleRAM_0_1_load_1, i32 %INTTTWiddleRAM_0_2_load_1, i32 %INTTTWiddleRAM_0_3_load_1, i2 %add_ln404_1

]]></Node>
<StgValue><ssdm name="TwiddleFactor_3"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc932.1:61 %call_ln404 = call void @Crypto1_Pipeline_VITIS_LOOP_411_1121, i32 %TwiddleFactor_3, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln404"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="397" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc932.1:61 %call_ln404 = call void @Crypto1_Pipeline_VITIS_LOOP_411_1121, i32 %TwiddleFactor_3, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln404"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="398" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="6" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc932.1:62 %call_ln375 = call void @Crypto1_Pipeline_VITIS_LOOP_421_1222, i10 %ReadAddr, i42 %add_ln375, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln366_2, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln363_7

]]></Node>
<StgValue><ssdm name="call_ln375"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc932.1:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INTT_STAGE_LOOP_INTT_ROW_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc932.1:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc932.1:31 %specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln366"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="6" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc932.1:62 %call_ln375 = call void @Crypto1_Pipeline_VITIS_LOOP_421_1222, i10 %ReadAddr, i42 %add_ln375, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln366_2, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln363_7

]]></Node>
<StgValue><ssdm name="call_ln375"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
for.inc932.1:67 %br_ln366 = br void %INTT_COL_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln366"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="404" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
INTT_COL_LOOP.2:0 %indvar_flatten152_load = load i10 %indvar_flatten152

]]></Node>
<StgValue><ssdm name="indvar_flatten152_load"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_COL_LOOP.2:1 %icmp_ln363_2 = icmp_eq  i10 %indvar_flatten152_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln363_2"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
INTT_COL_LOOP.2:2 %add_ln363_7 = add i10 %indvar_flatten152_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln363_7"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
INTT_COL_LOOP.2:3 %br_ln363 = br i1 %icmp_ln363_2, void %for.inc932.2, void %sw.epilog.loopexit211

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc932.2:0 %k_6_load = load i7 %k_6

]]></Node>
<StgValue><ssdm name="k_6_load"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc932.2:1 %j_12_load = load i4 %j_12

]]></Node>
<StgValue><ssdm name="j_12_load"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.2:2 %j_17 = add i4 %j_12_load, i4 1

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc932.2:5 %icmp_ln366_2 = icmp_eq  i7 %k_6_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln366_2"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc932.2:7 %select_ln363_10 = select i1 %icmp_ln366_2, i4 11, i4 12

]]></Node>
<StgValue><ssdm name="select_ln363_10"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.2:8 %sub_ln363_5 = sub i4 %select_ln363_10, i4 %j_12_load

]]></Node>
<StgValue><ssdm name="sub_ln363_5"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.2:10 %cmp748_2_mid1 = icmp_ult  i4 %j_17, i4 6

]]></Node>
<StgValue><ssdm name="cmp748_2_mid1"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.2:11 %cmp748_2100 = icmp_ult  i4 %j_12_load, i4 6

]]></Node>
<StgValue><ssdm name="cmp748_2100"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc932.2:12 %select_ln363_11 = select i1 %icmp_ln366_2, i1 %cmp748_2_mid1, i1 %cmp748_2100

]]></Node>
<StgValue><ssdm name="select_ln363_11"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc932.2:25 %select_ln363_12 = select i1 %icmp_ln366_2, i4 %j_17, i4 %j_12_load

]]></Node>
<StgValue><ssdm name="select_ln363_12"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932.2:64 %store_ln366 = store i10 %add_ln363_7, i10 %indvar_flatten152

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932.2:65 %store_ln366 = store i4 %select_ln363_12, i4 %j_12

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit211:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="421" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc932.2:6 %select_ln363_9 = select i1 %icmp_ln366_2, i7 0, i7 %k_6_load

]]></Node>
<StgValue><ssdm name="select_ln363_9"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.2:9 %add_ln363_11 = add i4 %sub_ln363_5, i4 15

]]></Node>
<StgValue><ssdm name="add_ln363_11"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.2:13 %sub_ln363_2 = sub i4 7, i4 %sub_ln363_5

]]></Node>
<StgValue><ssdm name="sub_ln363_2"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
for.inc932.2:14 %sext_ln363_4 = sext i4 %sub_ln363_2

]]></Node>
<StgValue><ssdm name="sext_ln363_4"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc932.2:15 %shl_ln363_4 = shl i32 1, i32 %sext_ln363_4

]]></Node>
<StgValue><ssdm name="shl_ln363_4"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32">
<![CDATA[
for.inc932.2:16 %trunc_ln363_6 = trunc i32 %shl_ln363_4

]]></Node>
<StgValue><ssdm name="trunc_ln363_6"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="4">
<![CDATA[
for.inc932.2:17 %zext_ln363_4 = zext i4 %add_ln363_11

]]></Node>
<StgValue><ssdm name="zext_ln363_4"/></StgValue>
</operation>

<operation id="428" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc932.2:18 %lshr_ln363_2 = lshr i12 64, i12 %zext_ln363_4

]]></Node>
<StgValue><ssdm name="lshr_ln363_2"/></StgValue>
</operation>

<operation id="429" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="12">
<![CDATA[
for.inc932.2:19 %trunc_ln363_7 = trunc i12 %lshr_ln363_2

]]></Node>
<StgValue><ssdm name="trunc_ln363_7"/></StgValue>
</operation>

<operation id="430" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc932.2:20 %shl_ln363_5 = shl i12 1, i12 %zext_ln363_4

]]></Node>
<StgValue><ssdm name="shl_ln363_5"/></StgValue>
</operation>

<operation id="431" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc932.2:22 %add_ln363_4 = add i4 %sub_ln363_5, i4 9

]]></Node>
<StgValue><ssdm name="add_ln363_4"/></StgValue>
</operation>

<operation id="432" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
for.inc932.2:23 %sext_ln363_5 = sext i4 %add_ln363_4

]]></Node>
<StgValue><ssdm name="sext_ln363_5"/></StgValue>
</operation>

<operation id="433" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="12">
<![CDATA[
for.inc932.2:24 %trunc_ln363_8 = trunc i12 %shl_ln363_5

]]></Node>
<StgValue><ssdm name="trunc_ln363_8"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="7">
<![CDATA[
for.inc932.2:26 %zext_ln366_2 = zext i7 %select_ln363_9

]]></Node>
<StgValue><ssdm name="zext_ln366_2"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="7">
<![CDATA[
for.inc932.2:30 %trunc_ln366_2 = trunc i7 %select_ln363_9

]]></Node>
<StgValue><ssdm name="trunc_ln366_2"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="32">
<![CDATA[
for.inc932.2:32 %sext_ln363_4cast = trunc i32 %sext_ln363_4

]]></Node>
<StgValue><ssdm name="sext_ln363_4cast"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc932.2:33 %shr769_2 = lshr i6 %trunc_ln366_2, i6 %sext_ln363_4cast

]]></Node>
<StgValue><ssdm name="shr769_2"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc932.2:41 %mul820_2 = shl i32 %zext_ln366_2, i32 %sext_ln363_5

]]></Node>
<StgValue><ssdm name="mul820_2"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="32">
<![CDATA[
for.inc932.2:42 %trunc_ln395_4 = trunc i32 %mul820_2

]]></Node>
<StgValue><ssdm name="trunc_ln395_4"/></StgValue>
</operation>

<operation id="440" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc932.2:63 %k_8 = add i7 %select_ln363_9, i7 1

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="441" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc932.2:66 %store_ln366 = store i7 %k_8, i7 %k_6

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="442" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="12">
<![CDATA[
for.inc932.2:21 %zext_ln363_5 = zext i12 %shl_ln363_5

]]></Node>
<StgValue><ssdm name="zext_ln363_5"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln363_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="6">
<![CDATA[
for.inc932.2:34 %shr769_2_cast58_cast = zext i6 %shr769_2

]]></Node>
<StgValue><ssdm name="shr769_2_cast58_cast"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="6">
<![CDATA[
for.inc932.2:35 %zext_ln369_2 = zext i6 %shr769_2

]]></Node>
<StgValue><ssdm name="zext_ln369_2"/></StgValue>
</operation>

<operation id="445" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc932.2:36 %mul_ln369_2 = mul i10 %zext_ln369_2, i10 %trunc_ln363_7

]]></Node>
<StgValue><ssdm name="mul_ln369_2"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc932.2:43 %select_ln395_2 = select i1 %select_ln363_11, i14 %trunc_ln395_4, i14 %shr769_2_cast58_cast

]]></Node>
<StgValue><ssdm name="select_ln395_2"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="14">
<![CDATA[
for.inc932.2:44 %trunc_ln395_5 = trunc i14 %select_ln395_2

]]></Node>
<StgValue><ssdm name="trunc_ln395_5"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc932.2:45 %add_ln395_7 = add i14 %select_ln395_2, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln395_7"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc932.2:46 %add_ln395_8 = add i2 %trunc_ln395_5, i2 3

]]></Node>
<StgValue><ssdm name="add_ln395_8"/></StgValue>
</operation>

<operation id="450" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc932.2:47 %add_ln395_2 = add i14 %add_ln395_7, i14 %zext_ln363_5

]]></Node>
<StgValue><ssdm name="add_ln395_2"/></StgValue>
</operation>

<operation id="451" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc932.2:48 %add_ln404_2 = add i2 %add_ln395_8, i2 %trunc_ln363_8

]]></Node>
<StgValue><ssdm name="add_ln404_2"/></StgValue>
</operation>

<operation id="452" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc932.2:49 %lshr_ln404_2 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln395_2, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln404_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="42">
<![CDATA[
for.inc932.2:27 %trunc_ln372_2 = trunc i42 %add_ln375_1

]]></Node>
<StgValue><ssdm name="trunc_ln372_2"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="7">
<![CDATA[
for.inc932.2:28 %zext_ln372_4 = zext i7 %select_ln363_9

]]></Node>
<StgValue><ssdm name="zext_ln372_4"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc932.2:29 %add_ln366_4 = add i10 %trunc_ln372_2, i10 %zext_ln372_4

]]></Node>
<StgValue><ssdm name="add_ln366_4"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="10" op_4_bw="10" op_5_bw="42" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="10" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
for.inc932.2:37 %call_ln366 = call void @Crypto1_Pipeline_INTT_COL_LOOP23, i6 %trunc_ln366_2, i6 %trunc_ln363_6, i10 %mul_ln369_2, i10 %ReadAddr, i42 %add_ln375_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln366_4, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln363_11

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932.2:38 %call_ln381 = call void @generate_input_index, i4 %add_ln363_11, i6 %trunc_ln366_2, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932.2:39 %call_ln382 = call void @generate_output_index, i4 %add_ln363_11, i6 %trunc_ln366_2, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="459" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="10" op_4_bw="10" op_5_bw="42" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="10" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
for.inc932.2:37 %call_ln366 = call void @Crypto1_Pipeline_INTT_COL_LOOP23, i6 %trunc_ln366_2, i6 %trunc_ln363_6, i10 %mul_ln369_2, i10 %ReadAddr, i42 %add_ln375_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln366_4, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln363_11

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932.2:38 %call_ln381 = call void @generate_input_index, i4 %add_ln363_11, i6 %trunc_ln366_2, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc932.2:39 %call_ln382 = call void @generate_output_index, i4 %add_ln363_11, i6 %trunc_ln366_2, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="462" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc932.2:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_386_724, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="463" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc932.2:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_386_724, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc932.2:50 %xor_ln404 = xor i12 %lshr_ln404_2, i12 2048

]]></Node>
<StgValue><ssdm name="xor_ln404"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="12">
<![CDATA[
for.inc932.2:51 %zext_ln404_2 = zext i12 %xor_ln404

]]></Node>
<StgValue><ssdm name="zext_ln404_2"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932.2:52 %INTTTWiddleRAM_0_addr_2 = getelementptr i32 %INTTTWiddleRAM_0, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_addr_2"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932.2:53 %INTTTWiddleRAM_0_1_addr_2 = getelementptr i32 %INTTTWiddleRAM_0_1, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_addr_2"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932.2:54 %INTTTWiddleRAM_0_2_addr_2 = getelementptr i32 %INTTTWiddleRAM_0_2, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_addr_2"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc932.2:55 %INTTTWiddleRAM_0_3_addr_2 = getelementptr i32 %INTTTWiddleRAM_0_3, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_addr_2"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.2:56 %INTTTWiddleRAM_0_load_2 = load i12 %INTTTWiddleRAM_0_addr_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_load_2"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.2:57 %INTTTWiddleRAM_0_1_load_2 = load i12 %INTTTWiddleRAM_0_1_addr_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_load_2"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.2:58 %INTTTWiddleRAM_0_2_load_2 = load i12 %INTTTWiddleRAM_0_2_addr_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_load_2"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.2:59 %INTTTWiddleRAM_0_3_load_2 = load i12 %INTTTWiddleRAM_0_3_addr_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_load_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="474" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.2:56 %INTTTWiddleRAM_0_load_2 = load i12 %INTTTWiddleRAM_0_addr_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_load_2"/></StgValue>
</operation>

<operation id="475" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.2:57 %INTTTWiddleRAM_0_1_load_2 = load i12 %INTTTWiddleRAM_0_1_addr_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_1_load_2"/></StgValue>
</operation>

<operation id="476" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.2:58 %INTTTWiddleRAM_0_2_load_2 = load i12 %INTTTWiddleRAM_0_2_addr_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_2_load_2"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="12">
<![CDATA[
for.inc932.2:59 %INTTTWiddleRAM_0_3_load_2 = load i12 %INTTTWiddleRAM_0_3_addr_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_0_3_load_2"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc932.2:60 %TwiddleFactor_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %INTTTWiddleRAM_0_load_2, i32 %INTTTWiddleRAM_0_1_load_2, i32 %INTTTWiddleRAM_0_2_load_2, i32 %INTTTWiddleRAM_0_3_load_2, i2 %add_ln404_2

]]></Node>
<StgValue><ssdm name="TwiddleFactor_5"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc932.2:61 %call_ln404 = call void @Crypto1_Pipeline_VITIS_LOOP_411_1125, i32 %TwiddleFactor_5, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln404"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="480" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc932.2:61 %call_ln404 = call void @Crypto1_Pipeline_VITIS_LOOP_411_1125, i32 %TwiddleFactor_5, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln404"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="481" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="6" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc932.2:62 %call_ln375 = call void @Crypto1_Pipeline_VITIS_LOOP_421_1226, i10 %ReadAddr, i42 %add_ln375_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln366_4, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln363_11

]]></Node>
<StgValue><ssdm name="call_ln375"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc932.2:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INTT_STAGE_LOOP_INTT_ROW_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="483" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc932.2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="484" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc932.2:31 %specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln366"/></StgValue>
</operation>

<operation id="485" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="6" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc932.2:62 %call_ln375 = call void @Crypto1_Pipeline_VITIS_LOOP_421_1226, i10 %ReadAddr, i42 %add_ln375_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln366_4, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln363_11

]]></Node>
<StgValue><ssdm name="call_ln375"/></StgValue>
</operation>

<operation id="486" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
for.inc932.2:67 %br_ln366 = br void %INTT_COL_LOOP.2

]]></Node>
<StgValue><ssdm name="br_ln366"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="487" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
NTT_COL_LOOP:0 %indvar_flatten41_load = load i10 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="indvar_flatten41_load"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_COL_LOOP:1 %icmp_ln291 = icmp_eq  i10 %indvar_flatten41_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="489" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_COL_LOOP:2 %add_ln291_1 = add i10 %indvar_flatten41_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln291_1"/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NTT_COL_LOOP:3 %br_ln291 = br i1 %icmp_ln291, void %for.inc718, void %NTT_COL_LOOP.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="491" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc718:0 %k_load = load i7 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="492" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc718:1 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="493" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718:2 %j_5 = add i4 %j_load, i4 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="494" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc718:5 %icmp_ln293 = icmp_eq  i7 %k_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="495" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718:63 %store_ln293 = store i10 %add_ln291_1, i10 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="496" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="32">
<![CDATA[
NTT_COL_LOOP.1.preheader:0 %k_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="32">
<![CDATA[
NTT_COL_LOOP.1.preheader:1 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="32">
<![CDATA[
NTT_COL_LOOP.1.preheader:2 %indvar_flatten128 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten128"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_COL_LOOP.1.preheader:3 %store_ln291 = store i10 0, i10 %indvar_flatten128

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
NTT_COL_LOOP.1.preheader:4 %store_ln291 = store i4 0, i4 %j_4

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
NTT_COL_LOOP.1.preheader:5 %store_ln291 = store i7 0, i7 %k_2

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
NTT_COL_LOOP.1.preheader:6 %br_ln291 = br void %NTT_COL_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="503" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc718:6 %select_ln291 = select i1 %icmp_ln293, i7 0, i7 %k_load

]]></Node>
<StgValue><ssdm name="select_ln291"/></StgValue>
</operation>

<operation id="504" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718:7 %cmp540_mid1 = icmp_ult  i4 %j_5, i4 6

]]></Node>
<StgValue><ssdm name="cmp540_mid1"/></StgValue>
</operation>

<operation id="505" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718:8 %cmp54046 = icmp_ult  i4 %j_load, i4 6

]]></Node>
<StgValue><ssdm name="cmp54046"/></StgValue>
</operation>

<operation id="506" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc718:9 %select_ln291_1 = select i1 %icmp_ln293, i1 %cmp540_mid1, i1 %cmp54046

]]></Node>
<StgValue><ssdm name="select_ln291_1"/></StgValue>
</operation>

<operation id="507" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718:10 %select_ln291_2 = select i1 %icmp_ln293, i4 5, i4 6

]]></Node>
<StgValue><ssdm name="select_ln291_2"/></StgValue>
</operation>

<operation id="508" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718:11 %sub_ln291 = sub i4 %select_ln291_2, i4 %j_load

]]></Node>
<StgValue><ssdm name="sub_ln291"/></StgValue>
</operation>

<operation id="509" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="4">
<![CDATA[
for.inc718:12 %sext_ln291 = sext i4 %sub_ln291

]]></Node>
<StgValue><ssdm name="sext_ln291"/></StgValue>
</operation>

<operation id="510" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc718:13 %shl_ln291 = shl i32 1, i32 %sext_ln291

]]></Node>
<StgValue><ssdm name="shl_ln291"/></StgValue>
</operation>

<operation id="511" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="32">
<![CDATA[
for.inc718:14 %trunc_ln291 = trunc i32 %shl_ln291

]]></Node>
<StgValue><ssdm name="trunc_ln291"/></StgValue>
</operation>

<operation id="512" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718:15 %select_ln291_3 = select i1 %icmp_ln293, i4 %j_5, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln291_3"/></StgValue>
</operation>

<operation id="513" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718:19 %select_ln291_4 = select i1 %icmp_ln293, i4 11, i4 10

]]></Node>
<StgValue><ssdm name="select_ln291_4"/></StgValue>
</operation>

<operation id="514" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718:20 %add_ln291 = add i4 %j_load, i4 %select_ln291_4

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="515" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="4">
<![CDATA[
for.inc718:22 %zext_ln291_2 = zext i4 %select_ln291_3

]]></Node>
<StgValue><ssdm name="zext_ln291_2"/></StgValue>
</operation>

<operation id="516" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc718:23 %lshr_ln291 = lshr i13 64, i13 %zext_ln291_2

]]></Node>
<StgValue><ssdm name="lshr_ln291"/></StgValue>
</operation>

<operation id="517" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="13">
<![CDATA[
for.inc718:24 %trunc_ln291_1 = trunc i13 %lshr_ln291

]]></Node>
<StgValue><ssdm name="trunc_ln291_1"/></StgValue>
</operation>

<operation id="518" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="7">
<![CDATA[
for.inc718:29 %trunc_ln293 = trunc i7 %select_ln291

]]></Node>
<StgValue><ssdm name="trunc_ln293"/></StgValue>
</operation>

<operation id="519" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="32">
<![CDATA[
for.inc718:32 %sext_ln291cast = trunc i32 %sext_ln291

]]></Node>
<StgValue><ssdm name="sext_ln291cast"/></StgValue>
</operation>

<operation id="520" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc718:33 %shr546 = lshr i6 %trunc_ln293, i6 %sext_ln291cast

]]></Node>
<StgValue><ssdm name="shr546"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc718:62 %add_ln293 = add i7 %select_ln291, i7 1

]]></Node>
<StgValue><ssdm name="add_ln293"/></StgValue>
</operation>

<operation id="522" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718:64 %store_ln293 = store i4 %select_ln291_3, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="523" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718:65 %store_ln293 = store i7 %add_ln293, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="524" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="6">
<![CDATA[
for.inc718:35 %shr546_cast_cast = zext i6 %shr546

]]></Node>
<StgValue><ssdm name="shr546_cast_cast"/></StgValue>
</operation>

<operation id="525" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc718:36 %mul_ln296 = mul i10 %shr546_cast_cast, i10 %trunc_ln291_1

]]></Node>
<StgValue><ssdm name="mul_ln296"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="526" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="4">
<![CDATA[
for.inc718:16 %zext_ln291 = zext i4 %select_ln291_3

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="527" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc718:17 %shl_ln291_1 = shl i12 1, i12 %zext_ln291

]]></Node>
<StgValue><ssdm name="shl_ln291_1"/></StgValue>
</operation>

<operation id="528" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="4">
<![CDATA[
for.inc718:21 %sext_ln291_1 = sext i4 %add_ln291

]]></Node>
<StgValue><ssdm name="sext_ln291_1"/></StgValue>
</operation>

<operation id="529" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="12">
<![CDATA[
for.inc718:25 %trunc_ln291_2 = trunc i12 %shl_ln291_1

]]></Node>
<StgValue><ssdm name="trunc_ln291_2"/></StgValue>
</operation>

<operation id="530" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="41">
<![CDATA[
for.inc718:26 %trunc_ln302 = trunc i41 %sub_ln300

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="531" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="7">
<![CDATA[
for.inc718:27 %zext_ln302 = zext i7 %select_ln291

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="532" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc718:28 %add_ln293_3 = add i10 %trunc_ln302, i10 %zext_ln302

]]></Node>
<StgValue><ssdm name="add_ln293_3"/></StgValue>
</operation>

<operation id="533" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
for.inc718:31 %k_6_cast_cast = zext i6 %trunc_ln293

]]></Node>
<StgValue><ssdm name="k_6_cast_cast"/></StgValue>
</operation>

<operation id="534" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="6">
<![CDATA[
for.inc718:34 %shr546_cast42_cast = zext i6 %shr546

]]></Node>
<StgValue><ssdm name="shr546_cast42_cast"/></StgValue>
</operation>

<operation id="535" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="10" op_4_bw="10" op_5_bw="41" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="10" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
for.inc718:37 %call_ln293 = call void @Crypto1_Pipeline_NTT_COL_LOOP, i6 %trunc_ln293, i6 %trunc_ln291, i10 %mul_ln296, i10 %ReadAddr, i41 %sub_ln300, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln293_3, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln291_1

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>

<operation id="536" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718:38 %call_ln307 = call void @generate_input_index, i4 %select_ln291_3, i6 %trunc_ln293, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="537" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718:39 %call_ln308 = call void @generate_output_index, i4 %select_ln291_3, i6 %trunc_ln293, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln308"/></StgValue>
</operation>

<operation id="538" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc718:41 %shl616 = shl i32 %k_6_cast_cast, i32 %sext_ln291_1

]]></Node>
<StgValue><ssdm name="shl616"/></StgValue>
</operation>

<operation id="539" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="32">
<![CDATA[
for.inc718:42 %trunc_ln319 = trunc i32 %shl616

]]></Node>
<StgValue><ssdm name="trunc_ln319"/></StgValue>
</operation>

<operation id="540" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc718:43 %select_ln319 = select i1 %select_ln291_1, i14 %shr546_cast42_cast, i14 %trunc_ln319

]]></Node>
<StgValue><ssdm name="select_ln319"/></StgValue>
</operation>

<operation id="541" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="2" op_0_bw="14">
<![CDATA[
for.inc718:44 %trunc_ln319_1 = trunc i14 %select_ln319

]]></Node>
<StgValue><ssdm name="trunc_ln319_1"/></StgValue>
</operation>

<operation id="542" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc718:46 %add_ln319_4 = add i2 %trunc_ln319_1, i2 3

]]></Node>
<StgValue><ssdm name="add_ln319_4"/></StgValue>
</operation>

<operation id="543" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc718:48 %add_ln327 = add i2 %add_ln319_4, i2 %trunc_ln291_2

]]></Node>
<StgValue><ssdm name="add_ln327"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="544" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="12">
<![CDATA[
for.inc718:18 %zext_ln291_1 = zext i12 %shl_ln291_1

]]></Node>
<StgValue><ssdm name="zext_ln291_1"/></StgValue>
</operation>

<operation id="545" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="10" op_4_bw="10" op_5_bw="41" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="10" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
for.inc718:37 %call_ln293 = call void @Crypto1_Pipeline_NTT_COL_LOOP, i6 %trunc_ln293, i6 %trunc_ln291, i10 %mul_ln296, i10 %ReadAddr, i41 %sub_ln300, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln293_3, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln291_1

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>

<operation id="546" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718:38 %call_ln307 = call void @generate_input_index, i4 %select_ln291_3, i6 %trunc_ln293, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="547" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718:39 %call_ln308 = call void @generate_output_index, i4 %select_ln291_3, i6 %trunc_ln293, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln308"/></StgValue>
</operation>

<operation id="548" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc718:45 %add_ln319_3 = add i14 %select_ln319, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln319_3"/></StgValue>
</operation>

<operation id="549" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc718:47 %add_ln319 = add i14 %add_ln319_3, i14 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="550" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc718:49 %lshr_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln319, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="551" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc718:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_311_1, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="552" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc718:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_311_1, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="553" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="12">
<![CDATA[
for.inc718:50 %zext_ln327 = zext i12 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="554" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718:51 %NTTTWiddleRAM_0_addr = getelementptr i32 %NTTTWiddleRAM_0, i64 0, i64 %zext_ln327

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_addr"/></StgValue>
</operation>

<operation id="555" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718:52 %NTTTWiddleRAM_0_1_addr = getelementptr i32 %NTTTWiddleRAM_0_1, i64 0, i64 %zext_ln327

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_addr"/></StgValue>
</operation>

<operation id="556" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718:53 %NTTTWiddleRAM_0_2_addr = getelementptr i32 %NTTTWiddleRAM_0_2, i64 0, i64 %zext_ln327

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_addr"/></StgValue>
</operation>

<operation id="557" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718:54 %NTTTWiddleRAM_0_3_addr = getelementptr i32 %NTTTWiddleRAM_0_3, i64 0, i64 %zext_ln327

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_addr"/></StgValue>
</operation>

<operation id="558" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="12">
<![CDATA[
for.inc718:55 %NTTTWiddleRAM_0_load = load i12 %NTTTWiddleRAM_0_addr

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_load"/></StgValue>
</operation>

<operation id="559" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="12">
<![CDATA[
for.inc718:56 %NTTTWiddleRAM_0_1_load = load i12 %NTTTWiddleRAM_0_1_addr

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_load"/></StgValue>
</operation>

<operation id="560" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="12">
<![CDATA[
for.inc718:57 %NTTTWiddleRAM_0_2_load = load i12 %NTTTWiddleRAM_0_2_addr

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_load"/></StgValue>
</operation>

<operation id="561" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="12">
<![CDATA[
for.inc718:58 %NTTTWiddleRAM_0_3_load = load i12 %NTTTWiddleRAM_0_3_addr

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="562" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="12">
<![CDATA[
for.inc718:55 %NTTTWiddleRAM_0_load = load i12 %NTTTWiddleRAM_0_addr

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_load"/></StgValue>
</operation>

<operation id="563" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="12">
<![CDATA[
for.inc718:56 %NTTTWiddleRAM_0_1_load = load i12 %NTTTWiddleRAM_0_1_addr

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_load"/></StgValue>
</operation>

<operation id="564" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="12">
<![CDATA[
for.inc718:57 %NTTTWiddleRAM_0_2_load = load i12 %NTTTWiddleRAM_0_2_addr

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_load"/></StgValue>
</operation>

<operation id="565" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="12">
<![CDATA[
for.inc718:58 %NTTTWiddleRAM_0_3_load = load i12 %NTTTWiddleRAM_0_3_addr

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_load"/></StgValue>
</operation>

<operation id="566" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc718:59 %TwiddleFactor = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %NTTTWiddleRAM_0_load, i32 %NTTTWiddleRAM_0_1_load, i32 %NTTTWiddleRAM_0_2_load, i32 %NTTTWiddleRAM_0_3_load, i2 %add_ln327

]]></Node>
<StgValue><ssdm name="TwiddleFactor"/></StgValue>
</operation>

<operation id="567" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc718:60 %call_ln327 = call void @Crypto1_Pipeline_VITIS_LOOP_333_5, i32 %TwiddleFactor, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln327"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="568" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc718:60 %call_ln327 = call void @Crypto1_Pipeline_VITIS_LOOP_333_5, i32 %TwiddleFactor, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln327"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="569" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="41" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="6" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc718:61 %call_ln300 = call void @Crypto1_Pipeline_VITIS_LOOP_342_6, i10 %ReadAddr, i41 %sub_ln300, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln293_3, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln291_1

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="570" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc718:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @NTT_STAGE_LOOP_NTT_ROW_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="571" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc718:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="572" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc718:30 %specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln293"/></StgValue>
</operation>

<operation id="573" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="41" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="6" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc718:61 %call_ln300 = call void @Crypto1_Pipeline_VITIS_LOOP_342_6, i10 %ReadAddr, i41 %sub_ln300, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i10 %add_ln293_3, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln291_1

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>

<operation id="574" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
for.inc718:66 %br_ln293 = br void %NTT_COL_LOOP

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="575" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
NTT_COL_LOOP.1:0 %indvar_flatten128_load = load i10 %indvar_flatten128

]]></Node>
<StgValue><ssdm name="indvar_flatten128_load"/></StgValue>
</operation>

<operation id="576" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_COL_LOOP.1:1 %icmp_ln291_1 = icmp_eq  i10 %indvar_flatten128_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln291_1"/></StgValue>
</operation>

<operation id="577" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_COL_LOOP.1:2 %add_ln291_5 = add i10 %indvar_flatten128_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln291_5"/></StgValue>
</operation>

<operation id="578" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NTT_COL_LOOP.1:3 %br_ln291 = br i1 %icmp_ln291_1, void %for.inc718.1, void %NTT_COL_LOOP.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="579" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc718.1:0 %k_2_load = load i7 %k_2

]]></Node>
<StgValue><ssdm name="k_2_load"/></StgValue>
</operation>

<operation id="580" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc718.1:1 %j_4_load = load i4 %j_4

]]></Node>
<StgValue><ssdm name="j_4_load"/></StgValue>
</operation>

<operation id="581" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.1:2 %j_11 = add i4 %j_4_load, i4 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="582" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc718.1:5 %icmp_ln293_1 = icmp_eq  i7 %k_2_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln293_1"/></StgValue>
</operation>

<operation id="583" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718.1:64 %store_ln293 = store i10 %add_ln291_5, i10 %indvar_flatten128

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="584" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="32">
<![CDATA[
NTT_COL_LOOP.2.preheader:0 %k_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="585" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="32">
<![CDATA[
NTT_COL_LOOP.2.preheader:1 %j_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="586" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="32">
<![CDATA[
NTT_COL_LOOP.2.preheader:2 %indvar_flatten138 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten138"/></StgValue>
</operation>

<operation id="587" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_COL_LOOP.2.preheader:3 %store_ln291 = store i10 0, i10 %indvar_flatten138

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="588" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
NTT_COL_LOOP.2.preheader:4 %store_ln291 = store i4 0, i4 %j_10

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="589" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
NTT_COL_LOOP.2.preheader:5 %store_ln291 = store i7 0, i7 %k_5

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="590" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
NTT_COL_LOOP.2.preheader:6 %br_ln291 = br void %NTT_COL_LOOP.2

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="591" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc718.1:6 %select_ln291_5 = select i1 %icmp_ln293_1, i7 0, i7 %k_2_load

]]></Node>
<StgValue><ssdm name="select_ln291_5"/></StgValue>
</operation>

<operation id="592" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.1:7 %cmp540_1_mid1 = icmp_ult  i4 %j_11, i4 6

]]></Node>
<StgValue><ssdm name="cmp540_1_mid1"/></StgValue>
</operation>

<operation id="593" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.1:8 %cmp540_181 = icmp_ult  i4 %j_4_load, i4 6

]]></Node>
<StgValue><ssdm name="cmp540_181"/></StgValue>
</operation>

<operation id="594" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc718.1:9 %select_ln291_6 = select i1 %icmp_ln293_1, i1 %cmp540_1_mid1, i1 %cmp540_181

]]></Node>
<StgValue><ssdm name="select_ln291_6"/></StgValue>
</operation>

<operation id="595" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718.1:10 %select_ln291_7 = select i1 %icmp_ln293_1, i4 5, i4 6

]]></Node>
<StgValue><ssdm name="select_ln291_7"/></StgValue>
</operation>

<operation id="596" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.1:11 %sub_ln291_1 = sub i4 %select_ln291_7, i4 %j_4_load

]]></Node>
<StgValue><ssdm name="sub_ln291_1"/></StgValue>
</operation>

<operation id="597" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
for.inc718.1:12 %sext_ln291_2 = sext i4 %sub_ln291_1

]]></Node>
<StgValue><ssdm name="sext_ln291_2"/></StgValue>
</operation>

<operation id="598" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc718.1:13 %shl_ln291_2 = shl i32 1, i32 %sext_ln291_2

]]></Node>
<StgValue><ssdm name="shl_ln291_2"/></StgValue>
</operation>

<operation id="599" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="32">
<![CDATA[
for.inc718.1:14 %trunc_ln291_3 = trunc i32 %shl_ln291_2

]]></Node>
<StgValue><ssdm name="trunc_ln291_3"/></StgValue>
</operation>

<operation id="600" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718.1:15 %select_ln291_8 = select i1 %icmp_ln293_1, i4 %j_11, i4 %j_4_load

]]></Node>
<StgValue><ssdm name="select_ln291_8"/></StgValue>
</operation>

<operation id="601" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718.1:19 %select_ln291_9 = select i1 %icmp_ln293_1, i4 11, i4 10

]]></Node>
<StgValue><ssdm name="select_ln291_9"/></StgValue>
</operation>

<operation id="602" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.1:20 %add_ln291_2 = add i4 %j_4_load, i4 %select_ln291_9

]]></Node>
<StgValue><ssdm name="add_ln291_2"/></StgValue>
</operation>

<operation id="603" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="13" op_0_bw="4">
<![CDATA[
for.inc718.1:22 %zext_ln291_5 = zext i4 %select_ln291_8

]]></Node>
<StgValue><ssdm name="zext_ln291_5"/></StgValue>
</operation>

<operation id="604" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc718.1:23 %lshr_ln291_1 = lshr i13 64, i13 %zext_ln291_5

]]></Node>
<StgValue><ssdm name="lshr_ln291_1"/></StgValue>
</operation>

<operation id="605" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="13">
<![CDATA[
for.inc718.1:24 %trunc_ln291_4 = trunc i13 %lshr_ln291_1

]]></Node>
<StgValue><ssdm name="trunc_ln291_4"/></StgValue>
</operation>

<operation id="606" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="7">
<![CDATA[
for.inc718.1:29 %trunc_ln293_1 = trunc i7 %select_ln291_5

]]></Node>
<StgValue><ssdm name="trunc_ln293_1"/></StgValue>
</operation>

<operation id="607" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="32">
<![CDATA[
for.inc718.1:32 %sext_ln291_2cast = trunc i32 %sext_ln291_2

]]></Node>
<StgValue><ssdm name="sext_ln291_2cast"/></StgValue>
</operation>

<operation id="608" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc718.1:33 %shr546_1 = lshr i6 %trunc_ln293_1, i6 %sext_ln291_2cast

]]></Node>
<StgValue><ssdm name="shr546_1"/></StgValue>
</operation>

<operation id="609" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc718.1:63 %add_ln293_1 = add i7 %select_ln291_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln293_1"/></StgValue>
</operation>

<operation id="610" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718.1:65 %store_ln293 = store i4 %select_ln291_8, i4 %j_4

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="611" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718.1:66 %store_ln293 = store i7 %add_ln293_1, i7 %k_2

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="612" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="6">
<![CDATA[
for.inc718.1:35 %shr546_1_cast_cast = zext i6 %shr546_1

]]></Node>
<StgValue><ssdm name="shr546_1_cast_cast"/></StgValue>
</operation>

<operation id="613" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc718.1:36 %mul_ln296_1 = mul i10 %shr546_1_cast_cast, i10 %trunc_ln291_4

]]></Node>
<StgValue><ssdm name="mul_ln296_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="614" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="4">
<![CDATA[
for.inc718.1:16 %zext_ln291_3 = zext i4 %select_ln291_8

]]></Node>
<StgValue><ssdm name="zext_ln291_3"/></StgValue>
</operation>

<operation id="615" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc718.1:17 %shl_ln291_3 = shl i12 1, i12 %zext_ln291_3

]]></Node>
<StgValue><ssdm name="shl_ln291_3"/></StgValue>
</operation>

<operation id="616" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="4">
<![CDATA[
for.inc718.1:21 %sext_ln291_3 = sext i4 %add_ln291_2

]]></Node>
<StgValue><ssdm name="sext_ln291_3"/></StgValue>
</operation>

<operation id="617" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="2" op_0_bw="12">
<![CDATA[
for.inc718.1:25 %trunc_ln291_5 = trunc i12 %shl_ln291_3

]]></Node>
<StgValue><ssdm name="trunc_ln291_5"/></StgValue>
</operation>

<operation id="618" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="42">
<![CDATA[
for.inc718.1:26 %trunc_ln302_1 = trunc i42 %add_ln302

]]></Node>
<StgValue><ssdm name="trunc_ln302_1"/></StgValue>
</operation>

<operation id="619" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="7">
<![CDATA[
for.inc718.1:27 %zext_ln302_1 = zext i7 %select_ln291_5

]]></Node>
<StgValue><ssdm name="zext_ln302_1"/></StgValue>
</operation>

<operation id="620" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc718.1:28 %add_ln293_4 = add i10 %trunc_ln302_1, i10 %zext_ln302_1

]]></Node>
<StgValue><ssdm name="add_ln293_4"/></StgValue>
</operation>

<operation id="621" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="6">
<![CDATA[
for.inc718.1:31 %k_13_cast_cast = zext i6 %trunc_ln293_1

]]></Node>
<StgValue><ssdm name="k_13_cast_cast"/></StgValue>
</operation>

<operation id="622" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="6">
<![CDATA[
for.inc718.1:34 %shr546_1_cast50_cast = zext i6 %shr546_1

]]></Node>
<StgValue><ssdm name="shr546_1_cast50_cast"/></StgValue>
</operation>

<operation id="623" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1" op_15_bw="6" op_16_bw="6" op_17_bw="10" op_18_bw="10" op_19_bw="42">
<![CDATA[
for.inc718.1:37 %call_ln293 = call void @Crypto1_Pipeline_NTT_COL_LOOP11, i10 %add_ln293_4, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln291_6, i6 %trunc_ln293_1, i6 %trunc_ln291_3, i10 %mul_ln296_1, i10 %ReadAddr, i42 %add_ln302

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>

<operation id="624" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718.1:38 %call_ln307 = call void @generate_input_index, i4 %select_ln291_8, i6 %trunc_ln293_1, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="625" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718.1:39 %call_ln308 = call void @generate_output_index, i4 %select_ln291_8, i6 %trunc_ln293_1, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln308"/></StgValue>
</operation>

<operation id="626" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc718.1:41 %shl616_1 = shl i32 %k_13_cast_cast, i32 %sext_ln291_3

]]></Node>
<StgValue><ssdm name="shl616_1"/></StgValue>
</operation>

<operation id="627" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="32">
<![CDATA[
for.inc718.1:42 %trunc_ln319_2 = trunc i32 %shl616_1

]]></Node>
<StgValue><ssdm name="trunc_ln319_2"/></StgValue>
</operation>

<operation id="628" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc718.1:43 %select_ln319_1 = select i1 %select_ln291_6, i14 %shr546_1_cast50_cast, i14 %trunc_ln319_2

]]></Node>
<StgValue><ssdm name="select_ln319_1"/></StgValue>
</operation>

<operation id="629" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="14">
<![CDATA[
for.inc718.1:44 %trunc_ln319_3 = trunc i14 %select_ln319_1

]]></Node>
<StgValue><ssdm name="trunc_ln319_3"/></StgValue>
</operation>

<operation id="630" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc718.1:46 %add_ln319_6 = add i2 %trunc_ln319_3, i2 3

]]></Node>
<StgValue><ssdm name="add_ln319_6"/></StgValue>
</operation>

<operation id="631" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc718.1:48 %add_ln327_1 = add i2 %add_ln319_6, i2 %trunc_ln291_5

]]></Node>
<StgValue><ssdm name="add_ln327_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="632" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="12">
<![CDATA[
for.inc718.1:18 %zext_ln291_4 = zext i12 %shl_ln291_3

]]></Node>
<StgValue><ssdm name="zext_ln291_4"/></StgValue>
</operation>

<operation id="633" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1" op_15_bw="6" op_16_bw="6" op_17_bw="10" op_18_bw="10" op_19_bw="42">
<![CDATA[
for.inc718.1:37 %call_ln293 = call void @Crypto1_Pipeline_NTT_COL_LOOP11, i10 %add_ln293_4, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln291_6, i6 %trunc_ln293_1, i6 %trunc_ln291_3, i10 %mul_ln296_1, i10 %ReadAddr, i42 %add_ln302

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>

<operation id="634" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718.1:38 %call_ln307 = call void @generate_input_index, i4 %select_ln291_8, i6 %trunc_ln293_1, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="635" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718.1:39 %call_ln308 = call void @generate_output_index, i4 %select_ln291_8, i6 %trunc_ln293_1, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln308"/></StgValue>
</operation>

<operation id="636" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc718.1:45 %add_ln319_5 = add i14 %select_ln319_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln319_5"/></StgValue>
</operation>

<operation id="637" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc718.1:47 %add_ln319_1 = add i14 %add_ln319_5, i14 %zext_ln291_4

]]></Node>
<StgValue><ssdm name="add_ln319_1"/></StgValue>
</operation>

<operation id="638" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc718.1:49 %lshr_ln327_1 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln319_1, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln327_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="639" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc718.1:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_311_112, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="640" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc718.1:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_311_112, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="641" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc718.1:50 %add_ln327_3 = add i12 %lshr_ln327_1, i12 1024

]]></Node>
<StgValue><ssdm name="add_ln327_3"/></StgValue>
</operation>

<operation id="642" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="12">
<![CDATA[
for.inc718.1:51 %zext_ln327_1 = zext i12 %add_ln327_3

]]></Node>
<StgValue><ssdm name="zext_ln327_1"/></StgValue>
</operation>

<operation id="643" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718.1:52 %NTTTWiddleRAM_0_addr_1 = getelementptr i32 %NTTTWiddleRAM_0, i64 0, i64 %zext_ln327_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_addr_1"/></StgValue>
</operation>

<operation id="644" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718.1:53 %NTTTWiddleRAM_0_1_addr_1 = getelementptr i32 %NTTTWiddleRAM_0_1, i64 0, i64 %zext_ln327_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718.1:54 %NTTTWiddleRAM_0_2_addr_1 = getelementptr i32 %NTTTWiddleRAM_0_2, i64 0, i64 %zext_ln327_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_addr_1"/></StgValue>
</operation>

<operation id="646" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718.1:55 %NTTTWiddleRAM_0_3_addr_1 = getelementptr i32 %NTTTWiddleRAM_0_3, i64 0, i64 %zext_ln327_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_addr_1"/></StgValue>
</operation>

<operation id="647" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.1:56 %NTTTWiddleRAM_0_load_1 = load i12 %NTTTWiddleRAM_0_addr_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_load_1"/></StgValue>
</operation>

<operation id="648" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.1:57 %NTTTWiddleRAM_0_1_load_1 = load i12 %NTTTWiddleRAM_0_1_addr_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_load_1"/></StgValue>
</operation>

<operation id="649" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.1:58 %NTTTWiddleRAM_0_2_load_1 = load i12 %NTTTWiddleRAM_0_2_addr_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_load_1"/></StgValue>
</operation>

<operation id="650" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.1:59 %NTTTWiddleRAM_0_3_load_1 = load i12 %NTTTWiddleRAM_0_3_addr_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_load_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="651" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.1:56 %NTTTWiddleRAM_0_load_1 = load i12 %NTTTWiddleRAM_0_addr_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_load_1"/></StgValue>
</operation>

<operation id="652" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.1:57 %NTTTWiddleRAM_0_1_load_1 = load i12 %NTTTWiddleRAM_0_1_addr_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_load_1"/></StgValue>
</operation>

<operation id="653" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.1:58 %NTTTWiddleRAM_0_2_load_1 = load i12 %NTTTWiddleRAM_0_2_addr_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_load_1"/></StgValue>
</operation>

<operation id="654" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.1:59 %NTTTWiddleRAM_0_3_load_1 = load i12 %NTTTWiddleRAM_0_3_addr_1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_load_1"/></StgValue>
</operation>

<operation id="655" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc718.1:60 %TwiddleFactor_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %NTTTWiddleRAM_0_load_1, i32 %NTTTWiddleRAM_0_1_load_1, i32 %NTTTWiddleRAM_0_2_load_1, i32 %NTTTWiddleRAM_0_3_load_1, i2 %add_ln327_1

]]></Node>
<StgValue><ssdm name="TwiddleFactor_2"/></StgValue>
</operation>

<operation id="656" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc718.1:61 %call_ln327 = call void @Crypto1_Pipeline_VITIS_LOOP_333_513, i32 %TwiddleFactor_2, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln327"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="657" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc718.1:61 %call_ln327 = call void @Crypto1_Pipeline_VITIS_LOOP_333_513, i32 %TwiddleFactor_2, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln327"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="658" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="6" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="10" op_17_bw="42" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc718.1:62 %call_ln293 = call void @Crypto1_Pipeline_VITIS_LOOP_342_614, i10 %add_ln293_4, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln291_6, i10 %ReadAddr, i42 %add_ln302

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="659" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc718.1:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @NTT_STAGE_LOOP_NTT_ROW_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="660" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc718.1:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="661" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc718.1:30 %specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln293"/></StgValue>
</operation>

<operation id="662" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="6" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="10" op_17_bw="42" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc718.1:62 %call_ln293 = call void @Crypto1_Pipeline_VITIS_LOOP_342_614, i10 %add_ln293_4, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln291_6, i10 %ReadAddr, i42 %add_ln302

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>

<operation id="663" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
for.inc718.1:67 %br_ln293 = br void %NTT_COL_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="664" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
NTT_COL_LOOP.2:0 %indvar_flatten138_load = load i10 %indvar_flatten138

]]></Node>
<StgValue><ssdm name="indvar_flatten138_load"/></StgValue>
</operation>

<operation id="665" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_COL_LOOP.2:1 %icmp_ln291_2 = icmp_eq  i10 %indvar_flatten138_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln291_2"/></StgValue>
</operation>

<operation id="666" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
NTT_COL_LOOP.2:2 %add_ln291_7 = add i10 %indvar_flatten138_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln291_7"/></StgValue>
</operation>

<operation id="667" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NTT_COL_LOOP.2:3 %br_ln291 = br i1 %icmp_ln291_2, void %for.inc718.2, void %sw.epilog.loopexit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="668" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc718.2:0 %k_5_load = load i7 %k_5

]]></Node>
<StgValue><ssdm name="k_5_load"/></StgValue>
</operation>

<operation id="669" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc718.2:1 %j_10_load = load i4 %j_10

]]></Node>
<StgValue><ssdm name="j_10_load"/></StgValue>
</operation>

<operation id="670" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.2:2 %j_16 = add i4 %j_10_load, i4 1

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="671" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc718.2:5 %icmp_ln293_2 = icmp_eq  i7 %k_5_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln293_2"/></StgValue>
</operation>

<operation id="672" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718.2:64 %store_ln293 = store i10 %add_ln291_7, i10 %indvar_flatten138

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="673" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="674" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc718.2:6 %select_ln291_10 = select i1 %icmp_ln293_2, i7 0, i7 %k_5_load

]]></Node>
<StgValue><ssdm name="select_ln291_10"/></StgValue>
</operation>

<operation id="675" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.2:7 %cmp540_2_mid1 = icmp_ult  i4 %j_16, i4 6

]]></Node>
<StgValue><ssdm name="cmp540_2_mid1"/></StgValue>
</operation>

<operation id="676" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.2:8 %cmp540_287 = icmp_ult  i4 %j_10_load, i4 6

]]></Node>
<StgValue><ssdm name="cmp540_287"/></StgValue>
</operation>

<operation id="677" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc718.2:9 %select_ln291_11 = select i1 %icmp_ln293_2, i1 %cmp540_2_mid1, i1 %cmp540_287

]]></Node>
<StgValue><ssdm name="select_ln291_11"/></StgValue>
</operation>

<operation id="678" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718.2:10 %select_ln291_12 = select i1 %icmp_ln293_2, i4 5, i4 6

]]></Node>
<StgValue><ssdm name="select_ln291_12"/></StgValue>
</operation>

<operation id="679" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.2:11 %sub_ln291_2 = sub i4 %select_ln291_12, i4 %j_10_load

]]></Node>
<StgValue><ssdm name="sub_ln291_2"/></StgValue>
</operation>

<operation id="680" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="4">
<![CDATA[
for.inc718.2:12 %sext_ln291_4 = sext i4 %sub_ln291_2

]]></Node>
<StgValue><ssdm name="sext_ln291_4"/></StgValue>
</operation>

<operation id="681" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc718.2:13 %shl_ln291_4 = shl i32 1, i32 %sext_ln291_4

]]></Node>
<StgValue><ssdm name="shl_ln291_4"/></StgValue>
</operation>

<operation id="682" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="32">
<![CDATA[
for.inc718.2:14 %trunc_ln291_6 = trunc i32 %shl_ln291_4

]]></Node>
<StgValue><ssdm name="trunc_ln291_6"/></StgValue>
</operation>

<operation id="683" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718.2:15 %select_ln291_13 = select i1 %icmp_ln293_2, i4 %j_16, i4 %j_10_load

]]></Node>
<StgValue><ssdm name="select_ln291_13"/></StgValue>
</operation>

<operation id="684" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc718.2:19 %select_ln291_14 = select i1 %icmp_ln293_2, i4 11, i4 10

]]></Node>
<StgValue><ssdm name="select_ln291_14"/></StgValue>
</operation>

<operation id="685" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc718.2:20 %add_ln291_4 = add i4 %j_10_load, i4 %select_ln291_14

]]></Node>
<StgValue><ssdm name="add_ln291_4"/></StgValue>
</operation>

<operation id="686" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="13" op_0_bw="4">
<![CDATA[
for.inc718.2:22 %zext_ln291_8 = zext i4 %select_ln291_13

]]></Node>
<StgValue><ssdm name="zext_ln291_8"/></StgValue>
</operation>

<operation id="687" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc718.2:23 %lshr_ln291_2 = lshr i13 64, i13 %zext_ln291_8

]]></Node>
<StgValue><ssdm name="lshr_ln291_2"/></StgValue>
</operation>

<operation id="688" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="13">
<![CDATA[
for.inc718.2:24 %trunc_ln291_7 = trunc i13 %lshr_ln291_2

]]></Node>
<StgValue><ssdm name="trunc_ln291_7"/></StgValue>
</operation>

<operation id="689" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="7">
<![CDATA[
for.inc718.2:29 %trunc_ln293_2 = trunc i7 %select_ln291_10

]]></Node>
<StgValue><ssdm name="trunc_ln293_2"/></StgValue>
</operation>

<operation id="690" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="32">
<![CDATA[
for.inc718.2:32 %sext_ln291_4cast = trunc i32 %sext_ln291_4

]]></Node>
<StgValue><ssdm name="sext_ln291_4cast"/></StgValue>
</operation>

<operation id="691" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc718.2:33 %shr546_2 = lshr i6 %trunc_ln293_2, i6 %sext_ln291_4cast

]]></Node>
<StgValue><ssdm name="shr546_2"/></StgValue>
</operation>

<operation id="692" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc718.2:63 %add_ln293_2 = add i7 %select_ln291_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln293_2"/></StgValue>
</operation>

<operation id="693" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718.2:65 %store_ln293 = store i4 %select_ln291_13, i4 %j_10

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="694" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc718.2:66 %store_ln293 = store i7 %add_ln293_2, i7 %k_5

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="695" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="6">
<![CDATA[
for.inc718.2:35 %shr546_2_cast_cast = zext i6 %shr546_2

]]></Node>
<StgValue><ssdm name="shr546_2_cast_cast"/></StgValue>
</operation>

<operation id="696" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc718.2:36 %mul_ln296_2 = mul i10 %shr546_2_cast_cast, i10 %trunc_ln291_7

]]></Node>
<StgValue><ssdm name="mul_ln296_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="697" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="4">
<![CDATA[
for.inc718.2:16 %zext_ln291_6 = zext i4 %select_ln291_13

]]></Node>
<StgValue><ssdm name="zext_ln291_6"/></StgValue>
</operation>

<operation id="698" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc718.2:17 %shl_ln291_5 = shl i12 1, i12 %zext_ln291_6

]]></Node>
<StgValue><ssdm name="shl_ln291_5"/></StgValue>
</operation>

<operation id="699" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="4">
<![CDATA[
for.inc718.2:21 %sext_ln291_5 = sext i4 %add_ln291_4

]]></Node>
<StgValue><ssdm name="sext_ln291_5"/></StgValue>
</operation>

<operation id="700" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="2" op_0_bw="12">
<![CDATA[
for.inc718.2:25 %trunc_ln291_8 = trunc i12 %shl_ln291_5

]]></Node>
<StgValue><ssdm name="trunc_ln291_8"/></StgValue>
</operation>

<operation id="701" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="42">
<![CDATA[
for.inc718.2:26 %trunc_ln302_2 = trunc i42 %add_ln302_1

]]></Node>
<StgValue><ssdm name="trunc_ln302_2"/></StgValue>
</operation>

<operation id="702" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="7">
<![CDATA[
for.inc718.2:27 %zext_ln302_2 = zext i7 %select_ln291_10

]]></Node>
<StgValue><ssdm name="zext_ln302_2"/></StgValue>
</operation>

<operation id="703" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc718.2:28 %add_ln293_5 = add i10 %trunc_ln302_2, i10 %zext_ln302_2

]]></Node>
<StgValue><ssdm name="add_ln293_5"/></StgValue>
</operation>

<operation id="704" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
for.inc718.2:31 %k_20_cast_cast = zext i6 %trunc_ln293_2

]]></Node>
<StgValue><ssdm name="k_20_cast_cast"/></StgValue>
</operation>

<operation id="705" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="6">
<![CDATA[
for.inc718.2:34 %shr546_2_cast55_cast = zext i6 %shr546_2

]]></Node>
<StgValue><ssdm name="shr546_2_cast55_cast"/></StgValue>
</operation>

<operation id="706" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1" op_15_bw="6" op_16_bw="6" op_17_bw="10" op_18_bw="10" op_19_bw="42">
<![CDATA[
for.inc718.2:37 %call_ln293 = call void @Crypto1_Pipeline_NTT_COL_LOOP15, i10 %add_ln293_5, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln291_11, i6 %trunc_ln293_2, i6 %trunc_ln291_6, i10 %mul_ln296_2, i10 %ReadAddr, i42 %add_ln302_1

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>

<operation id="707" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718.2:38 %call_ln307 = call void @generate_input_index, i4 %select_ln291_13, i6 %trunc_ln293_2, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="708" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718.2:39 %call_ln308 = call void @generate_output_index, i4 %select_ln291_13, i6 %trunc_ln293_2, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln308"/></StgValue>
</operation>

<operation id="709" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc718.2:41 %shl616_2 = shl i32 %k_20_cast_cast, i32 %sext_ln291_5

]]></Node>
<StgValue><ssdm name="shl616_2"/></StgValue>
</operation>

<operation id="710" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="32">
<![CDATA[
for.inc718.2:42 %trunc_ln319_4 = trunc i32 %shl616_2

]]></Node>
<StgValue><ssdm name="trunc_ln319_4"/></StgValue>
</operation>

<operation id="711" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc718.2:43 %select_ln319_2 = select i1 %select_ln291_11, i14 %shr546_2_cast55_cast, i14 %trunc_ln319_4

]]></Node>
<StgValue><ssdm name="select_ln319_2"/></StgValue>
</operation>

<operation id="712" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="2" op_0_bw="14">
<![CDATA[
for.inc718.2:44 %trunc_ln319_5 = trunc i14 %select_ln319_2

]]></Node>
<StgValue><ssdm name="trunc_ln319_5"/></StgValue>
</operation>

<operation id="713" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc718.2:46 %add_ln319_8 = add i2 %trunc_ln319_5, i2 3

]]></Node>
<StgValue><ssdm name="add_ln319_8"/></StgValue>
</operation>

<operation id="714" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc718.2:48 %add_ln327_2 = add i2 %add_ln319_8, i2 %trunc_ln291_8

]]></Node>
<StgValue><ssdm name="add_ln327_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="715" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="12">
<![CDATA[
for.inc718.2:18 %zext_ln291_7 = zext i12 %shl_ln291_5

]]></Node>
<StgValue><ssdm name="zext_ln291_7"/></StgValue>
</operation>

<operation id="716" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1" op_15_bw="6" op_16_bw="6" op_17_bw="10" op_18_bw="10" op_19_bw="42">
<![CDATA[
for.inc718.2:37 %call_ln293 = call void @Crypto1_Pipeline_NTT_COL_LOOP15, i10 %add_ln293_5, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i1 %select_ln291_11, i6 %trunc_ln293_2, i6 %trunc_ln291_6, i10 %mul_ln296_2, i10 %ReadAddr, i42 %add_ln302_1

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>

<operation id="717" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718.2:38 %call_ln307 = call void @generate_input_index, i4 %select_ln291_13, i6 %trunc_ln293_2, i6 %InputIndex

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="718" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="6">
<![CDATA[
for.inc718.2:39 %call_ln308 = call void @generate_output_index, i4 %select_ln291_13, i6 %trunc_ln293_2, i6 %OutputIndex

]]></Node>
<StgValue><ssdm name="call_ln308"/></StgValue>
</operation>

<operation id="719" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc718.2:45 %add_ln319_7 = add i14 %select_ln319_2, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln319_7"/></StgValue>
</operation>

<operation id="720" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc718.2:47 %add_ln319_2 = add i14 %add_ln319_7, i14 %zext_ln291_7

]]></Node>
<StgValue><ssdm name="add_ln319_2"/></StgValue>
</operation>

<operation id="721" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc718.2:49 %lshr_ln327_2 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln319_2, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln327_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="722" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc718.2:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_311_116, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="723" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc718.2:40 %call_ln0 = call void @Crypto1_Pipeline_VITIS_LOOP_311_116, i6 %InputIndex, i32 %ReadData, i32 %ReadData_1, i32 %ReadData_2, i32 %ReadData_3, i32 %PermuteData, i32 %PermuteData_1, i32 %PermuteData_2, i32 %PermuteData_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="724" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc718.2:50 %xor_ln327 = xor i12 %lshr_ln327_2, i12 2048

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="725" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="12">
<![CDATA[
for.inc718.2:51 %zext_ln327_2 = zext i12 %xor_ln327

]]></Node>
<StgValue><ssdm name="zext_ln327_2"/></StgValue>
</operation>

<operation id="726" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718.2:52 %NTTTWiddleRAM_0_addr_2 = getelementptr i32 %NTTTWiddleRAM_0, i64 0, i64 %zext_ln327_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_addr_2"/></StgValue>
</operation>

<operation id="727" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718.2:53 %NTTTWiddleRAM_0_1_addr_2 = getelementptr i32 %NTTTWiddleRAM_0_1, i64 0, i64 %zext_ln327_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_addr_2"/></StgValue>
</operation>

<operation id="728" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718.2:54 %NTTTWiddleRAM_0_2_addr_2 = getelementptr i32 %NTTTWiddleRAM_0_2, i64 0, i64 %zext_ln327_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_addr_2"/></StgValue>
</operation>

<operation id="729" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc718.2:55 %NTTTWiddleRAM_0_3_addr_2 = getelementptr i32 %NTTTWiddleRAM_0_3, i64 0, i64 %zext_ln327_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_addr_2"/></StgValue>
</operation>

<operation id="730" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.2:56 %NTTTWiddleRAM_0_load_2 = load i12 %NTTTWiddleRAM_0_addr_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_load_2"/></StgValue>
</operation>

<operation id="731" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.2:57 %NTTTWiddleRAM_0_1_load_2 = load i12 %NTTTWiddleRAM_0_1_addr_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_load_2"/></StgValue>
</operation>

<operation id="732" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.2:58 %NTTTWiddleRAM_0_2_load_2 = load i12 %NTTTWiddleRAM_0_2_addr_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_load_2"/></StgValue>
</operation>

<operation id="733" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.2:59 %NTTTWiddleRAM_0_3_load_2 = load i12 %NTTTWiddleRAM_0_3_addr_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_load_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="734" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.2:56 %NTTTWiddleRAM_0_load_2 = load i12 %NTTTWiddleRAM_0_addr_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_load_2"/></StgValue>
</operation>

<operation id="735" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.2:57 %NTTTWiddleRAM_0_1_load_2 = load i12 %NTTTWiddleRAM_0_1_addr_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_1_load_2"/></StgValue>
</operation>

<operation id="736" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.2:58 %NTTTWiddleRAM_0_2_load_2 = load i12 %NTTTWiddleRAM_0_2_addr_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_2_load_2"/></StgValue>
</operation>

<operation id="737" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
for.inc718.2:59 %NTTTWiddleRAM_0_3_load_2 = load i12 %NTTTWiddleRAM_0_3_addr_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_0_3_load_2"/></StgValue>
</operation>

<operation id="738" st_id="65" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc718.2:60 %TwiddleFactor_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %NTTTWiddleRAM_0_load_2, i32 %NTTTWiddleRAM_0_1_load_2, i32 %NTTTWiddleRAM_0_2_load_2, i32 %NTTTWiddleRAM_0_3_load_2, i2 %add_ln327_2

]]></Node>
<StgValue><ssdm name="TwiddleFactor_4"/></StgValue>
</operation>

<operation id="739" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc718.2:61 %call_ln327 = call void @Crypto1_Pipeline_VITIS_LOOP_333_517, i32 %TwiddleFactor_4, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln327"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="740" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc718.2:61 %call_ln327 = call void @Crypto1_Pipeline_VITIS_LOOP_333_517, i32 %TwiddleFactor_4, i32 %PermuteData, i32 %PermuteData_2, i32 %PermuteData_1, i32 %PermuteData_3, i32 %NTTData, i32 %NTTData_2, i32 %NTTData_1, i32 %NTTData_3

]]></Node>
<StgValue><ssdm name="call_ln327"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="741" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="6" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="10" op_17_bw="42" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc718.2:62 %call_ln293 = call void @Crypto1_Pipeline_VITIS_LOOP_342_618, i10 %add_ln293_5, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln291_11, i10 %ReadAddr, i42 %add_ln302_1

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="742" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc718.2:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @NTT_STAGE_LOOP_NTT_ROW_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="743" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc718.2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="744" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc718.2:30 %specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln293"/></StgValue>
</operation>

<operation id="745" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="6" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="10" op_17_bw="42" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc718.2:62 %call_ln293 = call void @Crypto1_Pipeline_VITIS_LOOP_342_618, i10 %add_ln293_5, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i6 %OutputIndex, i32 %NTTData, i32 %NTTData_1, i32 %NTTData_2, i32 %NTTData_3, i1 %select_ln291_11, i10 %ReadAddr, i42 %add_ln302_1

]]></Node>
<StgValue><ssdm name="call_ln293"/></StgValue>
</operation>

<operation id="746" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
for.inc718.2:67 %br_ln293 = br void %NTT_COL_LOOP.2

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="747" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="41" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
POLY_MUL_MOD_LOOP:16 %call_ln267 = call void @Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, i41 %sub_ln267, i41 %sub_ln268, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>

<operation id="748" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="41" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
POLY_SUB_MOD_LOOP:16 %call_ln230 = call void @Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP, i41 %sub_ln230, i41 %sub_ln231, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="749" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="41" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
POLY_ADD_MOD_LOOP:16 %call_ln188 = call void @Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP, i41 %sub_ln188, i41 %sub_ln189, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="750" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="42" op_0_bw="41">
<![CDATA[
POLY_MUL_MOD_LOOP:5 %sext_ln267 = sext i41 %sub_ln267

]]></Node>
<StgValue><ssdm name="sext_ln267"/></StgValue>
</operation>

<operation id="751" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_MUL_MOD_LOOP:6 %add_ln267 = add i42 %sext_ln267, i42 64

]]></Node>
<StgValue><ssdm name="add_ln267"/></StgValue>
</operation>

<operation id="752" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="42" op_0_bw="41">
<![CDATA[
POLY_MUL_MOD_LOOP:13 %sext_ln268 = sext i41 %sub_ln268

]]></Node>
<StgValue><ssdm name="sext_ln268"/></StgValue>
</operation>

<operation id="753" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_MUL_MOD_LOOP:14 %add_ln268 = add i42 %sext_ln268, i42 64

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="754" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_MUL_MOD_LOOP:17 %call_ln267 = call void @Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9, i42 %add_ln267, i42 %add_ln268, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>

<operation id="755" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="42" op_0_bw="41">
<![CDATA[
POLY_SUB_MOD_LOOP:5 %sext_ln230 = sext i41 %sub_ln230

]]></Node>
<StgValue><ssdm name="sext_ln230"/></StgValue>
</operation>

<operation id="756" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_SUB_MOD_LOOP:6 %add_ln230 = add i42 %sext_ln230, i42 64

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="757" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="42" op_0_bw="41">
<![CDATA[
POLY_SUB_MOD_LOOP:13 %sext_ln231 = sext i41 %sub_ln231

]]></Node>
<StgValue><ssdm name="sext_ln231"/></StgValue>
</operation>

<operation id="758" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_SUB_MOD_LOOP:14 %add_ln231 = add i42 %sext_ln231, i42 64

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="759" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_SUB_MOD_LOOP:17 %call_ln230 = call void @Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7, i42 %add_ln230, i42 %add_ln231, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="760" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="42" op_0_bw="41">
<![CDATA[
POLY_ADD_MOD_LOOP:5 %sext_ln188 = sext i41 %sub_ln188

]]></Node>
<StgValue><ssdm name="sext_ln188"/></StgValue>
</operation>

<operation id="761" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_ADD_MOD_LOOP:6 %add_ln188 = add i42 %sext_ln188, i42 64

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="762" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="42" op_0_bw="41">
<![CDATA[
POLY_ADD_MOD_LOOP:13 %sext_ln189 = sext i41 %sub_ln189

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="763" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_ADD_MOD_LOOP:14 %add_ln189 = add i42 %sext_ln189, i42 64

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="764" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_ADD_MOD_LOOP:17 %call_ln188 = call void @Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5, i42 %add_ln188, i42 %add_ln189, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="765" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_MUL_MOD_LOOP:17 %call_ln267 = call void @Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9, i42 %add_ln267, i42 %add_ln268, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>

<operation id="766" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_SUB_MOD_LOOP:17 %call_ln230 = call void @Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7, i42 %add_ln230, i42 %add_ln231, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="767" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_ADD_MOD_LOOP:17 %call_ln188 = call void @Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5, i42 %add_ln188, i42 %add_ln189, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="768" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_MUL_MOD_LOOP:7 %add_ln267_1 = add i42 %sext_ln267, i42 128

]]></Node>
<StgValue><ssdm name="add_ln267_1"/></StgValue>
</operation>

<operation id="769" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_MUL_MOD_LOOP:15 %add_ln268_1 = add i42 %sext_ln268, i42 128

]]></Node>
<StgValue><ssdm name="add_ln268_1"/></StgValue>
</operation>

<operation id="770" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_MUL_MOD_LOOP:18 %call_ln267 = call void @Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10, i42 %add_ln267_1, i42 %add_ln268_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>

<operation id="771" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_SUB_MOD_LOOP:7 %add_ln230_1 = add i42 %sext_ln230, i42 128

]]></Node>
<StgValue><ssdm name="add_ln230_1"/></StgValue>
</operation>

<operation id="772" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_SUB_MOD_LOOP:15 %add_ln231_1 = add i42 %sext_ln231, i42 128

]]></Node>
<StgValue><ssdm name="add_ln231_1"/></StgValue>
</operation>

<operation id="773" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_SUB_MOD_LOOP:18 %call_ln230 = call void @Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8, i42 %add_ln230_1, i42 %add_ln231_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="774" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_ADD_MOD_LOOP:7 %add_ln188_1 = add i42 %sext_ln188, i42 128

]]></Node>
<StgValue><ssdm name="add_ln188_1"/></StgValue>
</operation>

<operation id="775" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
POLY_ADD_MOD_LOOP:15 %add_ln189_1 = add i42 %sext_ln189, i42 128

]]></Node>
<StgValue><ssdm name="add_ln189_1"/></StgValue>
</operation>

<operation id="776" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_ADD_MOD_LOOP:18 %call_ln188 = call void @Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6, i42 %add_ln188_1, i42 %add_ln189_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="777" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_MUL_MOD_LOOP:18 %call_ln267 = call void @Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10, i42 %add_ln267_1, i42 %add_ln268_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>

<operation id="778" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
POLY_MUL_MOD_LOOP:19 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="779" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_SUB_MOD_LOOP:18 %call_ln230 = call void @Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8, i42 %add_ln230_1, i42 %add_ln231_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="780" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
POLY_SUB_MOD_LOOP:19 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="781" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="42" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0">
<![CDATA[
POLY_ADD_MOD_LOOP:18 %call_ln188 = call void @Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6, i42 %add_ln188_1, i42 %add_ln189_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="782" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
POLY_ADD_MOD_LOOP:19 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="783" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
for.inc185.preheader:0 %call_ln0 = call void @Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP, i32 %NTTTWiddleRAM_0, i32 %NTTTWiddleRAM_0_1, i32 %NTTTWiddleRAM_0_2, i32 %NTTTWiddleRAM_0_3, i32 %INTTTWiddleRAM_0, i32 %INTTTWiddleRAM_0_1, i32 %INTTTWiddleRAM_0_2, i32 %INTTTWiddleRAM_0_3, i32 %NTTTwiddleIn, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="784" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
for.inc185.preheader:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="785" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0">
<![CDATA[
READ_DATA_LOOP:9 %call_ln99 = call void @Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP, i41 %sub_ln99, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="786" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0">
<![CDATA[
WRITE_DATA_LOOP:9 %call_ln80 = call void @Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP, i41 %sub_ln80, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="787" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
READ_DATA_LOOP:10 %empty_500 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="788" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
WRITE_DATA_LOOP:10 %empty_495 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="789" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="42" op_0_bw="41">
<![CDATA[
READ_DATA_LOOP:5 %sext_ln99 = sext i41 %sub_ln99

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="790" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
READ_DATA_LOOP:6 %add_ln99 = add i42 %sext_ln99, i42 64

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="791" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
READ_DATA_LOOP:11 %empty_501 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="792" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
READ_DATA_LOOP:12 %call_ln99 = call void @Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3, i42 %add_ln99, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="793" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="42" op_0_bw="41">
<![CDATA[
WRITE_DATA_LOOP:5 %sext_ln80 = sext i41 %sub_ln80

]]></Node>
<StgValue><ssdm name="sext_ln80"/></StgValue>
</operation>

<operation id="794" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
WRITE_DATA_LOOP:6 %add_ln80 = add i42 %sext_ln80, i42 64

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="795" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
WRITE_DATA_LOOP:11 %empty_496 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="796" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
WRITE_DATA_LOOP:12 %call_ln80 = call void @Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1, i42 %add_ln80, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="797" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
READ_DATA_LOOP:12 %call_ln99 = call void @Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3, i42 %add_ln99, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="798" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
WRITE_DATA_LOOP:12 %call_ln80 = call void @Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1, i42 %add_ln80, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="799" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
READ_DATA_LOOP:13 %empty_502 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="800" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
WRITE_DATA_LOOP:13 %empty_497 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="801" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
READ_DATA_LOOP:7 %add_ln99_1 = add i42 %sext_ln99, i42 128

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="802" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
READ_DATA_LOOP:14 %empty_503 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="803" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
READ_DATA_LOOP:15 %call_ln99 = call void @Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4, i42 %add_ln99_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="804" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
WRITE_DATA_LOOP:7 %add_ln80_1 = add i42 %sext_ln80, i42 128

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="805" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
WRITE_DATA_LOOP:14 %empty_498 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="806" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
WRITE_DATA_LOOP:15 %call_ln80 = call void @Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2, i42 %add_ln80_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="807" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
READ_DATA_LOOP:15 %call_ln99 = call void @Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4, i42 %add_ln99_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="808" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
READ_DATA_LOOP:16 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="809" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4" op_12_bw="4" op_13_bw="1" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
WRITE_DATA_LOOP:15 %call_ln80 = call void @Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2, i42 %add_ln80_1, i32 %DataRAM, i32 %DataRAM_1, i32 %DataRAM_2, i32 %DataRAM_3, i32 %DataRAM_4, i32 %DataRAM_5, i32 %DataRAM_6, i32 %DataRAM_7, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>

<operation id="810" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
WRITE_DATA_LOOP:16 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="811" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0">
<![CDATA[
sw.epilog:0 %ret_ln436 = ret

]]></Node>
<StgValue><ssdm name="ret_ln436"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
