

================================================================
== Vitis HLS Report for 'loss_derivative'
================================================================
* Date:           Mon May  2 12:15:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |        2|        ?|         3|          1|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_26_1  |        ?|        ?|         2|          1|          1|        ?|       yes|
        |- VITIS_LOOP_32_2  |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        |- VITIS_LOOP_38_3  |        8|      134|         9|          1|          1|  1 ~ 127|       yes|
        |- VITIS_LOOP_42_4  |       35|      161|        36|          1|          1|  1 ~ 127|       yes|
        |- VITIS_LOOP_48_5  |        0|      150|        25|          1|          1|  0 ~ 127|       yes|
        |- Loop 7           |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 9
  * Pipeline-4: initiation interval (II) = 1, depth = 36
  * Pipeline-5: initiation interval (II) = 1, depth = 25
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 120
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 24 25 26 }
  Pipeline-3 : II = 1, D = 9, States = { 28 29 30 31 32 33 34 35 36 }
  Pipeline-4 : II = 1, D = 36, States = { 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
  Pipeline-5 : II = 1, D = 25, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 }
  Pipeline-6 : II = 1, D = 3, States = { 113 114 115 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 74 24 
24 --> 27 25 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 37 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 28 
37 --> 38 
38 --> 74 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 38 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 112 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 87 
112 --> 120 113 
113 --> 116 114 
114 --> 115 
115 --> 113 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 122 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 200, void @empty_17, void @empty_1, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_13, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_5, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_6, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_size"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_size, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_7, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_size, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_8, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_9, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N"   --->   Operation 139 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%x_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x_size"   --->   Operation 140 'read' 'x_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 141 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (1.00ns)   --->   "%dx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dx"   --->   Operation 142 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 143 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 143 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%log_probs_V = alloca i64 1" [lossfun/main.cpp:15]   --->   Operation 144 'alloca' 'log_probs_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%probs_V = alloca i64 1" [lossfun/main.cpp:16]   --->   Operation 145 'alloca' 'probs_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%xbuff_V = alloca i64 1" [lossfun/main.cpp:17]   --->   Operation 146 'alloca' 'xbuff_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%dxbuff_V = alloca i64 1" [lossfun/main.cpp:18]   --->   Operation 147 'alloca' 'dxbuff_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 148 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp_ne  i32 %x_size_read, i32 0" [lossfun/main.cpp:20]   --->   Operation 148 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %loop-memcpy-residual-header453, void %loop-memcpy-expansion450.preheader" [lossfun/main.cpp:20]   --->   Operation 149 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %x_read, i32 1, i32 63"   --->   Operation 150 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast"   --->   Operation 151 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast"   --->   Operation 152 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 154 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 155 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 156 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 157 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 158 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 159 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion450"   --->   Operation 160 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%loop_index451 = phi i7 %empty_42, void %loop-memcpy-expansion450.split, i7 0, void %loop-memcpy-expansion450.preheader"   --->   Operation 161 'phi' 'loop_index451' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (1.87ns)   --->   "%empty_42 = add i7 %loop_index451, i7 1"   --->   Operation 162 'add' 'empty_42' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%loop_index451_cast10 = zext i7 %loop_index451"   --->   Operation 163 'zext' 'loop_index451_cast10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (2.47ns)   --->   "%exitcond4729 = icmp_eq  i32 %loop_index451_cast10, i32 %x_size_read"   --->   Operation 165 'icmp' 'exitcond4729' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 166 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4729, void %loop-memcpy-expansion450.split, void %loop-memcpy-residual-header453.loopexit"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 168 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr"   --->   Operation 168 'read' 'gmem_addr_read' <Predicate = (!exitcond4729)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%loop_index451_cast3 = zext i7 %loop_index451"   --->   Operation 169 'zext' 'loop_index451_cast3' <Predicate = (!exitcond4729)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%xbuff_V_addr = getelementptr i16 %xbuff_V, i64 0, i64 %loop_index451_cast3"   --->   Operation 170 'getelementptr' 'xbuff_V_addr' <Predicate = (!exitcond4729)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %gmem_addr_read, i7 %xbuff_V_addr"   --->   Operation 171 'store' 'store_ln0' <Predicate = (!exitcond4729)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion450"   --->   Operation 172 'br' 'br_ln0' <Predicate = (!exitcond4729)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header453"   --->   Operation 173 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %x_read, i32 1, i32 63" [lossfun/main.cpp:25]   --->   Operation 174 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i63 %trunc_ln" [lossfun/main.cpp:25]   --->   Operation 175 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln25" [lossfun/main.cpp:25]   --->   Operation 176 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [7/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 177 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 178 [6/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 178 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 179 [5/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 179 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 180 [4/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 180 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 181 [3/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 181 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 182 [2/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 182 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 183 [1/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 183 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 184 [1/1] (7.30ns)   --->   "%max_V = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_1" [lossfun/main.cpp:25]   --->   Operation 184 'read' 'max_V' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 1.58>
ST_20 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [lossfun/main.cpp:26]   --->   Operation 185 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%i = phi i32 1, void %loop-memcpy-residual-header453, i32 %add_ln26, void %.split7" [lossfun/main.cpp:26]   --->   Operation 186 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%max_V_1 = phi i16 %max_V, void %loop-memcpy-residual-header453, i16 %max_V_2, void %.split7"   --->   Operation 187 'phi' 'max_V_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 188 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_ult  i32 %i, i32 %x_size_read" [lossfun/main.cpp:26]   --->   Operation 189 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %._crit_edge438.loopexit, void %.split7" [lossfun/main.cpp:26]   --->   Operation 190 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %i, i32 1" [lossfun/main.cpp:26]   --->   Operation 191 'add' 'add_ln26' <Predicate = (icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%i_cast4 = zext i32 %i" [lossfun/main.cpp:26]   --->   Operation 192 'zext' 'i_cast4' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%xbuff_V_addr_1 = getelementptr i16 %xbuff_V, i64 0, i64 %i_cast4"   --->   Operation 193 'getelementptr' 'xbuff_V_addr_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 194 [2/2] (3.25ns)   --->   "%xbuff_V_load = load i7 %xbuff_V_addr_1"   --->   Operation 194 'load' 'xbuff_V_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 22 <SV = 19> <Delay = 6.48>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lossfun/main.cpp:25]   --->   Operation 195 'specloopname' 'specloopname_ln25' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 196 [1/2] (3.25ns)   --->   "%xbuff_V_load = load i7 %xbuff_V_addr_1"   --->   Operation 196 'load' 'xbuff_V_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_22 : Operation 197 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %xbuff_V_load, i16 %max_V_1"   --->   Operation 197 'icmp' 'icmp_ln1494' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 198 [1/1] (0.80ns)   --->   "%max_V_2 = select i1 %icmp_ln1494, i16 %xbuff_V_load, i16 %max_V_1" [lossfun/main.cpp:27]   --->   Operation 198 'select' 'max_V_2' <Predicate = (icmp_ln26)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 199 'br' 'br_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 23 <SV = 19> <Delay = 2.47>
ST_23 : Operation 200 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_sgt  i32 %x_size_read, i32 0" [lossfun/main.cpp:32]   --->   Operation 200 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge421, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98.preheader" [lossfun/main.cpp:32]   --->   Operation 201 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98"   --->   Operation 202 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 1.58>

State 24 <SV = 20> <Delay = 3.25>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln32, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98.split, i7 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98.preheader" [lossfun/main.cpp:32]   --->   Operation 203 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (1.87ns)   --->   "%add_ln32 = add i7 %i_1, i7 1" [lossfun/main.cpp:32]   --->   Operation 204 'add' 'add_ln32' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [lossfun/main.cpp:32]   --->   Operation 205 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 206 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln32_1 = icmp_eq  i32 %i_1_cast, i32 %x_size_read" [lossfun/main.cpp:32]   --->   Operation 207 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 208 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32_1, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98.split, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [lossfun/main.cpp:32]   --->   Operation 209 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%i_1_cast5 = zext i7 %i_1" [lossfun/main.cpp:32]   --->   Operation 210 'zext' 'i_1_cast5' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%xbuff_V_addr_2 = getelementptr i16 %xbuff_V, i64 0, i64 %i_1_cast5"   --->   Operation 211 'getelementptr' 'xbuff_V_addr_2' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_24 : Operation 212 [2/2] (3.25ns)   --->   "%xbuff_V_load_1 = load i7 %xbuff_V_addr_2"   --->   Operation 212 'load' 'xbuff_V_load_1' <Predicate = (!icmp_ln32_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 25 <SV = 21> <Delay = 5.33>
ST_25 : Operation 213 [1/2] (3.25ns)   --->   "%xbuff_V_load_1 = load i7 %xbuff_V_addr_2"   --->   Operation 213 'load' 'xbuff_V_load_1' <Predicate = (!icmp_ln32_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_25 : Operation 214 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 %xbuff_V_load_1, i16 %max_V_1"   --->   Operation 214 'sub' 'sub_ln703' <Predicate = (!icmp_ln32_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 3.25>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [lossfun/main.cpp:32]   --->   Operation 215 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%log_probs_V_addr = getelementptr i16 %log_probs_V, i64 0, i64 %i_1_cast5" [lossfun/main.cpp:33]   --->   Operation 216 'getelementptr' 'log_probs_V_addr' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln33 = store i16 %sub_ln703, i7 %log_probs_V_addr" [lossfun/main.cpp:33]   --->   Operation 217 'store' 'store_ln33' <Predicate = (!icmp_ln32_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>

State 27 <SV = 21> <Delay = 1.58>
ST_27 : Operation 219 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 28 <SV = 22> <Delay = 3.25>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln38, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i7 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [lossfun/main.cpp:38]   --->   Operation 220 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%sum_V = phi i16 %sum_V_1, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 221 'phi' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 222 [1/1] (1.87ns)   --->   "%add_ln38 = add i7 %i_2, i7 1" [lossfun/main.cpp:38]   --->   Operation 222 'add' 'add_ln38' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_2" [lossfun/main.cpp:38]   --->   Operation 223 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 225 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %i_2_cast, i32 %x_size_read" [lossfun/main.cpp:38]   --->   Operation 225 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 226 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader" [lossfun/main.cpp:38]   --->   Operation 227 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%i_2_cast6 = zext i7 %i_2" [lossfun/main.cpp:38]   --->   Operation 228 'zext' 'i_2_cast6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%log_probs_V_addr_1 = getelementptr i16 %log_probs_V, i64 0, i64 %i_2_cast6" [lossfun/main.cpp:39]   --->   Operation 229 'getelementptr' 'log_probs_V_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 230 [2/2] (3.25ns)   --->   "%x_V = load i7 %log_probs_V_addr_1" [lossfun/main.cpp:39]   --->   Operation 230 'load' 'x_V' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 29 <SV = 23> <Delay = 3.25>
ST_29 : Operation 231 [1/2] (3.25ns)   --->   "%x_V = load i7 %log_probs_V_addr_1" [lossfun/main.cpp:39]   --->   Operation 231 'load' 'x_V' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 30 <SV = 24> <Delay = 4.44>
ST_30 : Operation 232 [6/6] (4.44ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 232 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 25> <Delay = 7.30>
ST_31 : Operation 233 [5/6] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 233 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 26> <Delay = 7.30>
ST_32 : Operation 234 [4/6] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 234 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 27> <Delay = 7.30>
ST_33 : Operation 235 [3/6] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 235 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 28> <Delay = 7.30>
ST_34 : Operation 236 [2/6] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 236 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 29> <Delay = 5.27>
ST_35 : Operation 237 [1/6] (5.27ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 237 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 5.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 30> <Delay = 2.07>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lossfun/main.cpp:36]   --->   Operation 238 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 239 [1/1] (2.07ns)   --->   "%sum_V_1 = add i16 %op2_V, i16 %sum_V"   --->   Operation 239 'add' 'sum_V_1' <Predicate = (!icmp_ln38)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 240 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 37 <SV = 23> <Delay = 1.58>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%sum_V_cast = sext i16 %sum_V"   --->   Operation 241 'sext' 'sum_V_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 242 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 38 <SV = 24> <Delay = 3.25>
ST_38 : Operation 243 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %add_ln42, void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, i7 0, void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader" [lossfun/main.cpp:42]   --->   Operation 243 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 244 [1/1] (1.87ns)   --->   "%add_ln42 = add i7 %i_3, i7 1" [lossfun/main.cpp:42]   --->   Operation 244 'add' 'add_ln42' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 245 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i_3" [lossfun/main.cpp:42]   --->   Operation 245 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 246 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 247 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i32 %i_3_cast, i32 %x_size_read" [lossfun/main.cpp:42]   --->   Operation 247 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 248 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, void %._crit_edge421.loopexit" [lossfun/main.cpp:42]   --->   Operation 249 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "%i_3_cast7 = zext i7 %i_3" [lossfun/main.cpp:42]   --->   Operation 250 'zext' 'i_3_cast7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_38 : Operation 251 [1/1] (0.00ns)   --->   "%log_probs_V_addr_2 = getelementptr i16 %log_probs_V, i64 0, i64 %i_3_cast7" [lossfun/main.cpp:43]   --->   Operation 251 'getelementptr' 'log_probs_V_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_38 : Operation 252 [2/2] (3.25ns)   --->   "%x_V_1 = load i7 %log_probs_V_addr_2" [lossfun/main.cpp:43]   --->   Operation 252 'load' 'x_V_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 39 <SV = 25> <Delay = 3.25>
ST_39 : Operation 253 [1/2] (3.25ns)   --->   "%x_V_1 = load i7 %log_probs_V_addr_2" [lossfun/main.cpp:43]   --->   Operation 253 'load' 'x_V_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 40 <SV = 26> <Delay = 4.44>
ST_40 : Operation 254 [6/6] (4.44ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 254 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 27> <Delay = 7.30>
ST_41 : Operation 255 [5/6] (7.30ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 255 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 28> <Delay = 7.30>
ST_42 : Operation 256 [4/6] (7.30ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 256 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 29> <Delay = 7.30>
ST_43 : Operation 257 [3/6] (7.30ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 257 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 30> <Delay = 7.30>
ST_44 : Operation 258 [2/6] (7.30ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 258 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 31> <Delay = 5.27>
ST_45 : Operation 259 [1/6] (5.27ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 259 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 5.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 32> <Delay = 4.07>
ST_46 : Operation 260 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %op_V_1, i7 0"   --->   Operation 260 'bitconcatenate' 't' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_46 : Operation 261 [27/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 261 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 33> <Delay = 4.07>
ST_47 : Operation 262 [26/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 262 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 34> <Delay = 4.07>
ST_48 : Operation 263 [25/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 263 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 35> <Delay = 4.07>
ST_49 : Operation 264 [24/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 264 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 36> <Delay = 4.07>
ST_50 : Operation 265 [23/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 265 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 37> <Delay = 4.07>
ST_51 : Operation 266 [22/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 266 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 38> <Delay = 4.07>
ST_52 : Operation 267 [21/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 267 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 39> <Delay = 4.07>
ST_53 : Operation 268 [20/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 268 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 40> <Delay = 4.07>
ST_54 : Operation 269 [19/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 269 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 41> <Delay = 4.07>
ST_55 : Operation 270 [18/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 270 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 42> <Delay = 4.07>
ST_56 : Operation 271 [17/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 271 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 43> <Delay = 4.07>
ST_57 : Operation 272 [16/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 272 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 44> <Delay = 4.07>
ST_58 : Operation 273 [15/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 273 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 45> <Delay = 4.07>
ST_59 : Operation 274 [14/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 274 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 46> <Delay = 4.07>
ST_60 : Operation 275 [13/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 275 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 47> <Delay = 4.07>
ST_61 : Operation 276 [12/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 276 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 48> <Delay = 4.07>
ST_62 : Operation 277 [11/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 277 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 49> <Delay = 4.07>
ST_63 : Operation 278 [10/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 278 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 50> <Delay = 4.07>
ST_64 : Operation 279 [9/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 279 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 51> <Delay = 4.07>
ST_65 : Operation 280 [8/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 280 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 52> <Delay = 4.07>
ST_66 : Operation 281 [7/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 281 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 53> <Delay = 4.07>
ST_67 : Operation 282 [6/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 282 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 54> <Delay = 4.07>
ST_68 : Operation 283 [5/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 283 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 55> <Delay = 4.07>
ST_69 : Operation 284 [4/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 284 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 56> <Delay = 4.07>
ST_70 : Operation 285 [3/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 285 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 57> <Delay = 4.07>
ST_71 : Operation 286 [2/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 286 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 58> <Delay = 4.07>
ST_72 : Operation 287 [1/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 287 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 59> <Delay = 3.25>
ST_73 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lossfun/main.cpp:42]   --->   Operation 288 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_73 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i16 %sdiv_ln1148"   --->   Operation 289 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_73 : Operation 290 [1/1] (0.00ns)   --->   "%probs_V_addr = getelementptr i16 %probs_V, i64 0, i64 %i_3_cast7" [lossfun/main.cpp:43]   --->   Operation 290 'getelementptr' 'probs_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_73 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln43 = store i16 %trunc_ln703, i7 %probs_V_addr" [lossfun/main.cpp:43]   --->   Operation 291 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 292 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 74 <SV = 25> <Delay = 3.25>
ST_74 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge421"   --->   Operation 293 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i32 %y_read" [lossfun/main.cpp:46]   --->   Operation 294 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 295 [1/1] (0.00ns)   --->   "%probs_V_addr_1 = getelementptr i16 %probs_V, i64 0, i64 %zext_ln46" [lossfun/main.cpp:46]   --->   Operation 295 'getelementptr' 'probs_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 296 [2/2] (3.25ns)   --->   "%x_V_2 = load i7 %probs_V_addr_1" [lossfun/main.cpp:46]   --->   Operation 296 'load' 'x_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 297 [1/1] (0.00ns)   --->   "%dxbuff_V_addr = getelementptr i16 %dxbuff_V, i64 0, i64 %zext_ln46" [lossfun/main.cpp:46]   --->   Operation 297 'getelementptr' 'dxbuff_V_addr' <Predicate = true> <Delay = 0.00>

State 75 <SV = 26> <Delay = 3.25>
ST_75 : Operation 298 [1/2] (3.25ns)   --->   "%x_V_2 = load i7 %probs_V_addr_1" [lossfun/main.cpp:46]   --->   Operation 298 'load' 'x_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 76 <SV = 27> <Delay = 5.51>
ST_76 : Operation 299 [11/11] (5.51ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 299 'call' 'op2_V_1' <Predicate = true> <Delay = 5.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 28> <Delay = 6.91>
ST_77 : Operation 300 [10/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 300 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 29> <Delay = 6.91>
ST_78 : Operation 301 [9/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 301 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 30> <Delay = 6.91>
ST_79 : Operation 302 [8/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 302 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 31> <Delay = 6.91>
ST_80 : Operation 303 [7/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 303 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 32> <Delay = 6.91>
ST_81 : Operation 304 [6/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 304 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 33> <Delay = 6.91>
ST_82 : Operation 305 [5/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 305 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 34> <Delay = 6.91>
ST_83 : Operation 306 [4/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 306 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 35> <Delay = 6.91>
ST_84 : Operation 307 [3/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 307 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 36> <Delay = 6.91>
ST_85 : Operation 308 [2/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 308 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 37> <Delay = 6.12>
ST_86 : Operation 309 [1/11] (4.05ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 309 'call' 'op2_V_1' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 310 [1/1] (2.07ns)   --->   "%loss_V = sub i16 0, i16 %op2_V_1"   --->   Operation 310 'sub' 'loss_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 311 [1/1] (1.58ns)   --->   "%br_ln48 = br void" [lossfun/main.cpp:48]   --->   Operation 311 'br' 'br_ln48' <Predicate = true> <Delay = 1.58>

State 87 <SV = 38> <Delay = 3.25>
ST_87 : Operation 312 [1/1] (0.00ns)   --->   "%i_4 = phi i7 0, void %._crit_edge421, i7 %add_ln48, void" [lossfun/main.cpp:48]   --->   Operation 312 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 313 [1/1] (1.87ns)   --->   "%add_ln48 = add i7 %i_4, i7 1" [lossfun/main.cpp:48]   --->   Operation 313 'add' 'add_ln48' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 314 [1/1] (0.00ns)   --->   "%i_4_cast4 = zext i7 %i_4" [lossfun/main.cpp:48]   --->   Operation 314 'zext' 'i_4_cast4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 315 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 315 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 316 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %i_4_cast4, i32 %x_size_read" [lossfun/main.cpp:48]   --->   Operation 316 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 317 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 127, i64 0"   --->   Operation 317 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split, void %._crit_edge.loopexit" [lossfun/main.cpp:48]   --->   Operation 318 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 319 [1/1] (0.00ns)   --->   "%i_4_cast = zext i7 %i_4" [lossfun/main.cpp:48]   --->   Operation 319 'zext' 'i_4_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_87 : Operation 320 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %i_4_cast4, i32 %y_read" [lossfun/main.cpp:49]   --->   Operation 320 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 321 [1/1] (0.00ns)   --->   "%probs_V_addr_2 = getelementptr i16 %probs_V, i64 0, i64 %i_4_cast" [lossfun/main.cpp:48]   --->   Operation 321 'getelementptr' 'probs_V_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_87 : Operation 322 [2/2] (3.25ns)   --->   "%t_V = load i7 %probs_V_addr_2" [lossfun/main.cpp:48]   --->   Operation 322 'load' 't_V' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_87 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi17ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %_ZN13ap_fixed_baseILi40ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [lossfun/main.cpp:49]   --->   Operation 323 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_87 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 324 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 88 <SV = 39> <Delay = 3.25>
ST_88 : Operation 325 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [lossfun/main.cpp:48]   --->   Operation 325 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 326 [1/2] (3.25ns)   --->   "%t_V = load i7 %probs_V_addr_2" [lossfun/main.cpp:48]   --->   Operation 326 'load' 't_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 89 <SV = 40> <Delay = 6.41>
ST_89 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i16 %t_V"   --->   Operation 327 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_89 : Operation 328 [21/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 328 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln2221 = sext i16 %t_V"   --->   Operation 329 'sext' 'sext_ln2221' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_89 : Operation 330 [1/1] (2.07ns)   --->   "%add_ln1148 = add i17 %sext_ln2221, i17 130944"   --->   Operation 330 'add' 'add_ln1148' <Predicate = (icmp_ln49)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i17 %add_ln1148"   --->   Operation 331 'sext' 'sext_ln1148' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_89 : Operation 332 [22/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 332 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 41> <Delay = 4.33>
ST_90 : Operation 333 [20/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 333 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 334 [21/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 334 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 42> <Delay = 4.33>
ST_91 : Operation 335 [19/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 335 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 336 [20/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 336 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 43> <Delay = 4.33>
ST_92 : Operation 337 [18/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 337 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 338 [19/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 338 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 44> <Delay = 4.33>
ST_93 : Operation 339 [17/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 339 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 340 [18/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 340 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 45> <Delay = 4.33>
ST_94 : Operation 341 [16/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 341 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 342 [17/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 342 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 46> <Delay = 4.33>
ST_95 : Operation 343 [15/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 343 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 344 [16/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 344 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 47> <Delay = 4.33>
ST_96 : Operation 345 [14/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 345 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 346 [15/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 346 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 48> <Delay = 4.33>
ST_97 : Operation 347 [13/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 347 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 348 [14/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 348 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 49> <Delay = 4.33>
ST_98 : Operation 349 [12/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 349 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 350 [13/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 350 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 50> <Delay = 4.33>
ST_99 : Operation 351 [11/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 351 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 352 [12/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 352 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 51> <Delay = 4.33>
ST_100 : Operation 353 [10/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 353 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 354 [11/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 354 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 52> <Delay = 4.33>
ST_101 : Operation 355 [9/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 355 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 356 [10/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 356 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 53> <Delay = 4.33>
ST_102 : Operation 357 [8/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 357 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 358 [9/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 358 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 54> <Delay = 4.33>
ST_103 : Operation 359 [7/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 359 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 360 [8/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 360 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 55> <Delay = 4.33>
ST_104 : Operation 361 [6/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 361 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 362 [7/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 362 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 56> <Delay = 4.33>
ST_105 : Operation 363 [5/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 363 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 364 [6/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 364 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 57> <Delay = 4.33>
ST_106 : Operation 365 [4/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 365 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 366 [5/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 366 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 58> <Delay = 4.33>
ST_107 : Operation 367 [3/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 367 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 368 [4/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 368 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 59> <Delay = 4.33>
ST_108 : Operation 369 [2/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 369 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 370 [3/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 370 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 60> <Delay = 4.33>
ST_109 : Operation 371 [1/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 371 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 372 [2/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 372 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 61> <Delay = 4.33>
ST_110 : Operation 373 [1/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 373 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 62> <Delay = 3.25>
ST_111 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i16 %sdiv_ln1148_2"   --->   Operation 374 'trunc' 'trunc_ln703_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_111 : Operation 375 [1/1] (0.00ns)   --->   "%dxbuff_V_addr_1 = getelementptr i16 %dxbuff_V, i64 0, i64 %i_4_cast" [lossfun/main.cpp:53]   --->   Operation 375 'getelementptr' 'dxbuff_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_111 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln53 = store i16 %trunc_ln703_2, i7 %dxbuff_V_addr_1" [lossfun/main.cpp:53]   --->   Operation 376 'store' 'store_ln53' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_111 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 377 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_111 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i16 %sdiv_ln1148_1"   --->   Operation 378 'trunc' 'trunc_ln703_1' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_111 : Operation 379 [1/1] (3.25ns)   --->   "%store_ln50 = store i16 %trunc_ln703_1, i7 %dxbuff_V_addr" [lossfun/main.cpp:50]   --->   Operation 379 'store' 'store_ln50' <Predicate = (icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_111 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln51 = br void" [lossfun/main.cpp:51]   --->   Operation 380 'br' 'br_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 112 <SV = 39> <Delay = 7.30>
ST_112 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln20, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [lossfun/main.cpp:57]   --->   Operation 381 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 382 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %dx_read, i32 1, i32 63"   --->   Operation 382 'partselect' 'p_cast2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_112 : Operation 383 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i63 %p_cast2"   --->   Operation 383 'sext' 'p_cast2_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_112 : Operation 384 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i64 %p_cast2_cast"   --->   Operation 384 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_112 : Operation 385 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %x_size_read"   --->   Operation 385 'writereq' 'empty_48' <Predicate = (icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 386 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 386 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 1.58>

State 113 <SV = 40> <Delay = 3.25>
ST_113 : Operation 387 [1/1] (0.00ns)   --->   "%loop_index = phi i7 %empty_49, void %loop-memcpy-expansion.split, i7 0, void %loop-memcpy-expansion.preheader"   --->   Operation 387 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 388 [1/1] (1.87ns)   --->   "%empty_49 = add i7 %loop_index, i7 1"   --->   Operation 388 'add' 'empty_49' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 389 [1/1] (0.00ns)   --->   "%loop_index_cast1 = zext i7 %loop_index"   --->   Operation 389 'zext' 'loop_index_cast1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 390 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 390 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 391 [1/1] (2.47ns)   --->   "%exitcond2 = icmp_eq  i32 %loop_index_cast1, i32 %x_size_read"   --->   Operation 391 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 392 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 392 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit"   --->   Operation 393 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 394 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i7 %loop_index"   --->   Operation 394 'zext' 'loop_index_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_113 : Operation 395 [1/1] (0.00ns)   --->   "%dxbuff_V_addr_2 = getelementptr i16 %dxbuff_V, i64 0, i64 %loop_index_cast"   --->   Operation 395 'getelementptr' 'dxbuff_V_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_113 : Operation 396 [2/2] (3.25ns)   --->   "%dxbuff_V_load = load i7 %dxbuff_V_addr_2"   --->   Operation 396 'load' 'dxbuff_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 114 <SV = 41> <Delay = 3.25>
ST_114 : Operation 397 [1/2] (3.25ns)   --->   "%dxbuff_V_load = load i7 %dxbuff_V_addr_2"   --->   Operation 397 'load' 'dxbuff_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 115 <SV = 42> <Delay = 7.30>
ST_115 : Operation 398 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_2, i16 %dxbuff_V_load, i2 3"   --->   Operation 398 'write' 'write_ln0' <Predicate = (!exitcond2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 399 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 116 <SV = 41> <Delay = 7.30>
ST_116 : Operation 400 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 400 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 42> <Delay = 7.30>
ST_117 : Operation 401 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 401 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 43> <Delay = 7.30>
ST_118 : Operation 402 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 402 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 44> <Delay = 7.30>
ST_119 : Operation 403 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 403 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 45> <Delay = 7.30>
ST_120 : Operation 404 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 404 'writeresp' 'empty_51' <Predicate = (icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln61 = br void %loop-memcpy-residual-header" [lossfun/main.cpp:61]   --->   Operation 405 'br' 'br_ln61' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_120 : Operation 406 [1/1] (0.00ns)   --->   "%ret_ln61 = ret i16 %loss_V" [lossfun/main.cpp:61]   --->   Operation 406 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'x_size' [38]  (1 ns)
	'icmp' operation ('icmp_ln20', lossfun/main.cpp:20) [46]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [51]  (0 ns)
	bus request on port 'gmem' [52]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [52]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [52]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [52]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [52]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [52]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [52]  (7.3 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'phi' operation ('loop_index451') with incoming values : ('empty_42') [55]  (0 ns)
	'icmp' operation ('exitcond4729') [59]  (2.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [64]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuff_V_addr') [65]  (0 ns)
	'store' operation ('store_ln0') of variable 'gmem_addr_read' on array 'xbuff.V', lossfun/main.cpp:17 [66]  (3.25 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', lossfun/main.cpp:25) [73]  (0 ns)
	bus request on port 'gmem' (lossfun/main.cpp:25) [74]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [74]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [74]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [74]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [74]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [74]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [74]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (lossfun/main.cpp:25) [75]  (7.3 ns)

 <State 20>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:26) with incoming values : ('add_ln26', lossfun/main.cpp:26) [78]  (1.59 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:26) with incoming values : ('add_ln26', lossfun/main.cpp:26) [78]  (0 ns)
	'getelementptr' operation ('xbuff_V_addr_1') [87]  (0 ns)
	'load' operation ('xbuff_V_load') on array 'xbuff.V', lossfun/main.cpp:17 [88]  (3.25 ns)

 <State 22>: 6.49ns
The critical path consists of the following:
	'load' operation ('xbuff_V_load') on array 'xbuff.V', lossfun/main.cpp:17 [88]  (3.25 ns)
	'icmp' operation ('icmp_ln1494') [89]  (2.43 ns)
	'select' operation ('max.V', lossfun/main.cpp:27) [90]  (0.805 ns)

 <State 23>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln32', lossfun/main.cpp:32) [93]  (2.47 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:32) with incoming values : ('add_ln32', lossfun/main.cpp:32) [98]  (0 ns)
	'getelementptr' operation ('xbuff_V_addr_2') [108]  (0 ns)
	'load' operation ('xbuff_V_load_1') on array 'xbuff.V', lossfun/main.cpp:17 [109]  (3.25 ns)

 <State 25>: 5.33ns
The critical path consists of the following:
	'load' operation ('xbuff_V_load_1') on array 'xbuff.V', lossfun/main.cpp:17 [109]  (3.25 ns)
	'sub' operation ('sub_ln703') [110]  (2.08 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('log_probs_V_addr', lossfun/main.cpp:33) [111]  (0 ns)
	'store' operation ('store_ln33', lossfun/main.cpp:33) of variable 'sub_ln703' on array 'log_probs.V', lossfun/main.cpp:15 [112]  (3.25 ns)

 <State 27>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:38) with incoming values : ('add_ln38', lossfun/main.cpp:38) [117]  (1.59 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:38) with incoming values : ('add_ln38', lossfun/main.cpp:38) [117]  (0 ns)
	'getelementptr' operation ('log_probs_V_addr_1', lossfun/main.cpp:39) [128]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:39) on array 'log_probs.V', lossfun/main.cpp:15 [129]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:39) on array 'log_probs.V', lossfun/main.cpp:15 [129]  (3.25 ns)

 <State 30>: 4.45ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [130]  (4.45 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [130]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [130]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [130]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [130]  (7.3 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [130]  (5.27 ns)

 <State 36>: 2.08ns
The critical path consists of the following:
	'add' operation ('sum.V') [131]  (2.08 ns)

 <State 37>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:42) with incoming values : ('add_ln42', lossfun/main.cpp:42) [137]  (1.59 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:42) with incoming values : ('add_ln42', lossfun/main.cpp:42) [137]  (0 ns)
	'getelementptr' operation ('log_probs_V_addr_2', lossfun/main.cpp:43) [147]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:43) on array 'log_probs.V', lossfun/main.cpp:15 [148]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:43) on array 'log_probs.V', lossfun/main.cpp:15 [148]  (3.25 ns)

 <State 40>: 4.45ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [149]  (4.45 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [149]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [149]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [149]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [149]  (7.3 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [149]  (5.27 ns)

 <State 46>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 47>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 48>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 49>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 50>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 51>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 52>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 53>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 54>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 55>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 56>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 57>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 58>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 59>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 60>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 61>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 62>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 63>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 64>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 65>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 66>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 67>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 68>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 69>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 70>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 71>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 72>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [151]  (4.07 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln43', lossfun/main.cpp:43) of variable 'trunc_ln703' on array 'probs.V', lossfun/main.cpp:16 [154]  (3.25 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('probs_V_addr_1', lossfun/main.cpp:46) [160]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:46) on array 'probs.V', lossfun/main.cpp:16 [161]  (3.25 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:46) on array 'probs.V', lossfun/main.cpp:16 [161]  (3.25 ns)

 <State 76>: 5.52ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (5.52 ns)

 <State 77>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 78>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 79>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 80>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 81>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 82>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 83>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 84>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 85>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (6.91 ns)

 <State 86>: 6.13ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [162]  (4.05 ns)
	'sub' operation ('loss.V') [163]  (2.08 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:48) with incoming values : ('add_ln48', lossfun/main.cpp:48) [167]  (0 ns)
	'getelementptr' operation ('probs_V_addr_2', lossfun/main.cpp:48) [178]  (0 ns)
	'load' operation ('t.V', lossfun/main.cpp:48) on array 'probs.V', lossfun/main.cpp:16 [179]  (3.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'load' operation ('t.V', lossfun/main.cpp:48) on array 'probs.V', lossfun/main.cpp:16 [179]  (3.25 ns)

 <State 89>: 6.41ns
The critical path consists of the following:
	'add' operation ('add_ln1148') [190]  (2.08 ns)
	'sdiv' operation ('sdiv_ln1148_1') [192]  (4.34 ns)

 <State 90>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 91>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 92>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 93>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 94>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 95>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 96>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 97>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 98>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 99>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 100>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 101>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 102>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 103>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 104>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 105>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 106>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 107>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 108>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 109>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [183]  (4.34 ns)

 <State 110>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_1') [192]  (4.34 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln53', lossfun/main.cpp:53) of variable 'trunc_ln703_2' on array 'dxbuff.V', lossfun/main.cpp:18 [186]  (3.25 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [203]  (0 ns)
	bus request on port 'gmem' [204]  (7.3 ns)

 <State 113>: 3.25ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_49') [207]  (0 ns)
	'getelementptr' operation ('dxbuff_V_addr_2') [216]  (0 ns)
	'load' operation ('dxbuff_V_load') on array 'dxbuff.V', lossfun/main.cpp:18 [217]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuff_V_load') on array 'dxbuff.V', lossfun/main.cpp:18 [217]  (3.25 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [218]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [221]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [221]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [221]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [221]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [221]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
